	ORIGINATE DATE 7 May, 2001	EDIT DATE 4 September, 2015	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 1 of 9								
<b>Author:</b> Laurent Lefebvre												
<b>Issue To:</b>		<b>Copy No:</b>										
<h1>R400 Sequencer Specification</h1> <h2>SEQ</h2> <h3>Version 0.1</h3>												
<p><b>Overview:</b> This is an architectural specification for the R400 Sequencer block (SEQ). It provides an overview of the required capabilities and expected uses of the block. It also describes the block interfaces, internal sub-blocks, and provides internal state diagrams.</p> <p>AUTOMATICALLY UPDATED FIELDS:  <b>Document Location:</b> D:\Perforce\r400\arch\doc\gfx\MC\R400 MemCtl.doc  <b>Current Intranet Search Title:</b> R400 Memory Controller Architectural Specification</p>												
<b>APPROVALS</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Name/Dept</th> <th style="width: 50%;">Signature/Date</th> </tr> </thead> <tbody> <tr><td> </td><td> </td></tr> <tr><td> </td><td> </td></tr> <tr><td> </td><td> </td></tr> </tbody> </table>					Name/Dept	Signature/Date						
Name/Dept	Signature/Date											
Remarks:												
THIS DOCUMENT CONTAINS INFORMATION THAT COULD BE SUBSTANTIALLY DETRIMENTAL TO THE INTEREST OF ATI TECHNOLOGIES INC. THROUGH UNAUTHORIZED USE OR DISCLOSURE.												
"Copyright 2001, ATI Technologies Inc. All rights reserved. The material in this document constitutes an unpublished work created in 2001. The use of this copyright notice is intended to provide notice that ATI owns a copyright in this unpublished work. The copyright notice is not an admission that publication has occurred. This work contains confidential, proprietary information and trade secrets of ATI. No part of this document may be used, reproduced, or transmitted in any form or by any means without the prior written permission of ATI Technologies Inc."												


	ORIGINATE DATE 7 May, 2001	EDIT DATE 4 September, 2015	R400 Memory Controller Architectural Specification	PAGE 2 of 9
--	-------------------------------	--------------------------------	---	----------------


Table Of Contents

<b>1. OVERVIEW</b> .....	<b>3</b>	4.3 ALU Unit to Register File (ALU op	
1.1 Top Level Block Diagram .....	4	result) .....	8
<b>2. TEXTURE ARBITRATION</b> .....	<b>7</b>	4.4 Scalar Unit to Register File (Scalar op	
<b>3. ALU ARBITRATION</b> .....	<b>8</b>	result) .....	8
<b>4. INPUT INTERFACE</b> .....	<b>8</b>	<b>5. OUTPUT INTERFACE</b> .....	<b>8</b>
4.1 Rasterizer to Register File (interpolated		5.1 Sequencer to Shader Engine Bus .....	8
data) 8		5.2 Shader Engine to Texture Unit Bus .....	9
4.2 Texture Unit to Register File (texture		<b>6. OPEN ISSUES</b> .....	<b>9</b>
return) .....	8		

Revision Changes:

**Rev 0.1 (Laurent Lefebvre)**  
 Date: May 7, 2001

First draft.

	ORIGINATE DATE 7 May, 2001	EDIT DATE 4 September, 2015	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 3 of 9
--	-------------------------------	--------------------------------	---------------------------------------	----------------


## 1. Overview

The sequencer first arbitrates between vectors of 16 vertices that arrive directly from primitive assembly and vectors of 8 quads (32 pixels) that are generated in the raster engine.


The vertex or pixel program specifies how many GPR's it needs to execute. The sequencer will not start the next vector until the needed space is available.

The sequencer is based on the R300 design. It chooses an ALU clause and a texture clause to execute, and execute all of the instructions in a clause before looking for a new clause of the same type. Each vector will have eight texture and eight alu clauses, but clauses do not need to contain instructions. A vector of pixels or vertices ping-pongs along the sequencer FIFO, bouncing from texture reservation station to alu reservation station. A FIFO exists between each reservation stage, holding up vectors until the vector currently occupying a reservation station has left. A vector at a reservation station can be chosen to execute. The sequencer looks at all eight alu reservation stations to choose an alu clause to execute and all eight texture stations to choose a texture clause to execute. The arbitrator will give priority to clauses/reservation stations closer to the top of the pipeline. It will not execute an alu clause until the texture fetches initiated by the previous texture clause have completed.

To support the shader pipe the raster engine also contains the shader instruction cache and constant store.

	ORIGINATE DATE 7 May, 2001	EDIT DATE 4 September, 2015	R400 Memory Controller Architectural Specification	PAGE 4 of 9
--	-------------------------------	--------------------------------	---	----------------


### 1.1 Top Level Block Diagram



The rasterizer always checks the vertices FIFO first and if allowed by the sequencer sends the data to the shader. If the vertex FIFO is empty then, the rasterizer takes the first entry of the pixel FIFO (a vector of 32 pixels) and sends it to the interpolators. Then the sequencer takes control of the packet.

On receipt of a packet, the input state machine (not pictured but just before the first FIFO) allocated enough space in the registers to store the interpolatoted values and temporaries. Following this, the input state machine stacks the packet in the first FIFO.

On receipt of a command, the level 0 texture machine issues a texture request and corresponding register address for the texture address (ta). A small command (tcmd) is passed to the texture system identifying the current level number

	ORIGINATE DATE 7 May, 2001	EDIT DATE 4 September, 2015	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 5 of 9
--	-------------------------------	--------------------------------	---------------------------------------	----------------

(0) as well as the register set being used. One texture request is sent every 4 clocks causing the texturing of four 2x2s worth of data.

Upon receipt of the return data (identified by the tcmd containing the level number 0), the level 0 texture machine issues a register address for the return value (td). Then, it puts the finished packet in FIFO 1.

On receipt of a command, the level 0 ALU machine issues a complete set of level 0 shader instructions. For each instruction, the state machine generates 3 source addresses, one destination address (2 cycles later) and an instruction id which is used to index into the instruction store. Once the last instruction has been issued, the packet is put into FIFO 2. Note that in the case of a pixel packet, the two vectors of 16 pixels are interleaved in order to hide the latency of the ALUs (8 cycles).

All other level process in the same way until the packet finally reaches the last ALU machine (8). On completion of the level 8 ALU clause, a valid bit is sent to the Render Backend which picks up the color data. This requires that the last instruction writes to the output register – a condition that is almost always true. If the packet was a vertex packet, instead of sending the valid bit to the RB, it is sent to the PA, which picks up the data and puts it into the vertex store.

Only one ALU state machine may have access to the SRAM address bus or the instruction decode bus at one time. Similarly, only one texture state machine may have access to the SRAM address bus at one time. Arbitration is performed by two arbiter blocks (one for the ALU state machines and one for the texture state machines). The arbiters always favor the higher number state machines, preventing a bunch of half finished jobs from clogging up the SRAMS.

Each state machine maintains an address pointer specifying where the 16 (or 32) entries vector is located in the SRAM (the texture machine has two pointers one for the read address and one for the write). Upon completion of its job, the address pointer is incremented by a predefined amount equal to the total number of registers required by the shading code. A comparison of the address pointer for the first state machine in the chain (the input state machine), and the last machine in the chain (the level 8 ALU machine), gives an indication of how much unallocated SRAM memory is available. When this number falls below a preset watermark, the input state machine will stall the rasterizer preventing new data from entering the chain.

# Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

## API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

## LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

## FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

## E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.