	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
17 January, 2002 withor: Andrew Gruber, Andi Skende, Tom Fr		[date \@ "d MMMM, ] Frisinger	GEN-CXXXXX-REVA	1 of 49
ssue To:		Copy No:		
			<b>A</b>	
	St	hader Processo	or	
		Rev 2.02		
verview: This	document describes the ove	rall architecture of the Shaden	s, interfaces, partitioning into function	al blocks a
		ipeline. It's intended for use by		
AUTOMATICA Document Los	LLY UPDATED FIELDS:	nobile//doc lib/parts/sp		
	et Search Title: Shader Proc	DOCEAR		
	et search i me: Shader Proc	C C D D V		
APPROVALS				
	Name/Dept	Contraction of the second s	Signature/Date	
		Contraction of the second s	Signature/Date	
		Contraction of the second s	Signature/Date	
		and the second se	Signature/Date	
		and the second se	Signature/Date	
Remarks		and the second se	Signature/Date	
	Name/Dept	APPROVALS		
1.19:20	Name/Dept	APPROVALS	PO WATUR 1. A. DOU	
1.19:20	Name/Dept		PO (MANUK 1., A., COU ST OF ALL FECHNOLOGI	
1.19:20	Name/Dept	APPROVALS	PO (MANUK 1., A., COU ST OF ALL FECHNOLOGI	
1.19:20	Name/Dept		PO (MANUK 1., A., COU ST OF ALL FECHNOLOGI	
1.19:20	Name/Dept		PO (MANUK 1., A., COU ST OF ALL FECHNOLOGI	
1.19:20	Name/Dept		PO (MANUK 1., A., COU ST OF ALL FECHNOLOGI	
1 B LO CURSTAN Copyright 2001,	Name/Dept	APPROVALS	TO INATION TO A COU ST OF ACT TROMBO 31 D SO 2004D R.	blished wor
Copyright 2001, reated in 2001.	Name/Dept	APPROVALS	I this document constitutes an unput	blished wor
Copyright 2001, reated in 2001, vork. The copyr	Name/Dept	APPROVALS	I this document constitutes an unput the that ATI owns a copyright in this rred. This work contains confidential	blished wor unpublishe
Copyright 2001, reated in 2001, vork. The copyright	Name/Dept	APPROVALS	I this document constitutes an unput	blished wor unpublishe
Copyright 2001, reated in 2001, vork. The copyright	Name/Dept	APPROVALS	I this document constitutes an unput the that ATI owns a copyright in this rred. This work contains confidential	blished wor unpublishe

ATI Ex. 2067 IPR2023-00922 Page 1 of 448



### **Table Of Contents**

STATE		. 6
1.1 Sha	ader State	6
1.1.1	GPRs (General Purpose Registers)	. 6
1.1.2	Constants	6
1.1.3	Previous Instruction Result	.7
and the second second second second	al state	
the second se	Vertex Shader	
1.2.2	Pixel Shader	
	OGRAM FORMAT	
	U	
	J structure	
	J instruction format	
3.2.1	ALU Instruction Word Interpretation	
	1 Argument Selection and Pointers	
	1.1.1 Logical vs. Relative Registers	
	1.1.2 Logical vs. Relative vs. Absolute Constants	10
3.2.1		
3.2.1		
3.2.1		
3.2.1		
	J Opcodes	
	ADER BLOCK DIAGRAMS	
	ader as an SIMD architecture	
	b-Level Diagram of a Shader Pipeline	
	ERFACES	
and the second s	ernal Interfaces	
5.1.1		
and and an end of the local data	Naming Convention Shader Engine to Texture Fetch Unit Bus	
5.1.2		
5.1.3	Sequencer to Shader Pipe(s): Texture stall	
5.1.4	ScanConverter to Shader Pipe: IJ bus	
5.1.5	Sequencer to Shader Pipe(s) - broadcast: Interpolator bus	
5.1.6	Sequencer to Shader Pipe(s)-broadcast: Parameter Cache Read control bus	
5.1.7	Sequencer to Shader Pipe: GPR, Parameter Cache control and auto counter	
<u>5.1.8</u>	Shader Pipe to Shader Export (SX): Parameter data out of Parameter Cache	
5.1.9	Shader Export (SX) to Interpolators: Parameter Cache Return bus	
5.1.10	Shader Pipe to Shader Export (SX): Pixel/Vertex write to SX	
5.1.11	Sequencer to SPx: Instruction Interface	
5.1.12	Shader Pipe to Sequencer: Constant address load	
5.1.13	Sequencer to SPx: constant broadcast	28
6. PA	RAMETER INTERPOLATION	
	ADER LIMITATIONS	
8. HA	RDWARE IMPLEMENTATION SPECIFICS	31
8.1 Ge	neral Information on the Shader Floating Point arithmetic	31
8.2 Inte	erpolators and IJ/XY Buffers	31
	Interpolators	
8.2.1		
8.2.1		
8.2.1		33

AP	ORIGI	NATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	17 Jar	nuary, 2002	[date \@ "d MMMM,	GEN-CXXXXX-REVA	3 of 49
8.2.2	GPR Write I	Path			
8.3 Vec	tor Unit				
Allowed and a second second	Vector Unit	Pipeline			
	the state of the s	election and	Routing		
adjustment of the local division of the loca	Parameter I	the same party and the same party of the same same	a		
	lar Unit				40
sublemin	Scalar Engi	ne Pipeline			40
	8.4.1.1.1.1.1	the state of the s	Pipeline Exp. Preprocessing		
	8.4.1.1.1.1.2		Pipeline Mantissa Calculation		
	8.4.1.1.1.1.3			1	
	8.4.1.1.1.1.4	the set of	Caracterization in the second s		45
	8.4.1.1.1.1.5	and the second			
	8.4.1.1.1.1.6	Determination	of High Precision Coefficients		
9. OPE	EN ISSUES				



### Revision Changes:

Rev 0.0 (Steve Morein) Date: April, 2001 Initial revision.

Rev 0.1 (Andi Skende) Date: May 09, 2001

Rev 0.2 (Andi Skende) Date: May 21, 2001 Rev 0.3 (Andi Skende) Date: June 19, 2001

Rev 0.4 (Andi Skende) Date: June 20, 2001 Rev 0.5 (Andi Skende) Date: July 31, 2001

Rev 0.6 (Andi Skende) Date: August 17,2001

Rev 0.7 (Andi Skende) Date: November 8, 2001

Rev 0.8 (Andi Skende) Date: November 27, 2001 Rev 0.9 (Andi Skende) Date: December 10, 2001

Rev 1.0 (Andi Skende) Date: January 15, 2002

Rev 1.1 (Andi Skende) Date: January 21, 2002

Rev 1.2 (Andi Skende) Date: January 22, 2002 Rev 1.3 (Andi Skende) Date: January 30, 2002

Rev 1.4 (Andi Skende) Date: August 12, 2002

#### Document started

Updated, added the instruction formant, initial block diagrams and preliminary interface description

A more detailed description of the SP<->TEX, RE/Sequencer <->SP interfaces.

Added the paragraph related to shader functional limitations that the compiler needs to be aware of.

A new updated and compressed version of ALU instruction format.

Updated the Introduction of this document. A new Pipeline Timing Diagram was inserted.

Merged in the Shader Hardware Spec. A more detailed description of the interfaces with the other blocks was added. Updated some of the diagrams to a more correct representation of the datapaths.

A more detailed description/definition of Shader interfaces with the other blocks.

A more detailed description of the instruction supported by Shader Processor and it's relation to instruction set exposed at API level.

Updated the Alu instruction word definition and the list of the alu instruction opcodes supported by the shader pipe ALU unit.

Updated the definition of the External Interfaces

Updated the definition and naming of some of the external interfaces, rearranged the ALU instruction word definition such that the fields are dword aligned. The instruction opcode definition was updated and expanded.

Updated most of the diagrams. Updated the External Interface definitions. Added a description of the Parameter Interpolation Units. Added a diagram description of the GPR write data paths.

Updated some of the external interface definitions.

Specified the expected behavior of hardware implementation of some shader opcode with some corner case values as input arguments. The MS Reference Rasterizer shader was used as guideline. Updated some of the external interface definitions.

- Changed the order of the swizzle bits per channel in the instruction word such that the LSBs belong to the red channel ...MSBs for the alpha channel.
- Extended the SQ\_SP\_Instuct bus width to 21 bits to account for the Scalar Opcode being 6 bits instead of 5.
- 1. Modified the instruction word format.
- Added new opcodes (DST and MUL\_PREV2) and redefined the opcoded values for both vector and scalar instructions.
- Updated the SQ\_SP Instruction interface definition.

ATI Ex. 2067 IPR2023-00922 Page 4 of 448

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
17 January, 2002	[date \@ "d MMMM,	GEN-CXXXXX-REVA	5 of 49

# Introduction

Shader Pipe (SP) serves as the central Arithmetic and Logic Unit (ALU) for the R400 Graphics Processor. There are four identical Shader pipelines in the R400 architecture. Differently from previous ATI architectures, the R400 Shader Pipe truly represents a Unified Shader Architecture (USA). In R400, both vertex and pixel shading operations are implemented through the shader units. The R400 Shader Pipe represents a Single Instruction Multiple Data (SIMD) architecture. All the shader units of each and every pipe execute the same ALU instruction on different sets of vertex parameters/pixel values. The building blocks of the R400 shader units execute operations on single precision IEEE floating-point values.



State

## 1.1 Shader State

### 1.1.1 GPRs (General Purpose Registers)

The general-purpose registers are 128 bits wide, composed of four 32-bit values. Depending on the operation these values can be interpreted, among others, as ABGR, WZYX, QRTS, QWVU, or AUYV respectively; to simplify matters the only the alias WZYX will be used throughout this document.

To hide the latency of memory accesses the shader pipe will switch between different vectors. This is the same as the idea of "microthreading" that some advanced CPU's are investigating. The large register file is split between the vectors executing in the shader pipe. The management of the shader register file is automatic, and not visible to a program executing on a vector, except that a program is required to declare the number of GPRs it needs to execute. The hardware will not start a vector until the required number of registers is available. There is a direct tradeoff between the number of registers each program/vector needs and the number of vectors than can be simultaneously resident. If there are too few vectors resident, then the latency of memory accesses can no longer be hidden and performance suffers.

There are a total of 128 general purpose registers. A given shader can request at most 64 GPRs. Requesting a very large number of GPRs will make it difficult to hide memory latency, but the program will still execute and generate the correct result.

Most pixel programs are expected to have less than eight registers; vertex programs are expected to have less than sixteen registers.

The number of registers a program needs is the maximum number of registers it needs at any instruction. If a program needs only 3 general purpose registers nearly all of the time, except for a short period when it needs 8, it still needs to allocate eight. A significant performance optimization is for the compiler to reorder the instructions to minimize the number of needed registers.

127	95	63	31	0	GPR
127 W/A	Z/B	Y/G	X/R		R0 R1
					R1
					R127

Notation: R0.W refers to the bits 96 to 127 of register one (so does R0.A).

### 1.1.2 Constants

There are also (512) constant registers available to vertex and pixel shaders in the primary command stream.

127	95	63	31	0 Constant
W/A	Z/B	Y/G	X/R	C0 C1
				C1
				C511

Real-time has it's own 256. Constants are physically part of the Sequencer unit. As it will become clear by reading the rest. of this document, the content of the constants can be made available to the ALU units of the shader pipes in the form of one of the possible ALU operation arguments. The ALU instruction word provides for that,

The constant file is shared between vertex shaders and pixel shaders, it is the drivers job to allocate one section to pixel shaders and another to vertex shaders to match the D3D programming model; other API's may allow more freedom.

To be able to support multiple textures easily, and to save hardware area, the texture state registers are stored in separate pool of constant registers. Each texture constant holds 192 bits of texture state. Rather than have four or six sets of texture registers as we do in the R100, R200, and R300, by storing them in constant memory we can save area by reusing the logic

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
17 January, 2002	[date \@ "d MMMM,	GEN-CXXXXX-REVA	7 of 49

already needed to update the constant registers in order. Since any single texture instruction will only fetch from one texture we do not need the simultaneous access we would get with implementing this as "normal" registers.

# 1.1.3 Previous Instruction Result

#### (This section is no longer accurate and needs updating)

Within an ALU clause the result of the previous operation is explicitly available, without requiring a register read (due to an exposed pipeline delay, the result of the previous operation can not be read from the register file without a one-instruction delay slot). There are two distinct previous instructions, one scalar and one vector.

This register is not preserved between the end of one ALU clause and the beginning of another.

It can be used to avoid using another GPR if the result is not needed. Also, the output modifiers, which do affect the result of an instruction written into GPRs, do not affect the Previous Result content.

# 1.2 Initial state

### 1.2.1 Vertex Shader

A vertex shader initially has the X value of R0 set to the vertex index. No other registers are filled. The vertex shader must use the index to fetch the vertex data from the vertex array(s). The pointers to the vertex arrays should be placed in texture constant registers by the driver.

### 1.2.2 Pixel Shader

The pixel shader has the interpolated values generated from the values exported by the vertex shader.

If the vertex shader exports to parameter 0, and the R400 is appropriately programmed, then GPR 0 in the pixel shader contains the interpolated values for that parameter at that pixel.

# 2. Program Format

#### (This section is no longer accurate and needs updating)

A pixel or vertex shader program consists of 16 clauses, eight texture clauses and eight alu clauses.

The instructions in a clause will be executed sequentially. If a given instruction is implementing, for example,

T \* S + D (T = texture for SRC A, S = Specular for Source B, D = Diffuse for Source C), it's the Sequencer's task to resolve the dependencies between the ALU clause and the respective texture clause. In other words, the sequencer will not issue the ALU instruction using texture data as input to the shader pipe, until the texture request has been issued to and serviced by the texture pipe. In general, the Shader is not aware of the origin of the SRC A, SRC B and SRC C data (texture, diffuse, specular, vertex parameters etc). Three address pointers into the register files (one for each operand) are all the shaders need to fetch these operands. In reality, as it will become more evident later in this document, there is no need for the pointer values to be passed to the shader units. This is related to the GPR's read/write mechanism we have chosen to implement.

# 3. ALU

# 3.1 ALU structure

ALU consist of two distinct units: the 'Vector' ALU and the 'Scalar' ALU. The Vector ALU performs operations in parallel across a 4-component vector, while the Scalar ALU performs operations on a single component of a vector which is then replicated across all components. A single instruction will 'co-issue' both a Vector and a Scalar instruction. Almost all scalar instructions require SrcC as an operand. When the Vector operation is only using SrcA and SrcB as operands (such as in a MUL (Multiply) instruction), the scalar pipe is free to use SrcC as it wishes. When the vector pipe is also consuming SrcC, such as in a three operand instruction like MULADD (Multiply and ADD), SrcC is fixed for the scalar pipe. It's important to understand that the given scalar operation still occurs on SrcC. Under most circumstances this will result in undesirable behavior unless the scalar operation is benign and has masked its destination writes.

For more details on the overall structure of the Shader ALU, refer to the figures in Section 5 of this document.

ATI Ex. 2067 IPR2023-00922 Page 7 of 448



# 3.2 ALU instruction format

There are two opcodes present in the ALU instruction, one for the Vector operation and one for Scalar operation. The idea is that we can allow a 4-component vector operation (if the compiler permits) coissued with a Scalar Operation. The Scalar unit may use SRC C, depending on whether this source is being used by the vector operation. Please refer to Section 8 of this document on the limitations of a Vector or Scalar instruction issuing.

Field	Bits	Size	Description		
SRC A Select	95	1	Select bit for selecting Constant vs. Register 0: Constant 1: Register		
SRC B Select	94	1	Select bit for selecting Constant vs. Register 0: Constant 1: Register		
SRC C Select	93	1	Select bit for selecting Constant vs. Register 0: Constant 1: Register		
Vector Opcode	92:88	5	Opcode for Vector instruction		
SRC A Register/Const- ant Pointer	87:80	8	Location of SRC A in the Register or Constant file If Register, Bits [87]-[80] denote: Bit [87] 0: Do not execute ABS on input register 1: Execute ABS on input register Bit [86] 0: Logical register addressing 1: Current Loop Index relative register addressing Bits [85]-[80] location of SRC A in the register file If Constant, Bits [87]-[80] denote: Bits [87]-[80] location of SRC A in the constant file		
SRC B Register/Const- ant Pointer	79:72	8	Location of SRC B in the Register or Constant file Refer to SRC A Register/Constant Pointer		
SRC C Register/Const- ant Pointer	71:64	8	Location of SRC C in the Register or Constant file Refer to SRC A Register/Constant Pointer		
Constant0 Logical/Relative	63	1	The address pointer into the Constant file is relative to some base address register (works in conjunction with Relative Address Register Select) 0: Logical constant addressing 1: Relative constant addressing		
Constant1 Logical/Relative	62	1	The address pointer into the Constant file is relative to some base address register (works in conjunction with Relative Address Register Select) 0: Logical constant addressing 1: Relative constant addressing		
Relative Address Register Select	61	1	This bit determines the address register used as base register when Constant indexing is relative. It is used in conjunction with Constant0 Logical/Relative and Constant1 Logical/Relative fields. 0: Current Loop Index relative 1: Address Register relative		
Predicate Select	60:59	2	Bits [60][59] 0X: No predication 10: Predicated – 1 means skip, 0 means execute 11: Predicated – 0 means skip, 1 means execute		
SRC A Modifier	58	1	0: No modification 1: Negate		
SRC B Modifier	57	1	0: No modification 1: Negate		
SRC C Modifier	56	1	0: No modification 1: Negate		

	ORIGINATE D	ATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE	
	17 January, 2	002	[date \@ "d MMMM,	GEN-CXXXXX-REVA	9 of 49	
SRC A Swizzle	• 55:48	8	2 bits for each componen Bits [52][51] – W channe 00: leave W 01: X 10: Y 11: Z Bits [50][49] – Z channel 00: leave Z 01: W 10: X 11: Y Bits [48][47] – Y channel 00: leave Y 01: Z 10: W 11: X Bits [46][45] – X channel 00: leave X 01: Y 10: Z 11: W	l swizzle swizzle swizzle		
SRC B Swizzle	47:40	8	and the first of the	t (refer to SRC A Swizzle)		
SRC C Swizzle	39:32	8		t (refer to SRC A Swizzle)		
Scalar Opcode	31:26	6	Opcode for the Scalar ins	truction		
Scalar Clamp	25	1	0: No clamp 1: Clamp to [+0.0f, 1.0f] range			
Vector Clamp	24	1	0: No clamp 1: Clamp to [+0.0f, 1.0f] range			
Scalar Write M		4	back in the Register file. 1 Bit [23] 0: Leave the current valu 1: Write Scalar W Bit [22] 0: Leave the current valu 1: Write Scalar Z Bit [21] 0: Leave the current valu 1: Write Scalar Y Bit [20] 0: Leave the current valu 1: Write Scalar X	ie ie		
Vector Write N	fask 19:16	4		ie ie	zaun, is Writte	

Aï	ORIGINATE DATE 17 January, 2002		EDIT DATE [date \@ "d MMMM,	DOCUMENT-REV. NUM. R400 Shader Processor Model	PAGE 10 of 49		
Scalar Pointer	Destination			Bit [15] denotes the destination of the ALU results 0: Register file (Scalar and Vector) 1: Export file (Scalar and Vector) If Register file destination, Bits [14]-[8] denote: Bit [14] determines whether the scalar destination address into Register file is logical or relative. 0: Logical register addressing 1: Current Loop Index relative register addressing Bits [13]-[8] specifies the address into the Register file for the result of scalar operation. If Export file destination, Bits [14]-[8] denote: Bit [14] determines parameter export masking behavior. See table in 3.2.1.4 Bits [13]-[8] are unused. Must Be Zero.			
Vector Destination 7:0 8 Bit [7] d Pointer 7:0 8 Bit [7] d 0: Do n 1: Exec Bit [6] Export fi 0: Logi 1: Curr If Regist Bits [5 operati If Export Bits [5		0: Do not execute A 1: Execute ABS on Bit [6] determines Export file is logical o 0: Logical register a 1: Current Loop Ind If Register file destin Bits [5]-[0] specifie operation. If Export file destinat	all constants whether the vector destination address or relative. Iddressing (Must Be Zero for exports on r ex relative register addressing ation, <b>Bits [5]-[0]</b> denote: s the address into the Register file for the ion, <b>Bits [5]-[0]</b> denote: s the address into the Export file for the r	into Register o 400) result of vector			

There's a total of 96 bits per instruction. The bit allocation and assignment for the different fields of the instruction word was done with under the limitations that they should be DWORD (32 bit) aligned.

### 3.2.1 ALU Instruction Word Interpretation

#### 3.2.1.1 Argument Selection and Pointers

There can be a maximum of three sources (operands) required for an ALU operation of a vector type.

The R400 ALU instruction word definition provides location pointers into the Register file (GPRs) or Constant file for each of the three sources (SRC A Register/Constant Pointer, SRC B Register/Constant Pointer, SRC B Register/Constant Pointer).

#### 3.2.1.1.1 Logical vs. Relative Registers

SrcA, SrcB and SrcC GPR locations denoted by SRC A (B, C) Register/Constant Pointer fields of the ALU instruction word, can be logical as well as relative addresses. If relative, they are relative to the Current Loop Index present in the Sequencer state.

#### 3.2.1.1.2 Logical vs. Relative vs. Absolute Constants

Constants can also be addressed in logical and relative fashions along with an absolute mode. When relative, they can be relative to either the Current Loop Index (CLI) or Address Register (AR) in the sequence state. The truth table below shows the instruction fields that are used to decode the nature of the constant values.

Constant0 Logical/Relative 0: Logical 1: Relative	Constant1 Logical/Relative 0: Logical 1: Relative	Relative Address Register Select 0: Current Loop Index 1: Address Register	Constant0	Constant1	Constant2
0	0	0	Logical	Logical	Same as Constant1
0	0	1	Absolute	Absolute	Same as Constant1
1	0	0	Relative, CLI	Logical	Same as Constant1
0	1	0	Logical	Relative, CLI	Same as Constant1
1	1	0	Relative, CLI	Relative, CLI	Same as Constant1
1	0	1	Relative, AR	Logical	Same as Constant1
0	1	1	Logical	Relative, AR	Same as Constant1
1	1	1	Relative, AR	Relative, AR	Same as Constant1

Note from the table that if both Constants are relative, they are relative to the same value, either the Current Loop Index (CLI) or Address Register (AR).

Ari	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	17 January, 2002	[date \@ "d MMMM,	GEN-CXXXXX-REVA	11 of

Constant0 refers to the first constant in the instruction; Constant1 and Constant2 refer to the second and third constants in the instruction respectively.

#### 3.2.1.2 Input and Output Modifiers

The R400 ALU Instruction word definition provides for only three input modifiers for each of the three sources, Negate, ABS and Swizzle. When the source is a Constant value, input modifier ABS applies to all constants in instruction. In all situations, ABS is always applied before Negate. Input modifiers do not apply to PreviousScalar.

The R400 ALU Instruction word provides for two output (result) modifiers: Write Mask which only affects the results going into GPRs but not the PreviousScalar and Clamp.

#### 3.2.1.3 GPR write-backs

The table below describes the precedence order for "mixed" use of Scalar Write Mask and Vector Write Mask for GPR write-backs when the Scalar Destination Pointer and Vector Destination Pointer in the instruction word specify the same GPR. This is done per component (each MASK field is 4 bits wide, one bit per component/channel).

Scalar Write Mask	Vector Write Mask	Result of GPR write-back	
0	0	Don't write (mask)	
1	0	Write Scalar Component	
0	1	Write Vector Component	
1	1	Write Scalar Component	

#### 3.2.1.4 Export and Predicate related decoding

Exports are allowed from either Scalar or Vector Pipe. Similar to the GPR write-backs, masking of export data is permitted. The mask is present in the ALU instruction word. When exporting, the export address used is the Vector **Destination Pointer** present in the instruction word. The Scalar Destination Pointer in this case is always ignored. The table below describes the "mixed" use of Scalar Write Mask and Vector Write Mask per component when exports are coissued. The ability to generate 0.0f or 1.0f during export provides one method for defaults.

Scalar Write Mask	Vector Write Mask	Result of Export	
0	0	Bit [14] 0: Don't write (mask) 1: Write 0.0f	
1	0	Write Scalar Component	
0	1	Write Vector Component	
1	1	Write 1.0f	

A few other export related definitions and restrictions:

- 1) Exporting of 'Color/Fog' is a special case.
  - a) When exporting Fog, Color must be exported at the same time. Fog will be exported in the Scalar pipe and Color in the Vector pipe.
  - b) The SP produces a final export Color by obeying the vector/scalar mask rules for exports. The SP does not see bit[14] so when the vector and scalar masks for a given channel are 0 a 0.0f is generated. The SP then merges Fog (always from the scalar pipe) into the final export color. Finally, channel masking is applied in (SQ/SX) only when the scalar and vector masks for that channel are 0 and bit[14] is 0.
  - c) Note for Fog to work correctly, SW should always output the same Fog factor from the scalar pipe for all masked writes and all channels of Color should be written before the shader exits.

#### 3.2.1.5 Export Types and Addresses

The location where the data should be put in the event of an export is specified by in the destination pointer field of the ALU instruction word. Following is a list of the possible types of exports and the range of addresses.

#### Vertex Shading

- 0:15 16 parameter cache
- 16:31 Empty (Reserved?)
- 32 Export Address
- 33:37 5 vertex exports to the frame buffer and index
- 38:46 Empty

ATI Ex. 2067 IPR2023-00922 Page 11 of 448



ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE	
17 January, 2002	[date \@ "d MMMM,	R400 Shader Processor Model	12 of 49	

- 48:52 5 debug export (interpret as normal memory export)
- 53:59 Empty
- 60 - export addressing mode
- 61 - Empty
- 62 - position
- 63 - sprite size export that goes with position export
  - (X = point size, Y = edge flag is bit 0, Z = VtxKill is bitwise OR of bits 30:0 (any bit other than sign means VtxKill).)

### **Pixel Shading**

- 0 - Color for buffer 0 (primary)
- 1 - Color for buffer 1
- 2 - Color for buffer 2
- 3 - Color for buffer 3
- 4:15 Empty
- 16 - Buffer 0 Color/Fog (primary)
- 17 - Buffer 1 Color/Fog
- Buffer 2 Color/Fog 18
- 19 - Buffer 3 Color/Fog
- 20:31 Empty
- 32 Export Address 33:37 5 exports for multipass pixel shaders.
- 38:46 Empty
- 47 - Debug Address
- 48:52 5 debug exports (interpret as normal memory export)
- 60 - export addressing mode
- 61 - Z for primary buffer (Z exported to 'X' component)
- 62:63 Empty



# 3.3 ALU Opcodes

The following table represents the ALU operations/opcodes supported by the Vector unit.

Name	Opcode	Function	Notes
ADD	0x00	Result = SrcA + SrcB;	Per component add.
			2 operand; possible coissue.
NUL	0x01	Result = SrcA * SrcB;	Per component multiply. 2 operand; possible coissue.
MAX	0x02	If (SrcA >= SrcB)	Per component maximum.
		Result = SrcA:	2 operand: possible coissue.
		Else	
		Result = SrcB;	
MIN	60x03	If (SrcA < SrcB)	Per component minimum.
		Result = SrcA;	2 operand; possible coissue.
		Else	
		Result = SrcB;	
SETE	03:04	If (SrcA = SrcB)	Per component set equal.
	0.0224107	Result = 1.0f;	2 operand: possible coissue.
		Else	
0.00000	277-275-2	Result = 0.0fg	
SETGT	0x05	If (SrcA > SrcB)	Per component set greater than.
		Result = 1.0f;	2 operand: possible coissue.
		Else	
		Result = 0.0f;	
SETGE	00:06	If (SrcA >= SrcB)	Per-component set greater than
		Result = 1.0f;	equal.
		Else	2 operand; possible coissue.
		Result = 0.0f;	
SETNE	0x07	If (SroA != SrdB)	Per component set no equal.
		Result = 1.0f;	2 operand; possible colssue.
		Elge	104 (m)
201 A 140		Result = 0.0f;	
FRACT	0008	Result = SrcA + -FLOOR(SrcA);	Per component 'fractional' part o
		A CONTRACT CONTRACTOR AND CONTRACTOR	SrcA.
TRONC	2000	The second s	1 operand; possible coissue. Per component 'integer' part of
TRONC	0x09	Result = trunc(SrcA);	
			SrcA.
PHY ALAN	0.0.0.	Density - BRING(density)	1 operand; possible coissue.
FLOOR	0x0a	Result = TRUNC(SrcA);	Per component floor function.
		If ( (SrcA < 0.0f) && (SrcA != Result) )	1 operand; possible coissue.
MULADD	0.000	Result += -1.0fj	The statement of the second st
20/14/00	0x0b	Regult = SrcA * SrcB + SrcC;	Per component multiply-add (MAD). 3 operand; no colssue.
CNDE	0x6q	If (SrcA == 0.0f)	Per component conditional move
CRUD	03.00	Result = SrcB;	equal.
		Else	3 operand; no colssue.
		Result = SrcC:	3 operand; no coresue;
CNDGE	0x0d	If (SrcA >= 0.0f)	Per component conditional move
Chibab	oseed	Result = SrcB;	greater than equal.
		Else	3 operand; no coissue.
		Result = SrcC:	a oberuint un coreane.
CNDGT	0x0e	If (SrcA > 0.0f)	Per component conditional move
C165-011	0.400	Result = SrcB;	greater than.
		Else	3 operand; no coissue.
		Result = SrcC;	a obstanta no doresost
DOT4	0x0f	Result = SrcA.W * SrcB.W +	4 component dot product.
10014	0.4.6+	SrcA.2 * SrcB.2 *	Result replicated in all four
		SrcA.Y * SrcB.Y +	channels.
		SrcA.X * SrcB.X)	2 operand; possible coissue.
DOT3	0x10	Result = SrcA.2 + SrcB.2 +	3 component dot product.
570CA.52		SrcA.Y * SrcB.Y *	Result replicated in all four
		SrcA.X * SrcB.X:	channelz.
		OT CHARLE OT CONCEAN	2 operand; possible coissue.
DOT2ADD	0.011	Result = SrcA.Y * SrcB.Y +	2 component dot product with add.
DOILMUD	00011		Result replicated in all four
		SrcA.X * SrcB.X * SrcC.X;	channels.
		ordown,	3 operand; no coissue.
CUBE	0x12	Result.W = FaceID;	Cubemap instruction.
0.000	07.7.2	Result.Z = 2.0f * MajorAxis;	2 operand (SrcA = Rn.zzxy, SrcB =
		Result,Y = S cube coordinate;	Rn.yxzz); possible coissue.
		Result.X = 7 cube coordinate;	www.Awreit hossiers corsens.
MEVA	1544.5.3		A company and share
MAX4	0x13	Result = max(SrcA.W, SrcA.Z, SrcA,Y, SrcA.X);	4 component maximum. Regult replicated in all four
			Result replicated in all four channels.
			channels. 1 operand; possible coissue.

	ORIGINA	TE DATE	EDIT DATE	DOCU	MENT-REV. NUM.	PAGE
			der Processor Model 14 of 49			
PRED_SETE_PUSH	0x14	Result = SetPredic ] Else { Result =	<pre>N== 0.0f) %6 (SrcA.W - 0.0f; cateReg(Execute); SrcA.W + 1.0f; cateReg(Skip);</pre>	- 0.0£) ) [	Predicate counter in Update predicate rec Result replicated in channels. 2 operand; possible See note below.	ister. All four
PRED_SETNE_PUSH	0x15	Result = SetPredic ) Else [ Result =	.W != 0.0f) && (SrcA.W * 0.0f; cateReg(Execute); SrcA.W + 1.0f; cateReg(Skip);		Predicate counter in equal; Update predic Result replicated in channels. 2 operand; possible See note below.	ate register. all four
PRED_SETGT_POSH	0x16	Result = SetPredic i Else i Result =	.W > 0.0f) 66 (BrcA.W == 0.0f; cateReg(Execute); SrcA.W + 1.0f; cateReg(Skip);	• 0.01) ) (	Predicate counter in greater than; Update register. Result replicated in channels. 2 operand; possible See note below.	e predicate a all four
PRED_SETGE_PUSH	0x17	<pre>) If ( (SrcB.W &gt;= 0.0f) &amp;s (SrcA.W == 0.0f) ) [ Result = 0.0f; SetPredicateReg(Execute); ) Else [ Result = SrcA.W + 1.0f; SetPredicateReg(Skip);</pre>			Predicate counter in greater than equal; predicate register. Result replicated in channels. 2 operand; possible See note below.	Update a all four
RILLE	0x18	If (SrcA == Result = Killed = ) Else Result =	1.0f; TRUE;		Per component pixel Set kill bit. 2 operand; possible See note below.	
KILLOT	0x19	If (SrcA > Result = Killed = Else Result =	SrcB) ( 1.0f; TRUE;		Per component pixel than: Set kill bit. 2 operand; possible See note below.	
KILLGE	0x1a	If (SrcA >- Result = Killed = ) Else	- SrcH) ( 1.0f; TRUE;		Per component pixel than equal; Set kill 2 operand; possible See note below.	bit.
RILLNE	0x1b	Result = 0.0f; If (SrcA != SrcB) ( Result = 1.0f; Killed = TRUE; ) Else			Per component pixel Set kill bit. 2 operand; possible See note below.	
DET	Oxic	Result = 0.0f; Result.W = SrcB.W; Result.Z = SrcA.Z; Result.Y = SrcA.Y * SrcB.Y; Result.X = 1.0f;			Computes distance ve 2 operand; possible	
NCVA	0x1d	Result = MU SQResultF - If (SQResult) SQResult) Elso ( SQResult) If (SQResult) SQResult]	<pre>W(SrcA, SrcB); = FLOOR(SrcA.W + 0.5f); LtF &gt;= -256.0f) [ P = SQResultF; F = -256.0f; LtF &gt; 255.0f) [ F = -256.0f; = truncate to int(SQRess (SQResultT); 7/ signed )</pre>	ilt₽);	Round to the nearest Export to SQ address 2 operand; possible See note below.	s register.
	0x1e	Not Used	CoAugenterit 11 sidued	-pic incedet	Not Used	
	0x1f	Not Used			Not Used	

		IATE DATE	EDIT DATE [date \@ *d MMMM,		PAGE
The following t	able repres	ents the ALU or	perations/opcodes supported b	by the Scalar unit.	40
		1		I Water	
ADD	0x00		C.W + SroC.X;	Notes Scalar addition. Result replicated in all four channels.	ŧ
ADD_PREV	0x01	Result = Sro	C.W + PreviousScalar;	Scalar addition with PreviousScalar. Result replicated in all four channels.	
MUL	0x02	Result = Sro	C.W * SrcC.X;	Scalar multiply. Result replicated in all four channels.	
MUL_PREV	0893	Result = Sro	C.W * PreviousScalar;	Scalar multiply with PreviousScalar. Result replicated in all four channels.	t
MUL_PREV2	0x04	(Previou (Previou (SreC.X (SreC.X (SreC.X Result ) Else (	<pre>isScalarMAX_FLOAT) () isScalar INFINITY) () isScalar is NAN) () isScalar is NAN) () is NAN)) () MAX_FLOAT; </pre>	Scalar multiply (2) with PreviousScalar. Result replicated in all four channels. It is mostly/only used when emulating LIT instruction.	ŕ
MAX	0x05	If (SroC.W > Result = S Else Result = S	irdC.W;	Scalar maximum. Remult replicated in all four channels.	
MIN	0006	<pre>If (SrcC.W &lt; SrcC.X) Result = SrcC.W; Else Result = SrcC.X;</pre>		Scalar minimum. Result replicated in all four channels.	ŝ.
SETE	0x07	<pre>If (SrcC.W == 0.01) Regult = 1.01; Elge Regult = 0.01;</pre>		Scalar set equal. Result replicated in all four channels.	ž
SETGT	0x08	If (SroC.W ) Result = 1 Else Result = (	- 0.01) .01;	Scalar set greater than. Result replicated In all four channels.	
SETGE	0x09	If (SroC.W > Result = 1 Else Result = (	(10.0 == 10.0 ==	Scalar set greater than equal Result replicated in all four channels.	
SETNE	0x0a	If (SroC.W ! Result = 1 Else Result = (	(10.0 = ) (10.0 = )	Scalar set not equal. Result replicated in all four channels.	£.
FRACT	03:0B	Result = Sro	C.W + ~FLOOR(SrcC.W);	Scalar 'fractional' part of SrCC.W. Result replicated in all four channels.	
TRUNC	0x0c	Result = tru	inc(SreC.W);	Scalar 'integer' part of SrcC Result replicated in all four channels.	:.W.
FLOOR	0x0d		NC(SrcC.W); N < 0.0f) && (SrcC.W t= Resu -1.0f;	Scalar floor function.	c
EXP_IEEE	0x00	If (SroC.W = Result = 1 ) Else (	= 0.0f) [	Scalar Base2 exponent functio Result replicated in all four channels.	
LOG_CLAMPED	10x0	) // clamp res if (Result -	.Of; .OG_IEEE(SpeC.W);	Scalar Base2 log function. Result replicated in all four channels.	

ATI Ex. 2067 IPR2023-00922 Page 15 of 448

		ATE DATE	EDIT DATE (date \@ "d MMMM,	DOCUMENT-REV. NUM. R400 Shader Processor Model	PAGE 16 of 49
LOG_IEEE	0x10	If (SrcC.W Result = ) Else (	1.0f) [	Scalar Base2 log fur Result replicated in channels.	ction.
RECIP_CLAMPED	0x11	Result = ) Else [ Result = ) // clamp r if (Result Result = ) if (Result	RECIP_IEEE(SrcC.W);	Scalar reciprocal. Result replicated in channels.	all four
RECIP_FF	0×12	Result = j Else ( Result = ) // clanp r if (Result = )	RECIP_IEEE (SroC.W); == -INFINITY) { -IERO; == +INFINITY) {	Scalar reciprocal. Result replicated in channels.	all four
RECIP_IEEE	0813	Result = } Else (	== 1.0f) ( 1.0f; ApproximateRecip(SrcC.W	Scalar reciprocal. Result replicated in channels.	all four
RECIPSORT_CLAMPED	0x14	Result = j Else   Result = j // clamp r if (Result = j if (Result =	RECIPSORT_IEEE(SrcC.W);	Scalar reciprocal ac Result replicated in channels.	
RECIPSORT_FF	0x15	Result =   Else ( Result =   // clamp r if (Result = 	RECIPSORT_IEEE(SrcC.W); == -INFINITY) { -IEERO; == +INFINITY) {	Scalar reciprocal so Result replicated in channels.	
RECIPSOR7_IEEE	0x16	Result = ) Else (	== 1.01) [ 1.01; ApproximateRecipSqrt(Sr	Scalar reciprocal so Result replicated in channels.	

Añ	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM. PAGE
	17 January, 2002	[date \@ "d MMMM,	GEN-CXXXXX-REVA 17 of
Nova	If (SQResult SQResultF ) Else ( SQResultF ) If (SQResult SQResultF ) SQResultF =	X(SrcC); FLOOR(SrcC.W + 0.5f); tF >= -256.0f) { - SQResultF; 256.0f; tF > 255.0f) [ 256.0f; truncate to int(SQResultF); SQResultI); 7/ signed 9-bit	
MOVA_FLOOR	0x18 Result = MA SQResultF = If (SQResult ) Else { SQResultF } If (SQResult SQResultF } SQResultF } SQResultF } SQResultF = ExportToSQ(	X(SroC); FLOOR(SroC.W); tF >= -256.0f) { '= SQResultF; '= -256.0f; tF > 255.0f) { '= -256.0f; truncate to int(SQResultF); SQResultI); 7/ signed 9-bit	Floor; Export to SQ address register. Result replicated in all four channels. See note below.
808		eC.W + -SreC.X;	Scalar subtract. Result replicated in all four channels. This instruction is needed since NEG argument modifier applies to all channels of the source.
SUB_PREV	Oxia Result = Sr	cC.W + -PreviousScalar;	Scalar subtract with PreviousScalar. Result replicated in all four channels. This instruction is needed since NEG argument modifier applies to all channels of the source.
PRED_SETE	) Else ( Result =	0.01; ateReg(Execute);	Scalar predicate set equal; Updat predicate register. Result replicated in all four channels. See note below.
PRED_SETNE	) Eise ( Result =	0.0f; ateReg(Execute);	Scalar predicate set not equal; Update predicate register. Result replicated in all four channels. See note below.
PRED_SETGT	) Elve ( Result =	0.01; ateReg(Execute);	Scalar predicate set greater than Update predicate register. Result replicated in all four channels. See note below.
PRED_SETGE	) Else ( Result =	0.01; ateReg(Execute);	Scalar predicate set greater than equal; Update predicate register. Result replicated in all four channels. See note below.

	ORIGINA	TE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
			R400 Shader Processor Model	18 of 49	
PRED_SET_INV	0x1f	Result = SetFredL i Else i If (SreC Result i Else i Result j	cateReg(Execute);	Scalar predicate co Update predicate re Result replicated in channels. See note below.	jister.
PRED_SET_POP	0x20	If (Result = Result = SetPredic ) Else ( Result =	cateReg(Execute);	Scalar predicate co Update predicate re Result replicated in channels. See note below.	jister.
PRED_SET_CLR	0x21	Result = +1 SetPredica	MAX FLOAT: teReg(Skip);	Scalar predicate cou Update predicate reg Result replicated in channels. See note below.	gister.
PRED_SET_RESTORE	0x22	Result = SetFredi Else ( Result =	cateReg(Execute);	Scalar predicate co Update predicate re Result replicated in channels. See note below.	jister.
RILLE	0x23	If (SroC.W Result = Killed = ) Else Result=	TRUE;	Scalar pixel kill ed bit. Result replicated in channels. See note below.	
KILLOT	0x24	If (SrcC.W Result = Killed = ) Elso	> 0.0f) ( 1.0f; TRUE;	Scalar pixel kill g Set kill bit. Result replicated in channels. See note below.	
KILLGE	0x25	Result= If (SreC.W Result = Killed = J Else Result=	>= 0.01) [ 1.01; TRUE;	Scalar pixel kill g equal; Set kill bit Result replicated in channels. See note below.	
KILINE	0x26		!= 0.01) ( 1.01; TRUE;	Scalar pixel kill no kill bit. Result replicated in channels. See note below.	
KILLONE	9x27		1.0f) [ 1.0f; TRUE;	Scalar pixel kill or bit. Result replicated in channels. See note below.	
SQRT_IEEE	0x28	If (SreC.W Result = ) Else (	1.0f) [		
MUL_CONST_0 +	0x29 0x2a	Not Used Result = S	rcC_Const.W * SrcGPR.X	Not Used Scalar multiply with SrcOPR leb 0. Result replicated in channels. See note below.	

ATI Ex. 2067 IPR2023-00922 Page 18 of 448

		IATE DATE uary, 2002	EDIT DATE [date \@ *d MMMM,	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 19 of
MUL_CONST_1 *	0x2b	Result - Sr	C_Const.W * SPEGFR.X	Scalar multiply with Cons SroGPR lsb 1. Result replicated in all channels. See note below.	stant,
ADD_CONST_0 *	0x2c	Result = Sr	cC_Const.W + SroGER.X	Scalar addition with Cons SroGPR lab 0. Result replicated in all channels. See note below.	
ADD_CONST_1 *	0x2d	Result = Sr	cC_Const.W + SrcGPR.X	Scalar addition with Cons SroGPR isb 1. Result replicated in all channels. See note below.	
SUB_CONST_0 *	0x2e	Result = Sr	eC_Const.W + -SroGPR.X	Scalar subtraction with ( SrcSPR leb 0. Result replicated in all channels. See note below.	(33) p. 1163
SUB_CONST_1 *	0x2f	Result = Sr	cC_Const.W + -SrcGPR.X	Scalar subtraction with ( SrcOPR lmb 1. Result replicated in all channels. See note below.	State and the state
SIN	0::30	Result = Ap	proximateSin(SrcC.W);	Scalar sin function. Valid input domain [-PI, Result replicated in all channels.	
COS	0x31	Result = Ap	proximateCos(SrcC.W);	Scalar cos function. Valid input domain [-PI, Result replicated in all channels.	
	0x32 - 0x3f	14 Not Used		14 Not Used	

#### Predicate instructions (PRED \*)

In the case of a predicate instruction, the predicate register update always happens and cannot be destination masked. For more specifics on this, please refer to the Sequencer's architecture specification document.

The vector predicate instructions expect the predicate counter to be in SrcA.W and the predicate condition to be in SrcB.W with Result representing and updated predicate counter.

The scalar predicate instructions expect (depending on the instruction) the predicate counter to be in SrcC.W and the predicate condition to be in SrcC.W with Result representing and updated predicate counter.

#### Kill instructions (KILL\*)

The result is used to determine the visibility of the pixel. A 1.0f indicates that the pixel is made not visible (i.e. it's killed). Once a pixel is killed, subsequent instructions cannot 'unkill' it. Note that vector pipe kill instruction compare is a per channel compare. As such, if any of the compares yields a result of 1.0f then the kill bit is set. Updating of the kill bit always happens and cannot be destination masked.

#### Mova instructions (MOVA\*)

In the case of a mova instruction, the address register update always happens and cannot be destination masked. For more specifics on this, please refer to the Sequencer's architecture specification document.

#### Predicate, Kill and Mova coissue rules

Predicate and kill instructions should not be coissued together in any fashion because they share an update path. Doing so will result in undefined behavior, but not a chip hang.

Mova should not be coissue with another mova. Doing so will result in undefined behavior, but not a chip hang. Mova may be coissued with predicate or kill instructions.

Because the internal register updates cannot be destination masked, these instructions typically make poor candidates for benign vector or scalar instruction slot fillers.

#### Scalar operations with constant instructions (\* CONST\_\*)

These instructions are primarily provided to allow for more coissue opportunities in the scalar pipe. Certain vector instructions may be able to be decomposed in a number of scalar operations using these instructions.

> ATI Ex. 2067 IPR2023-00922 Page 19 of 448

Aï	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	17 January, 2002	[date \@ "d MMMM,	R400 Shader Processor Model	20 of 49

These instructions operate and are programmed slightly differently than other scalar operations.

The follow code show how SrcGPR is selected:

SrcGPR = (((SRC C Swizzle >> 4) & 0x3) << 4) | (((SRC C Swizzle >> 2) & 0x3) << 2) | (((SRC C Select) & 0x1) << 1) | (((Scalar Opcode) & 0x1) << 0);

Note that SRC C Select is used to select SrcGPR. This means SrcC is assumed to be a constant by the HW when using these opcodes

Like PreviousScalar, SrcGPR does not have input modifiers applied to it nor is indexed addressing permitted. No such restrictions apply to SrcC\_Const.

Similar to other scalar instructions, the W channel swizzle of SRC C Swizzle selects the source channel for SrcC\_Const and the X channel of SRC C Swizzle selects the source channel for SrcGPR.

#### R400 numerics and instruction details

The R400 Floating Point Numerics document (R400numerics.doc) details how the R400 handles NaNs, INFINITYs, denorms along with explaining how out of domain inputs should be handled for instructions like LOG\*. Also documented are conversion rules and rounding conventions. Notation, arithmetic and logical truths for the R400 are as also established here.


In addition, a more complete pseudo-coded implementation of the R400 shader pipe and its instructions are provided along with important macro instruction expansions.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
17 January, 2002	[date \@ "d MMMM,	GEN-CXXXXX-REVA	21 of

# 4. Shader Block Diagrams

# 4.1 Shader as an SIMD architecture


As shown in the diagram below, four identical processing units comprise a shader unit. There are four shader units in one shader pipeline. R400 has four shader pipelines. The full R400 shader pipe represents an example of a SIMD (Single Instruction Multiple Data streams) architecture: the four shader pipelines, each with 4 identical shader units, executing the same pair of Vector/Scalar Instruction on different data streams, in this case different pixel positions within the same quad, over four different quads of pixels in parallel. In figure, the shader units are named as Upper Left, Upper Right, Lower Left and Lower Right based on the relative position within the quad of the pixels they process. Within one shader pipe, only 4 processing units, one from each shader unit, are in the same execution sequence (phase) at a given time. So, through the whole chip we have 4 sets of 16 processing units being at different execution phases from one set to the other, but in the same execution phase within the same set.



# 4.2 Top-Level Diagram of a Shader Pipeline

The diagram below represents a high level description of a shader pipe. The major data streams coming into or going out of it are clearly shown.

ATI Ex. 2067 IPR2023-00922 Page 21 of 448



# 5. Interfaces

# 5.1 External Interfaces

## 5.1.1 Naming Convention

TP -> stands for Texture Pipe. SP-> stands for Shader Pipe SQ->stands for Sequencer Unit SX->stands for Shader Export SC->stands for Scan Converter

> ATI Ex. 2067 IPR2023-00922 Page 22 of 448

Aï	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	17 January, 2002	[date \@ "d MMMM,	GEN-CXXXXX-REVA	23 of

When an X is used as a postfix in the Direction colomn of the interface definition tables, it means that the bus is a broadcast bus to all units with the same name. For example, if the direction of the bus is defined as SQ->SPx, that means that Sequencer is broadcasting the same information to all Shader Pipe instances.

## 5.1.2 Shader Engine to Texture Fetch Unit Bus

Four quad's worth of addresses is transferred to Fetch Unit every clock. These are sourced from a different pixel within each of the sub-engines repeating every 4 clocks. The register file index to read must precede the data by 2 clocks. The Read address associated with Quad 0 must be sent 1 clock after the Instruction Start signal is sent, so that data is read 3 clocks after the Instruction Start.

Four Quad's worth of Fetch Data may be written to the Register file every clock. These are directed to a different pixel of the sub-engines repeating every 4 clocks. The register file index to write must accompany the data. Data and Index associated with the Quad 0 must be sent 3 clocks after the Instruction Start signal is sent.

Name	Direction	Bits	Description
SP0 TP0 fetch addr	SP0->TP0	384	3 Fetch Addresses read from the Register file
TP0 SP0 data	TP0→SP0	512	4 texture results
SP1_TP1_fetch_addr	SP1->TP1	384	3 Fetch Addresses read from the Register file
TP1_SP1_data	TP1→SP1	512	4 texture results
SP2 TP2 fetch addr	SP2->TP2	384	3 Fetch Addresses read from the Register file
TP2_SP2_data	TP2→SP2	512	4 texture results
SP3_TP3_fetch_addr	SP3->TP3	384	3 Fetch Addresses read from the Register file
TP3_SP3_data	TP3→SP3	512	4 texture results
TPx_SPx_gpr_dst	TPx→SPx	7	Write address into the gprs
TPx_SPx_gpr_cmask	TPx→SPx	4	Channel mask. Supports the ability to mask any of the 32 bit channel of the fetch return data

### 5.1.3 Sequencer to Shader Pipe(s): Texture stall

Texture pipe signals the Sequencer that its input buffer is full. The Sequencer asserts SQ\_SPx\_fetch\_stall so that Shader Pipe does not send new requests to the Texture Pipe.

Name	Direction	Bits	Description
SQ_SPx_fetch_stall	SQ→SPx	1	Do not send more texture requests if asserted

### 5.1.4 ScanConverter to Shader Pipe: IJ bus

This is a bus that sends the IJ information to the IJ fifos on the top of each shader pipe. At the same time the control information goes to the sequencer. There are 4 of these buses over the whole chip (SP0 thru 3)

Name	Direction	Bits	Description
SC_SP0_data	SC→SP0	64	IJ information sent over 2 clocks (or XY info sent over 1 clock in the lower 24 LSBs of the interface)
SC_SP0_q_wr_mask	SC-+SP0	1	Write Mask
SC_SP0_dest	SC-+SP0	1	Controls the write destination (XY buffer, IJ buffer)
SC_SP1_data	SC→SP1	64	IJ information sent over 2 clocks (or XY info sent over 1 clock in the lower 24 LSBs of the interface)
SC_SP1_q_wr_mask	SC→SP1	1	Write Mask
SC SP1 dest	SC→SP1	1	Controls the write destination (XY buffer, IJ buffer)
SC_SP2_data	SC→SP2	64	IJ information sent over 2 clocks (or XY info sent over 1 clock in the lower 24 LSBs of the interface)
SC SP2 q wr mask	SC-+SP2	1	Write Mask
SC SP2 dest	SC→SP2	1	Controls the write destination (XY buffer, IJ buffer)
SC_SP3_data	SC→SP3	64	IJ information sent over 2 clocks (or XY info sent over 1 clock in the lower 24 LSBs of the interface)
SC_SP3_q_wr_mask	SC→SP3	1	Write Mask
SC_SP3_dest	SC-+SP3	1	Controls the write destination (XY buffer, IJ buffer)
SC SQ RTS	SC→SQ	1	SC ready to send data

Ari	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	17 January, 2002	[date \@ "d MMMM,	R400 Shader Processor Model	24 of 49

### 5.1.5 Sequencer to Shader Pipe(s) - broadcast: Interpolator bus

This bus interface defines all the signals needed to perform the interpolation of the primitive parameters coming from the Parameter Caches via the SX blocks.

Name	Direction	Bits	Description
SQ_SPx_interp_prim_type	SQ→SPx	3	Type of the primitive 000 : Normal 011 : Real Time 100 : Line AA 101 : Point AA 110 : Sprite
SQ_SPx_interp_flat_vtx	SQ→SPx	2	Provoking vertex for flat shading
SQ_SPx_interp_flat_gouraud	SQ→SPx	1	Flat or gouraud shaded interpolation
SQ_SPx_interp_cyl_wrap	SQ→SPx	4	Which channel of the parameter being interpolated needs to be wrapped
SQ_SPx_interp_ijline	SQ→SPx	2	Line in the IJ/XY buffer to use to interpolate
SQ SPx interp buff swap	SQ→SPx	1	Swap the IJ/XY buffers at the end of the interpolation
SQ_SPx_interp_gen_I0	SQ→SPx	1	Generate 10 or not. This tells the interpolators not to use the parameter cache but rather overwrite the data with interpolated 1 and 0. Overwrite if gen_10 is high.

# 5.1.6 Sequencer to Shader Pipe(s)-broadcast: Parameter Cache Read control bus

This interface provides three different pointers specifying the location of the parameter values in the Parameter Caches. Depending on the way the vertices get mapped into primitives, it might happen that the parameter values come from different relative offsets in the parameter caches from one parameter cache to the other across a shader pipe. This is the reason why three different read pointers are specified. This is not true for the write path. This is a broadcast interface.

Name	Direction	Bits	Description
SQ_SPx_ptr0	SQ→SPx	7	Parameter Pointer into PC
SQ_SPx_ptr1	SQ→SPx	7	Parameter Pointer into PC
SQ_SPx_ptr2	SQ→SPx	7	Parameter Pointer into Parameter Cache
SQ_SPx_pc0_addr_sel	SQ→SPx	2	Selection one of the pointers for parameter cache 0
SQ_SPx_pc1_addr_sel	SQ→SPx	2	Selection one of the pointers for parameter cache 1
SQ SPx pc2 addr sel	SQ→SPx	2	Selection one of the pointers for parameter cache 2
SQ SPx pc3 addr sel	SQ→SPx	2	Selection one of the pointers for parameter cache 3
SQ SP0 read ena	SQ→SP0	4	Read enables for the 4 memories in the SP0
SQ SP1 read ena	SQ→SP1	4	Read enables for the 4 memories in the SP1
SQ_SP2_read_ena	SQ→SP2	4	Read enables for the 4 memories in the SP2
SQ SP3 read ena	SQ→SP3	4	Read enables for the 4 memories in the SP3

# 5.1.7 Sequencer to Shader Pipe: GPR, Parameter Cache control and auto counter

This interface defines the control mechanism for the GPR read/write paths as well as the Parameter Cache write path.

Name	Direction	Bits	Description
SQ_SPx_wr_addr	SQ→SPx	7	Write address (the same bus used for writing into GPRs or Parameter Cache)
SQ_SPx_gpr_rd_addr	SQ→SPx	7	Read address
SQ SPx gpr re addr	SQ→SPx	1	Read Enable
SQ SPx gpr we addr	SQ→SPx	1	Write Enable for the GPRs
SQ_SPx_gpr_phase_mux	SQ→SPx	2	The phase mux (arbitrates between inputs, ALU source reads and writes)

Aľ		TE DATE ary, 2002	EDIT [date \@		MMMM,	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGI 25 of
SQ_SPx_chan	nel_mask	SQ→SPx	4		The channe	el mask	
SQ_SP0_pixel	mask	SQ→SP0	4		The pixel m	nask	
SQ SP1 pixel	mask	SQ→SP1	4		The pixel m	nask	
SQ SP2 pixel	mask	SQ→SP2	4		The pixel m	nask	
SQ SP3 pixel	l mask	SQ→SP3	4		The pixel m	nask	
SQ SPx pc v	ve addr	SQ→SPx	1		Write Enab	le for the parameter caches	
SQ_SPx_gpr_	input_mux	SQ→SPx	2		When the which sour	phase mux selects the inputs this t rec to read from: Interpolated data gen counter.	
SQ SPx index	x count	SQ→SPx	1	2?	Index count	t, common for all shader pipes	

# 5.1.8 Shader Pipe to Shader Export (SX): Parameter data out of Parameter Cache

There is 512-bit of data (4 x128) coming out of each shader pipe for each read out of the parameter caches. These data gets routed into the interpolation units by the SX blocks.

Name	Direction	Bits	Description	
SP0_SX0_data0	SP0→SX0	128	Parameter data 0	
SP0_SX0_data1	SP0-+SX0	128	Parameter data 1	
SP0_SX0_data2	SP0→SX0	128	Parameter data 2	
SP0_SX0_data3	SP0→SX0	128	Parameter data 3	
SP1_SX1_data0	SP1→SX1	128	Parameter data 0	
SP1_SX1_data1	SP1→SX1	128	Parameter data 1	
SP1_SX1_data2	SP1→SX1	128	Parameter data 2	
SP1_SX1_data3	SP1→SX1	128	Parameter data 3	
SP2_SX0_data0	SP2→SX0	128	Parameter data 0	
SP2 SX0 data1	SP2-+SX0	128	Parameter data 1	
SP2 SX0 data2	SP2→SX0	128	Parameter data 2	
SP2_SX0_data3	SP2→SX0	128	Parameter data 3	
SP3_SX1_data0	SP3→SX1	128	Parameter data 0	
SP3_SX1_data1	SP3→SX1	128	Parameter data 1	
SP3_SX1_data2	SP3→SX1	128	Parameter data 2	
SP3 SX1 data3	SP3→SX1	128	Parameter data 3	

# 5.1.9 Shader Export (SX) to Interpolators: Parameter Cache Return bus

This bus represents the values of a given parameter at the three vertices of the primitive. Note: The nature of this bus might change in the future depending on where the Parameter Difference engine physically resides (see Section of this document titled "Open Issues").

Name	Direction	Bits	Description	
SXx SPx_vtx_data_0	SXx→SPx	128	Vertex data to interpolate	
SXx SPx vtx data 1	SXx→SPx	128	Vertex data to interpolate	
SXx_SPx_vtx_data_2	SXx→SPx	128	Vertex data to interpolate	

### 5.1.10 Shader Pipe to Shader Export (SX): Pixel/Vertex write to SX

Name	Direction	Bits	Description
SP0 SX0 export data	SP0→SX0	256	4 pairs of 32 bits channel values
SP0 SX0 export dst	SP0→SX0	4	Specifies one of the of up to 12 export destinations
SP1 SX1 export data	SP1→SX1	256	4 pairs of 32 bits channel values
SP1_SX1_export_dst	SP1-+SX1	4	Specifies one of the of up to 12 export destinations
SP2 SX0 export data	SP2→SX0	256	4 pairs of 32 bits channel values

	ORIGINATE DA 17 January, 20			d MMMM,		AGE of 49	
SP2_SX0_export_	dst	SP2→	P2→SX0 4		Specifies one of the of up to 12 export destinations		
SP3_SX1_export_	data	SP3	SX1	256	4 pairs of 32 bits channel values		
SP3_SX1_export_	dst	SP3-	SX1	4	Specifies one of the of up to 12 export destinati	ons	
SPx_SXx_ export	_count	SP0	SX0	3	Each set of four pixels or vectors is exported over eigh clocks. This field specifies where the SP is in the sequence.		
SPx_SXx_ export	_last	SP0	SX0	1	Asserted on the first shader count of the last e the clause	xport of	
SP0_SX0_ export	_pvalid	SP0→	SX0	4	Result of pixel kill in the shader pipe, which mus output for all pixel exports (depth and all color b 4x4 because 16 pixels are computed per clock		
SP0_SX0_ export _wvalid S		SP0→SX0 2		2	Specifies whether to write low and/or high 32-bit word of the 64-bit export data from each of the 16 pixels or vectors		
SP1_SX1_ export	GP1_SX1_ export _pvalid SP1→SX1		4	Result of pixel kill in the shader pipe, which must be output for all pixel exports (depth and all color buffe 4x4 because 16 pixels are computed per clock			
SP1_SX1_ export_wvalid SP1→SX1		2	Specifies whether to write low and/or high 32-bit w of the 64-bit export data from each of the 16 pixels vectors				
SP2_SX0_ export	_pvalid	SP2→	SX0	4	Result of pixel kill in the shader pipe, which mus output for all pixel exports (depth and all color b 4x4 because 16 pixels are computed per clock		
SP2_SX0_ export _wvalid SP2->SX0		SX0	2	Specifies whether to write low and/or high 32-bit of the 64-bit export data from each of the 16 pixe vectors			
SP3_SX1_ export	_pvalid	valid SP3→SX1		4	Result of pixel kill in the shader pipe, which mus output for all pixel exports (depth and all color bi 4x4 because 16 pixels are computed per clock		
SP3_SX1_ export	_wvalid	SP3→	SX1	2	Specifies whether to write low and/or high 32-bit v of the 64-bit export data from each of the 16 pixel vectors		


### 5.1.11 Sequencer to SPx: Instruction Interface

This is the bus that sends the instruction and constant data to all four Shader pipe instances. Because a new instruction is needed only every 4 clocks, the width of "SQ\_SPx\_instruct" sub-bus is divided by 4 and both constants and instruction are sent over those 4 clocks. SRC A (B or C) Select of SQ\_SP\_Instruction interface is derived by Sequencer from the SRC A (B,C) Select and SRC A (B,C) Register/Constant Pointer (upper two bits) of the ALU Instruction word. All the other bit-fields in the SQ\_SP\_instruct interface bus are explicitly present in the ALU Instruction word. Please refer to Section 3.2 of this document for more details on the R400 ALU instruction word format.

Name	Direction	Bits	Description	
SQ SPx instruct start	SQ→SPx	1	Instruction start	
SQ_SPx_instruct	SQ→SPx	21	Transferred over 4 cycles 0: SRC A Select 1:0 00: Constant 01: GPR input 10: Previous Vector Re 11: Previous Scalar Re SRC A Negate Argument Modifier 2:2 SRC A Abs Argument Modifier 3:3 SRC A swizzle 11:4 VectorDst 17:12 Unused 20:18 1: SRC B Select 1:0 SRC B Negate Argument Modifier 2:2 SRC B Negate Argument Modifier 3:3	

ATI Ex. 2067 IPR2023-00922 Page 26 of 448

41	ORIGINATE 17 January		EDIT DAT	Same 1	DOCUMENT-I GEN-CXXX		PAGE 27 of
	Tr Sanuary,	2002	Lovor, Branol	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		5 1 / H / H	49
			000000	Sca	C B swizzle larDst ised	11:4 17:12 20:18	
				SR( SR( SR(	C C Select C C Negate Argument I C C Abs Argument M C C swizzle Ised		
				Sca Vec Sca Vec	tor Opcode lar Opcode tor Clamp lar Clamp tor Write Mask lar Write Mask	4:0 10:5 11:11 12:12 16:13 20:17	
SQ_SPx_stall		SQ→SPx	1	Stall s	ignal (ALU executes a tion)	Max PV,PV and I	Max PS,PS
SQ_SPx_expo	ort_count	SQ→SPx	3		set of four pixels or w . This field specifies nce.		
SQ_SPx_expo	ort_last	SQ→SPx	1		ted on the first shade	r count of the las	t export o
SQ_SP0_expo	ort_pvalid	SQ→SP0	4	output	t of pixel kill in the s for all pixel exports ( ecause 16 pixels are of	depth and all cold	or buffers)
SQ_SP0_expo	ort_wvalid	SQ-+SP0	2	Specif	fies whether to write lo 4-bit export data from	w and/or high 32-	bit word d
SQ_SP1_ exp	ort_pvalid	SQ→SP1	4	output	t of pixel kill in the s for all pixel exports ( ecause 16 pixels are of	depth and all cold	or buffers)
SQ_SP1_ exp	ort_wvalid	SQ→SP1	2	Specif	fies whether to write k 4-bit export data from	w and/or high 32-	bit word o
SQ_SP2_ exp	ort_pvalid	SQ→SP2	4	Result	t of pixel kill in the s for all pixel exports ( ecause 16 pixels are of	depth and all cold	or buffers)
SQ_SP2_ exp	ort_wvalid	SQ→SP2	2	Specif	fies whether to write lo 4-bit export data from	w and/or high 32-	bit word o
SQ_SP3_ exp	ort_pvalid	SQ→SP3	4	output 4x4 be	t of pixel kill in the s t for all pixel exports ( ecause 16 pixels are of	depth and all colo computed per cloc	or buffers) k
SQ_SP3_ exp	ort_wvalid	SQ→SP3	2	Specif	lies whether to write k 4-bit export data from	w and/or high 32-	bit word of



The above diagram attempts to describe the timing relation between the signals at SQ-SP instruction interface. Each instruction (SQ\_SP\_instruct [19:0]) is broadcasted over four cycles. SQ\_SP\_instruct\_start is asserted at the first cycle of the instruction broadcast. Cycle 0 of SQ\_SP\_rd\_address is "dedicated" to reading SRC A out of the Register File, Cycle 1 to reading SRC B, Cycle 2 to reading SRC C and Cycle 3 to reading Texture Address for a texture fetch request. Cycle 0 of SQ\_SP\_wr\_address is "dedicated" to writing into Register File of Interpolated data from Interpolation units, Cycle 1 to writing of return data from a previously issued texture fetch and Cycle 3 to Previous Vector result and Cycle 3 to Previous Scalar result.

Name	Direction	Bits	Description
SP0_SQ_const_addr	SP0→SQ	36	Constant address load to the sequencer
SP0_SQ_valid	SP0→SQ	1	Data valid
SP1_SQ_const_addr	SP1→SQ	36	Constant address load to the sequencer
SP1_SQ_valid	SP1→SQ	1	Data valid
SP2 SQ const addr	SP2→SQ	36	Constant address load to the sequencer
SP2_SQ_valid	SP2→SQ	1	Data valid
SP3_SQ_const_addr	SP3→SQ	36	Constant address load to the sequencer
SP3 SQ valid	SP3→SQ	1	Data valid

### 5.1.12 Shader Pipe to Sequencer: Constant address load

### 5.1.13 Sequencer to SPx: constant broadcast

The interface represents the constant values interface coming from the Sequencer unit. Constant values can be selected as operands for in a given shader instruction.

Name	Direction	Bits	Description	
SQ_SPx_constant	SQ→SPx	128	Constant broadcast	

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
17 January, 2002	[date \@ *d MMMM,	GEN-CXXXXX-REVA	29 of

# 6. Parameter Interpolation

This section was partially copied from Section 15 "IJ Format" of the "R400 Sequencer Specification" document. There are two key featues in R400 interpolation scheme:

- a. Barycentric coordinates are used in the interpolation of all parameters.
- b. The interpolation is done at a different precision across a 2x2 collection of pixels. The parameters of the upper left pixel of the quad are interpolated at full 20x24 mantissa precision. Then the result along with the difference in IJ barycentric coords is used to interpolate the parameters for the remaining pixels of the 2x2.

Assuming P0 is the interpolated parameter at Pixel 0 having the barycentric coordinates I(0), J(0) and so on for P1,P2 and P3. Also assuming that A is the parameter value at V0 (interpolated with I), B is the parameter value at V1 (interpolated with J) and C is the parameter value at V2 (interpolated with (1-I-J).

 $\Delta 01I = I(1) - I(0)$   $\Delta 01J = J(1) - J(0)$   $\Delta 02I = I(2) - I(0)$   $\Delta 02J = J(2) - J(0)$   $\Delta 03I = I(3) - I(0)$  $\Delta 03J = J(3) - J(0)$ 

 $\begin{aligned} P0 &= C + I(0) * (A - C) + J(0) * (B - C) \\ P1 &= P0 + \Delta 01J * (A - C) + \Delta 01J * (B - C) \\ P2 &= P0 + \Delta 02I * (A - C) + \Delta 02J * (B - C) \\ P3 &= P0 + \Delta 03I * (A - C) + \Delta 03J * (B - C) \end{aligned}$ 

P0	P1
P2	P3

P0 is computed at 20x24 mantissa precision and P1 to P3 are computed at 8x24 mantissa precision. So far no visual degradation of the image was seen using this scheme.

Multiplies (Full Precision): 2 Multiplies (Reduced precision): 6 Subtracts 19x24 (Parameters): 2 Adds: 8

FORMAT OF P0's IJ: Mantissa 20 Exp 4 for I + Sign Mantissa 20 Exp 4 for J + Sign

FORMAT of Deltas (x3):Mantissa 8 Exp 4 for I + Sign Mantissa 8 Exp 4 for J + Sign

Total number of bits for one quad worth of IJ data: 20\*2 + 8\*6 + 4\*8 + 4\*2 = 128

All numbers are kept using the un-normalized floating point convention: if exponent is different than 0 the number is normalized if not, then the number is un-normalized. The maximum range for the IJs (Full precision) is +/- 63 and the range for the Deltas is +/- 127.



# 7. Shader Limitations

The sequencer unit and compiler need to be aware of a series of limitations in the shader functionality. These are limitations on the pixel shader functionality as well as on the vertex shader functionality. In reality, the compiler does not need to pay attention to these limitations since sequencer will detect them and react accordingly. However, for compiler optimization reasons, we describe here the various latency issues revolving around our shader pipe implementation.

1) The use of Previous Vector result (PV) and Previous Scalar result (PS) values.

The following sequence is being executed:

ADD R0 = R3, R4.

MUL R2 = R0, R1 and the desired R0 values are the ones coming from the ADD instruction (ie a dependant instruction).

Because of the pipeline latencies involved, the R0 value from the ADD instruction won't be available in GPRs until one instruction later from the moment the MUL instruction enters the execution pipeline. The sequencer will write the same sequence as follows:

ADD R0 = R3, R4. MUL R2 = PV, R1

Alternatively, if wanted, the compiler can force the use of the PV register by instead using the following instruction: MUL R2 = PV, R1 (instead of MUL R2 = R0, R1).

The following sequence is being executed:

ADD R0.x = R3, R4.

MUL R2 = R0, R1 and the desired R0 values is the one coming from the ADD instruction.

Because of the pipeline latencies involved, the R0.x value from the ADD instruction won't be available in GPRs until one cycle later from the moment the MUL instruction enters the execution pipeline. The compiler can introduce a NOP instruction in between ADD and MUL, but it does not have to. The sequencer will detect this dependency case and insert a MOV PV, PV on the vector side and a MOV PS, PS on the scalar side as well (MOV PV,PV is the HW translation of a NOP).

As a conclusion: If the Previous Vector Result is used explicitly in the code, then the instruction will be executed as is. If a dependant use of a masked register is done instead, the sequencer is going to introduce a NOP between the two instructions in order to achieve the right behavior.

2) There is a one-instruction load-use delay between a MOVA instruction and use of a 'indexed' constant. If this delay cannot be honored, the MOVA instruction should be followed by a MOV instruction.

3) General Coissue limitations. A scalar instruction may not be coissued with a 3-argument vector instruction.


ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
17 January, 2002	[date \@ "d MMMM,	GEN-CXXXXX-REVA	31 of

# 8. Hardware Implementation Specifics

# 8.1 General Information on the Shader Floating Point arithmetic

Two special cases of floating-point numbers are recognized: zero is defined as any number with a zero exponent and infinity (or NaN) is defined as any number with an exponent of 255. The mantissa is cleared for both input and output values of zero and infinity while the sign bit is cleared for input and output zeros. The result of a multiplication involving zero is always defined as zero. The result of any addition involving infinity is always defined as infinity, with the added stipulation that any addition involving negative infinity always results in negative infinity. The Vector Engine/Scalar Engine works with standard IEEE floating-point numbers although all math operations are performed without rounding.

# 8.2 Interpolators and IJ/XY Buffers




ATI Ex. 2067 IPR2023-00922 Page 31 of 448

Aï	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	17 January, 2002	[date \@ "d MMMM,	R400 Shader Processor Model	32 of 49

The above diagram represents a high level description of IJ and XY fifos, as well as Parameter Interpolation unit (Interpolators). The double buffer on the left represents the IJ fifo. Each of the cells in that buffer represents a quad of pixels worth of IJ interpolation data. The double buffer on the right represents the XY Address fifo. There is 512 bits of data transferred from the interpolators into each shader pipe (GPRs) per cycle, a totall of 2048 bits across the whole chip. The reading and writing of IJ/XY fifos is controlled by the sequencer via the "SQ to SP: Intepolator bus" interface described in the Section 5.1.4 of this document.

# 8.2.1 Interpolators


The following diagram describes the interpolation unit for one shader pipe. There are four instances of the same in the R400 architecture. Parameter Difference Engine calculates the difference between the values of a given parameter at the vertices. These deltas are inputs into the four interpolators shown below. IJ interpolation data from the IJ fifos would be the other required input into the interpolators. The first interpolation unit (High Precision Interpolator) is used to calculate the interpolated values for Pixel 0, the upper left pixel of the quad. The result of this interpolator is then fed into the lower precision interpolator (Delta Interpolators) used to calculate the parameter values for the other three pixels of the quad. In Section 6 of this document you will find the mathematical description of the barycentric interpolations.




#### 8.2.1.1 Interpolation Units

The following diagram describes the data path for a high precision interpolation unit for one 32-bit channel of the parameter data. The diagram does not exactly describe the hardware implementation of the interpolator. In order to simplify the diagram, three denormalize shifters are shown. In reality, only two out of three mantissa terms about to be added, need to be denormalized to the third mantissa term with the largest exponent. The "exponent compare" unit finds the largest exponent of the following three terms: C, I(0) (A-C) and J(0)\*(B-C).

> ATI Ex. 2067 IPR2023-00922 Page 32 of 448



8.2.1.2 Parameter Selection Unit



The Parameter Modification unit described in the above diagram is used to preprocess the vertex parameter data coming from the Parameter Cache unit before they enter the Difference engine. It's in this block that the selection of the provoking vertex parameter value, for flat shading, is done. The pertaining control signals are part of the "SQ to SP: Interpolator bus" interface described in Section 5.1.5 of this document.

8.2.1.3 Parameter Difference & Cylindrical Wrap Engine

ATI Ex. 2067 IPR2023-00922 Page 33 of 448

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
17 January, 2002	[date \@ "d MMMM,	R400 Shader Processor Model	34 of 49


The purpose of the unit is to calculate the delta differences between the parameter values at vertices. These deltas are then used as input values into the interpolator units. Also, it's in this unit that cylindrical wrap adjustment of the parameter values is done. All the functions are implemented on per channel basis. One alternative solution would be for the delta differences between the parameter values to be done in the SX blocks. This way we can cut down from 4 channels \* 2 substracts/channel \* 4 pipes = 32 subtractors to 8 if placed in SX blocks. This may complicate the Cylindrical Wrap implementation, which in itself requires a bunch of subtracts. The control/state signals are part of the "SQ\_SP: Interpolator Bus" interface. Please refer to Section 5.1.5 of this document for a detailed definition of this control interface.

## 8.2.2 GPR Write Path

The diagram below shows all the possible data paths going into the GPR write paths, their selection and routing. The drawing shows four GPR units representing any four GPR units of a shader pipeline that are in the same phase. From the pipeline-timing point of view, interpolated parameters of pixels belonging to the same quad are flowing through the data paths described in the drawing at any given time. As it was mentioned before, the interpolators have two sets of inputs, the IJ data coming out of the IJ buffers and vertex parameter data coming from the parameter caches via the SX (Shader Export) blocks. The SX blocks are responsible for multiplexing between the real time parameters and vertex parameter data coming from the parameter caches. The outputs from the interpolators get merged into 128 vectors with data coming from XY and Faceness buffers. The next level of muxing controlled by SQ\_SP\_gpr\_input\_mux part of the "SQ\_SP: Interpolation bus" interface is used to route between vertex data/indices and interpolated pixel parameters. The next and last level of multiplexing is used to multiplex the writing into GPRs of texture fetch return data, interpolated pixel data, previous scalar and previous vector result.

The truth table below describes all the possible "merge" combinations between the interpolated, XY and Faceness data based on the SQ\_SP\_interp\_prim\_type and SQ\_SP\_interp\_gen\_IO signals found in "SQ\_SP: Interpolation bus" interface. The above signals are also used to control the overwrite of the parameter values coming from the parameter cache with constants 0.0 and 1.0 when doing expansion for point sprite primitive types.

SQ_SP_interp_gen_IO	SQ_SP_param_type[2]	Merge Logic Result
0	0	Interpolated data
0	1	Interpolated data
1	0	X, Y, don't care, faceness
1	1	X, Y, S, T




# 8.3 Vector Unit

### 8.3.1 Vector Unit Pipeline

The diagram below describes a complete set of the Vector Units present in a single shader pipeline with interpolator units at the top of the pipeline and the parameter caches at the bottom of it.

> ATI Ex. 2067 IPR2023-00922 Page 35 of 448



The control of all the multiplexers present at the input and output of the GPRs, input of the TAM and output of the parameter caches is done by the sequencer. In most cases this control represents the phase cycle relative to the ALU instruction start. In the above diagram, the GPR/MAC units of the same row are synchronous in phase. From one row to the other the execution sequence is phased out by one cycle.

### 8.3.2 Argument Selection and Routing


The following diagram describes the routing and selection logic for the ALU instruction operands. Select fields or combination of select fields present in the ALU instruction word controls the first two levels of argument selection. The multiplexing control logic into the SRC (A, B or C) registers is a 4-state FSM that serializes the red, green, blue and alpha input arguments into the MAC unit. As mentioned before, the instruction ALU word specifies a pointer into the GPR register file for each of the sources. Also, the instruction specifies a set of select bits for the final MAC input operands A, B and C. The possible choices that Src A, B and C arguments can be selected from are: Register File Data, Constant Data, Previous Vector Result and Previous Scalar Result. The first level of muxing selects between Previous Vector Result,


ATI Ex. 2067 IPR2023-00922 Page 36 of 448

Añ	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	17 January, 2002	[date \@ "d MMMM,	GEN-CXXXXX-REVA	37 of

Register File Data and Constant Data, all 128-bit values. The second level of muxing implements the swizzling logic at 32bit channel granularity.

### Argument Selection Logic






ATI Ex. 2067 IPR2023-00922 Page 37 of 448



# 8.3.3 Parameter Data Path

ATI Ex. 2067 IPR2023-00922 Page 38 of 448



The output of the vertex shader program, transformed parameter data is written into Parameter Cache memories. There is one parameter cache (128x128) for each vector unit, resulting in 4 parameter cache memories for one shader pipe. The write data path of each parameter cache is time-multiplexed between the 4 MAC units of a given shader vector unit. The 7-bit write address into parameter cache memory comes from Sequencer unit. This address is

Aï	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	17 January, 2002	[date \@ "d MMMM,	R400 Shader Processor Model	40 of 49

broadcasted to all the shader pipes. For more details on the parameter cache write path, please refer to Section 5.1.7 of this document.

The read address into parameter cache memories is a result of a muxing of three possible 7-bit address pointers broadcasted by the Sequencer to all shader pipes. These three pointers are part of "Parameter Cache Read Control Bus" described in Section 5.1.6 of this document.

There are 512-bit worth of data transferred from Shader Pipe to SX blocks for every read of the parameter cache. Once read from the parameter caches, the parameter data is then routed by the SX units into the interpolation units at the top of the shader pipe.

# 8.4 Scalar Unit

A large portion of R400 Scalar Unit specification is based on the R300 Math Unit specifications as described in "R300 Vertex Assembler & Processor Architecture Specification" document Version 0.93. Section 3.3 of this document describes all the math operations and their respective opcodes supported by the Scalar Unit. There are four Scalar Units present in each shader pipe. The Scalar unit can perform one action each cycle with the result appearing after a latency of eight cycles. In this respect, the Scalar engine is fully pipelined.

Function	Range	Precision
x"	$0.0 \le x \le 1.0$	7 ??
	$-128 \le n \le 128$	
1	$-\infty \le x \le \infty$	23
x 1	$-\infty \le x \le \infty$	23
$\sqrt{x}$		
e*	$-128.0 \le x \le 128.0$	16 ??
2 <sup>x</sup>	$0.0 \le x \le 1.0$	23
$\log (x)$	$1.0 \le x \le 2.0$	23

### Scalar Engine Functions and Precision

Precision loses 1 bit each time range is doubled

The Scalar Engine also calculates  $\frac{1}{x}$ ,  $\frac{1}{\sqrt{x}}$ ,  $\log_1(x)$ , and  $2^x$  using sixteen 32-entry lookup tables with four unsigned multipliers (2 ea. 16x16, and 2 ea. 12x12) and a 26-bit unsigned adder. These functions also use a 24-bit floating-point multiplier

multipliers (2 ca. 16x16, and 2 ca. 12x12) and a 26-bit unsigned adder. These functions also use a 24-bit floating-point multiplier that applies the power term for the  $x^{n}$  and  $e^{x}$  functions (maybe we do not need this !!??).

## 8.4.1 Scalar Engine Pipeline

All the opcodes (except MULTIPLY) that do not use the power function pipeline are processed in the high precision pipeline. The mantissa for all functions is determined using the following function:

$$P = f(x_0) + A(x - x_0) + B(x - x_0)^2 + C(x - x_0)^3$$

The terms  $f(x_0)$ ,  $A \, B$ , and C were determined at 32 evenly spaced sample points over the range shown in Table 9-1 for each of the functions  $\frac{1}{x}$ ,  $\frac{1}{\sqrt{x}}$ ,  $\log_2(x)$ , and  $2^x$ . These terms are stored in sixteen tables, four for each

ATI Ex. 2067 IPR2023-00922 Page 40 of 448

AP	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	17 January, 2002	[date \@ *d MMMM,	GEN-CXXXXX-REVA	41 of

function, and addressed by bits 22 – 18 of the input value x (bits 23 - 19 for the  $\frac{1}{\sqrt{x}}$  function). The  $(x - x_0)$  terms

are deltas which allow third-order interpolation between the sample points. The resolution of these lookup table values for each of the four functions is shown below. The largest resolution is assumed in the hardware. Lookup table values are left justified and smaller terms are packed with zeros. Deltas are also left justified, but smaller deltas have the truncated bits OR'ed with their LSB before and after being squared & cubed. The product terms are truncated to the indicated precision and then right justified before being added to the  $f(x_0)$  term.

Function	f(x_)	A	B	C
$\frac{1}{x}$	24	20	15	10
$\frac{1}{\sqrt{x}}$	24	20	16	12
$\log_{1}(x)$	25	20	15	9
2 <sup>x</sup>	25	20	14	7
Hardware	25	20	16	12

<b>High Precision Function</b>	Coefficient	Resolution
--------------------------------	-------------	------------

### 8.4.1.1.1.1.1 High Precision Pipeline Exp<sub>2</sub> Preprocessing

The two opcodes EXP\_BASE2\_DX and EXP\_BASE2\_FULL\_DX require that the input value be preprocessed before it enters the main pipeline. The input exponent is first checked to determine whether the value can be represented within the IEEE single precision format (see Power Function Pipeline Log<sub>2</sub> to Real Conversion for details). If the log<sub>2</sub> exponent falls within the valid range, then the exp<sup>2</sup> preprocessor converts the input value to a \$7.23 format value:

Input Mantissa (24 bits):	1 mmmmenererererererererererererererererer
Input Exponent (biased):	eeeeeee
Bias:	01111111
Subtract to get Unbiased (signed) Exponent :	ຣນນບບບບບບ
Absolute Value of Unbiased Exponent to get shift value:	vvvvv
Shift Input Mantissa by shift value to get adjusted input (30 bits):	
If Unbiased Exponent Positive, shift left:	aaaaaaaaaaaaaaaaaaaaaaaaaaaa
If Unbiased Exponent Negative, shift right:	aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
Twos complement if input is negative to get \$7.23 value: 2. High Precision Pineling Mantissa Calculation	sbbbbbbbcccccccccccccccccccccc

8.4.1.1.1.1.2 High Precision Pipeline Mantissa Calculation

Calculation of the high precision mantissa is the same regardless of function type. Exceptions involve the selection of input values and are discussed in the process flow that follows. The multiplication of the first order term (A \* (x - x0)) uses the power function pipeline multiplier. All other multiplications use dedicated multipliers.

Get Starting value:

EXP opcode:

Use preprocessed S7.23 value:

All other opcodes:

ATI Ex. 2067 IPR2023-00922 Page 41 of 448



Get Index:			
RECIP opcode:			
Use LSB of exponent and 4 MSB's of input mantissa:	iiiii		
All other opcodes:			
Get lookup table index from 5 MSB's of input mantiss	a:iiiii		
Get delta:			
RECIP & RECIPSQRT opcodes:			
Use 19 LSB's of input mantissa for delta:	dddddddddddddddddd		
All other opcodes:			
Use 18 LSB's of input mantissa for delta:	dddddddddddddddd		
Get Slope 1:			
Term A from Lookup Table:	AAAAAAAAAAAAAAAAAAA		
delta:	ddddddddddddddd		
Multiply to get mult0: qqqqqqq	444444444444444444444444444444444444444		
RECIP, RECIPSQRT opcodes:			
Use 20 MSB's of mult0 for Slope1:	ddddddddddddddddddddd		
All other opcodes:			
Use 21 MSB's of mult0 for Slope1:	444444444444444444444444444444444444444		
Get ddelta:			
RECIPSQRT & RECIP opcodes:			
OR together 4 LSB's of delta:	1		
Concatenate bits 18 - 4 of delta to get ddelta:	ddddddddddddd		
RECIP, LOG opcodes:			
OR together 5 LSB's of delta:	1		
Concatenate bits 18 - 5 of delta to get ddelta:	dddddddddddd10		
EXP opcode:			
OR together 6 LSB's of delta:	1		
Concatenate bits 18 - 6 of delta to get ddelta:	ddddddddddd00		
Get delta_square:			
Get delta_square: Square ddelta to get_mult1:			
	reconstruction and a second se		

ATI Ex. 2067 IPR2023-00922 Page 42 of 448

	ATE DATE ary, 2002	EDIT DATE [date \@ *d MMMM,	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 43 of	
	280 A 28 St	o get delta square:		40	
		o get aena_square.	TTTTTTTTTTT	IIIIII	
RECIP & LOG	- C.				
	17 - 16 of mult1:	a ant dalta company	-		
	31 - 18 01 muiti 1	o get delta_square:	rrrrrrrrr	rrrr10	
EXP opcode: OR together bits	18 17 of multi-				
		a ant dalta consum			
Concatenate bits	51 - 19 01 muiti 1	o get delta_square:	rrrrrrrrr.	FFF100	
Get Slope 2:					
Term B from Loo	okup Table:		BBBBBBBBBBBB	BBBB	
delta_square:			rrrrrrrrrrr	rrrr	
Multiply to get m	nult2;	\$\$\$\$\$\$\$\$	\$		
RECIPSORT of	acada:				
2023년 2023년 2023년 2023	f mult2 for Slope2	8	555555555555555555555555555555555555555		
RECIP opcode:	Action to the state of the second	e			
	f mult2 for Slope2	0	055555555555555		
EXP opcode:					
	Use 14 MSB's of mult2 for Slope2:		000ssssssssssss		
LOG opcode:					
	f mult2 for Slope2		005555555555555555555555555555555555555		
Get dddelta:					
RECIPSQRTop			,		
OR together 8 LS			1		
	18 – 8 of delta to	get aaaena:	dddddddddl		
RECIP opcode: OR together 10 L	SD's of daltas		1		
제임 영향 전 이 것 안 있었다.	18 – 10 of <i>delta</i> to	and dedatter	ddddddd100		
EXP opcode:	10 - 10 01 0en0 ft	Secondense.	addaddat oo		
OR together 13 L	SB's of delta		1		
5.	18 – 13 of delta to	ect dddelta:	ddddd100000		
LOG opcode:	and a second to	0.1			
OR together 11 L	SB's of delta:		1		
Stringener II b	and the second				

RECIPSQRT opcode: OR together bits 20 - 19 of mult1:

1 ATI Ex. 2067 IPR2023-00922 Page 43 of 448

OF	RIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
17	7 January, 2002	[date \@ "d MMMM,	R400 Shader Processor Model	44 of 49
Concater	ate bits 31 - 21 of m	ult1 to get ddelta_square:	rrr	rrrrrrrl
RECIP	opcode:			
OR toget	her bits 22 - 21 of m	ult1;		1
Concater	ate bits 31 - 23 of m	ult1 to get ddelta_square:	rrr	errrr100
EXPoper	ode:			
OR toget	her bits 25 - 24 of m	ult1:		1
Concater	ate bits 31 - 26 of m	ult1 to get ddelta_square:	rrr	rrr100000
LOG op	code:			
OR toget	her bits 23 - 22 of mi	ult1:		1
Concater	sate bits $31 - 24$ of m	ult1 to get ddelta_square:	rrr	rrrr1000
Get delta	cubed:			
ddelta :			ddddddddd	đ
ddelta_so	quare :		rrrerrrrr	r
Multiply	to get mult3:		ttttttttttttttttttttttt	t
RECIPS	QRT opcode:			
OR toget	her bits 12 - 11 of m	ult3;		1
Concater	ate bits 23 - 13 of m	ult3 to get delta_cubed:	ttt	ttttttl
RECIP of	opcode:			
OR toget	her bits 14 - 13 of mi	ult3:		1
Concater	ate bits 23 - 15 of m	ult3 to get delta_cubed;	ttt	tttttl00
EXP opc	ode:			
OR toget	her bits 17 - 16 of m	ult3:		1
Concater	sate bits $23 - 18$ of m	ult3 to get delta_cubed:	ttt	ttt100000
LOG op	code:			
OR toget	her bits 15 - 14 of m	ult3:		1
Concater	uate bits 23 - 16 of m	ult3 to get delta_cubed:	ttt	tttt1000
Get slope	<u>.3</u> :			
Term C f	from Lookup Table:		ccccc	ccccccc
delta_cui	bed:		tttttttttt	t
Multiply	to get mult4:		นนนนนนนนนนนนนนนนนนนนนนน	ц
RECIPS	QRT opcode:			
Use 12 N	ISB's of mult4 for Si	ope3:		000
RECIP	opcode:			
Use 10 N	ISB's of mult4 for Si	ope3:	00uuuuuuuu	uu0
EXP opc	ode:			

IPR2023-00922 Page 44 of 448

<b>4</b> 1	ORIGINATE DATE 17 January, 2002	EDIT DATE [date \@ "d MMMM,	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 45 of	
l	Use 7 MSB's of mult4 for Slope		000000uuuuuuu		
1	LOG opcode:				
	Use 9 MSB's of mult4 for Slope	3:	0000uuuuuuuu		
	Ferm f(x <sub>0</sub> ) from Lookup Table:		******		
	Slope1:		ddddddddddddddd		
5	Slope2:		\$55555555555555555555555555555555555555		
2	Slope3:		սսսսսսսս		
1	Add to get Full Mantissa:		M0000000000000000000000000000000000000		

Right shift 2 bits to get Final Mantissa:

### 8.4.1.1.1.1.3 High Precision Pipeline Log<sub>2</sub> Post Processing

The two opcodes LOG\_BASE2\_DX and LOG\_BASE2\_FULL\_DX post process the *full mantissa* to produce the final mantissa and exponent. This step is the same as the process performed in the power function pipeline except that the precision is higher.

Full Mantissa:	миноническиениеминическием
Unbiased Input Exponent :	ຮບບບບບບ
Combine Unbiased Exponent with Final Mantissa;	SUUUUUUMPOOMMMMPOOODMMMPOOOMM
Sign multiply to get Log2 Mantissa:	022222222222222222222222222222222222222
Normalize (using left shift L) to get Norm Mantissa;	NNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNN
Biased Exponent for shift L of 0:	10000110
Shift L:	LLL
Subtract to get Biased Log <sub>2</sub> Exponent:	EEEEEEE
Norm Mantissa (right shift by 2, drop MSB):	NNNNNNNNNNNNNNNNNNNNNNN
Biased Log <sub>2</sub> Exponent:	EEEEEEE
Unbiased Exponent Sign:	s
Combine to get final Log <sub>2</sub> Conversion Result:	SEEEEEENNNNNNNNNNNNNNNNNNNNN

### 8.4.1.1.1.1.4 High Precision Pipeline Exponents

Calculation of the exponents for the LOG\_BASE2\_DX, LOG\_BASE2\_FULL\_DX, EXP\_BASE2\_DX, and EXP\_BASE2\_DX opcodes is covered in the corresponding pre and post processing sections. Exponents for the RECIP\_DX, RECIP\_FF, RECIP\_SQRT\_DX, and RECIP\_SQRT\_FF are calculated in the following way:

Base Exponent:

Input Exponent (biased):

0eeeeeee

Ĩ	ORIGINATE DATE 17 January, 2002	EDIT DATE [date \@ "d MMMM,	DOCUMENT-REV. NUM. R400 Shader Processor Model	PAGE 46 of 49	
R	ECIPSQRT opcode:	N00/"]			
U	se Input Exponent (biased):		ddddd0	bb	
R	ECIP opcode:				
Ir	wert Input Exponent (biased	ĸ	lbbbbbb	bb	
E	xponent Adjustment:				
R	ECIPSQRT opcode:				
Ir	uput is power of 4 (bits 23 - 0	) are zero):	101111111		
In	put is not power of 4:		1011111	01	
R	ECIP opcode:				
Ir	put is power of 2 (bits 22-0	) are zero):	111111111		
In	put is not power of 2:		1111111	10	
F	inal Exponent:				
в	ase Exponent		ddddddd		
E	xponent Adjustment:		1×11111××		
A	dd to get Intermediate Expor	nent :	iiiiiii	iz	
R	ECIPSQRT opcodes:				
U	se bits 8 - 1 of intermediate	exponent:	iiiiii	ii	
R	ECIP opcode:				
U	se bits 7 - 0 of intermediate	exponent:		iiiiiiiz	

### 8.4.1.1.1.1.5 High Precision Special Outputs

The Math Engine computes or pipelines several values required by the DirectX 8.0 specification. These values include partial terms for the EXP and LOG opcodes, and the diffuse lighting attribute for the LIT opcode. The EXP opcode requires the input power to be split into integer and fractional parts, with the integer part then raised to a binary power. The integer and fractional parts are readily available in the form of the S7.23 fixed-point value found in the EXP<sub>2</sub> preprocessing step. The integer value is already in binary power form and can be muxed onto the oVE\_WDATA output (with a zero mantissa). The fractional part of the power term needs to be normalized and converted to floating point format. Since that is a function that is performed in the LOG<sub>2</sub> post processing circuit, the lower 23 bits of the S7.23 value is left shifted 10 bits and muxed into that circuit. The LOG opcode requires that the input term be split into exponent and mantissa parts, with the exponent converted into a floating-point value. The mantissa is easily combined with an exponent of zero (or 0x7f biased) and muxed onto the oVE\_WDATA output. Converson of the exponent requires an additional fixed-to-float circuit to generate the result since the LOG<sub>2</sub> post processing circuit is already used to convert the primary output for that opcode. The diffuse lighting attribute for the LIT opcode is simply pipelined from the iAG\_ME\_IN\_B input and muxed onto the oVE\_WDATA output.

### 8.4.1.1.1.1.6 Determination of High Precision Coefficients

The coefficients used to calculate the high precision mantissa were determined using third-order Lagrange polynomials. Since the mantissa is calculated separately from the exponent, the build range for each function was chosen so that the range of the function output values did not change dramatically (see below).


### **Build Ranges for Lagrangian Coefficients**

Function	Build Range
1	x = 1.0 to 2.0
x	

	•
	n
	L

ORIGINATE DATE 17 January, 2002	EDIT I	d MMMM,	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 47 of
141	$\frac{1}{\sqrt{x}}$	x = 2.0 to 8.0		10 - <del>19</del> 70
	2 <sup>x</sup>	x = 1.0 to 2.0		
	$\log_2(x)$	x = 2.0 to 4.0		

The build ranges were then divided into 32 equal segments. The coefficients for each segment were determined using the two end points of the segment,  $f(x_0)$  and  $f(x_1)$ , as well as two points on the segment itself,  $f(x_0)$  and  $f(x_0)$ , such that the distance along the x-axis between any two adjacent points, h, was 1/96 the total length of the build range (see figure below).





The third-order Lagrange polynomial used to approximate each segment of each function at any point x along the segment is as follows:

$$\begin{split} \hat{f}(x) &= f\left(x_0 \left[ \frac{(x - x_{01})(x - x_{02})(x - x_1)}{(x_0 - x_{01})(x_0 - x_{02})(x_0 - x_1)} \right] + \\ f\left(x_{01} \left[ \frac{(x - x_0)(x - x_{02})(x - x_1)}{(x_{01} - x_0)(x_{01} - x_{02})(x_{01} - x_1)} \right] + \\ f\left(x_{02} \left[ \frac{(x - x_0)(x - x_{01})(x - x_1)}{(x_{02} - x_0)(x_{02} - x_{01})(x_{02} - x_1)} \right] + \\ f\left(x_1 \left[ \frac{(x - x_0)(x - x_{01})(x - x_{02})}{(x_1 - x_0)(x_1 - x_{01})(x_1 - x_{02})} \right] \right] \end{split}$$

Since  $x_{01} = x_0 + h$ ,  $x_{02} = x_0 + 2h$ , and  $x_1 = x_0 + 3h$ , the polynomial can be rewritten in terms of x,  $x_0$ , h,  $f(x_0), f(x_1), f(x_{01}), and f(x_{02})$ :

$$\hat{f}(x) = -\frac{1}{6h^3} f(x_0) [(x - (x_0 + h))(x - (x_0 + 2h))(x - (x_0 + 3h))] + \frac{1}{2h^3} f(x_0) [(x - (x_0))(x - (x_0 + 2h))(x - (x_0 + 3h))] + \frac{1}{2h^3} f(x_0) [(x - (x_0))(x - (x_0 + h))(x - (x_0 + 3h))] + \frac{1}{6h^3} f(x_1) [(x - (x_0))(x - (x_0 + h))(x - (x_0 + 2h))]$$

ATI Ex. 2067 IPR2023-00922 Page 47 of 448

Aï	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	17 January, 2002	[date \@ "d MMMM,	R400 Shader Processor Model	48 of 49

The polynomial is then factored for successive powers of the quantity  $(x - x_0)$ , i.e., 1,  $(x - x_0)$ ,  $(x - x_0)^2$  and

 $(x - x_0)^3$ . Using the notation  $\Delta x = x - x_0$ , the polynomial can be reduced to the following form:

$$\hat{f}(\mathbf{x}) = \sum_{i=0}^{3} a_i (\Delta \mathbf{x})^i$$

where each of the terms a, is:

$$a_{0} = f(x_{0})$$


$$a_{1} = \frac{1}{3h} \left[ -5.5f(x_{0}) + 9f(x_{01}) - 4.5f(x_{02}) + f(x_{1}) \right]$$

$$a_{2} = \frac{1}{9h^{2}} \left[ 9f(x_{0}) - 22.5f(x_{01}) + 18f(x_{02}) - 4.5f(x_{1}) \right]$$

$$a_{3} = \frac{1}{27h^{3}} \left[ -4.5f(x_{0}) + 13.5f(x_{01}) - 13.5f(x_{02}) + 4.5f(x_{1}) \right]$$

Using the equations above, coefficients for each segment of each function were calculated and stored with the precision necessary to achieve 24-bit resolution.


The diagram below represents the Scalar Engine part of the pipeline that implements the LUT (Lookup Table) type scalar functions.



# 9. Open Issues

- There's still to be decided the final location for difference engine used in calculating the delta between the vertex parameter values. The two possible place are:
  - a. Next to the interpolators inside the parameter engines at the top of each shader pipe, but replicating this way the same logic across 4 shader pipelines.
  - b. SX (Shader Exports). If this is the case, then Cylindrical Wrap logic should be propably be moved to the SX blocks.
- The location of the real time parameter caches as well as the routing of this data by SX units into the parameter interpolators.
- Data expansion logic in the path from the Fetch Engines into shader units/GPRs. Currently, the texture return data into GPRs is defined as a 512-bit bus for each shader pipe (Section 4.3.3).





v. 1.80 Tom Frisinger/Jocelyn Houle				R400 Texture Fetch Instruction
Name	Dword	Bits	Size	Description
PPCODE	0	4:0	5	Texture fetch instruction opcodes. 1-FetchTextureMap 2-Reserved for FetchShowsMap 4-Reserved for SetFitter4VettghShowsMap 4-Reserved for SetFi
SRC_GPR	0	10:5	6	Specifies the source GPR for the coordinates.
SRC_GPR_AM	0	11	1	Specifies the SRC_GPR addressing mode. 0=Logical register addressing 1=Current Loop Index relative register addressing
DST_GPR	0	17:12	6	Specifies the destination GPR for the coordinates.
DST_GPR_AM	0	18	1	Specifies the DST_OPR addressing mode. 0=Logical register addressing 1=Current Loop Index relative register addressing
FETCH_VALID_ONLY	0	19	1	Specifies if the sequencer can specify an optimized fetch or not. 0=No (must fetch all the data, all pixels are going to be valid) 1 =¥es (can optimize performance, some pixels can be invalid)
CONST_INDEX	0	24:20	5	Selects which 192 bit constant holds the texture base address and other information.
TX_COORD_DENORM	ō	25	1	Specifies if the texture coordinates sent are already normalized or not (i.e. pre-multiplied by texture dimension). Unnormalized mode is only valid when CLAMP mode is clamp. If it is not clamp, the coordinate will be treated as normalized. 0=Normalized, range [01] i=Unnormalized, range [0dimension]
SRC_SEL_X	0	27:26	2	Selects between WZYX of SRC_GPR which component goes for X in the texture fetch. 0=GPR_X 1=GPR_Y 2=GPR_Z 3=GPR_W
SRC_SEL_Y	0	29:28	2	Selects between WZYX of SRC_GPR which component goes for Y in the texture fetch. 0=GPR_X 1=GPR_Y 2=GPR_Z 3=GPR_W
SRC_SEL_Z	0	31:30	2	J=UPK_W Selects between WZYX of SRC_GPR which component goes for Z in the texture fetch.
	Ū		-	0=GPR_X 1=GPR_Y 2=GPR_Z 3=GPR_W
DST_SEL_X	1	2:0	3	Select what component of SRC to write to the X component of DST_GPR. This sel happens in addition to sel in constant. 0=SRC_X 1=SRC_Y 2=SRC_Y 3=SRC_W 4=0.0f 5=1.0f  7=Mask (keep value in DST_GPR)
DST_SEL_Y	1	5:3	3	Select what component of SRC to write to the Y component of DST_GPR. This sel happens in addition to sel in constant. U=SRC X 1=SRC Y 2=SRC Z 3=SRC_W 4=0.0f 5=1.0f 
007 051 7	L		_	7=Mask (keep value in DST_GPR)
DST_SEL_Z	1	8:6	3	Select what component of SRC to write to the Z component of DST_GPR. This sel happens in addition to sel in constant. 0=SRC_X 1=SRC_Y 2=SRC_Z 3=SRC_W 4=0.0f 5=1.0f  7=Mask (keep value in DST_GPR)
DST_SEL_W	1	11:9	3	Select what component of SRC to write to the W component of DST_GPR. This sel happens in addition to sel in constant. 0=SRC_X 1=SRC_Y 2=SRC_Z 3=SRC_W 4=0.0f 5=1.0f 
MAG_FILTER	1	13:12	2	7=Mask (keep value in DST_GPR) Filter used when texture is magnified
mou_filien		13:12	2	Filter used when texture is magnified O=Point 1=Linear 2=Arbitrary (not supported on R400)

ATI Ex. 2067 IPR2023-00922 Page 51 of 448

	1			
v. 1.80 Tom Frisinger/Jocelyn Houle				R400 Texture Fetch Instruction
Name	Dword	Bits	Size	Description
MIN_FILTER	1	15:14	2	Filter used when texture is minified
				0=Point
				1=Linear
				2=Reserved for Arbitrary (not supported on R400) 3=Off (use value specified in constant)
MIP_FILTER	1	17:16	2	Siter used between mimap levels
-				0=Point
				1=Linear
				2=BaseMap (None, disregard mipmapping, always use base map, ignores min_mip_level) 3=Off (use value specified in constant)
ANISO_FILTER	1	20:18	3	S=0n (use value specined in constant) Anisotropy Enable Anisotropy Enable Anisotropy Enable
			-	0=Disabled
				1=Enabled, Max 1 to 1
				2=Enabled, Max 2 to 1 3=Enabled, Max 4 to 1
				3=Enabled, Max 4 to 1
				S=Enabled, Max 16 to 1
	<u> </u>			7=Off (use value specified in constant)
ARBITRARY_FILTER	1	23:21	3	Specifies type of arbitrary filter to use (not supported on R400) 0=Filter2x4 Sym
				Ja-File/2x4 Asym
				2=Filter4x2_Sym
				3=Filter4x2_Asym
				4=Filter4x4_Sym
				5=Filter4x4_Asym
				 7=Off (use value specified in constant)
VOL_MAG_FILTER	1	25:24	2	Filter used between layers of a volume when doing magnification.
				0=Point
				1=Linear
				 3=Off (use value specified in constant)
VOL_MIN_FILTER	1	27:26	2	Filter used between layers of a volume when doing minification.
				0=Point
				1=Linear
				 3=Off (use value specified in constant)
USE_COMP_LOD	1	28	1	Section if the LOD computed by the texture pipe should be used in LOD computation.
				0=No
				1=Yes (common case)
USE_REG_LOD	1	30:29	2	Specifies if the LOD register should be added to LOD computation (use SetTexLOD to set LOD register).
				0=No (common case) 1=Yes (per pixel, full speed)
				2=Reserved
				3=Reserved
PRED_SELECT	1	31	1	Indicates to the sequencer if the instruction is predicated or not.
	1			0=Not predicated 1=Predicated (see PRED_CONDITION)
USE_REG_GRADIENTS	2	0	1	Impredicated [see PRED_CONDITION] Specifies if the gradients stored previously using SetGradients(H V) must be used or not.
				Affects the computed LOD value, as well as the line of anisotropy.
				0=No (common case)
SAMPLE_LOCATION	2	1	1	1=Yes Specifies sampling position for gradient/LOD correction.
OAM LE_LOCATION	Ĺ	· ·	'	Decentroid of fragment
				1=Center of fragment
LOD_BIAS	2	8:2	7	LOD bias to apply after computing the mipmap and min/mag determination, but before clamping.
UNUSED	2	15:9	7	Signed fixed point w/ 4 bits of fraction (3.4), and ranges from [-44). This value is always summed with all other LOD's. Unused bits.
UNUGED	2	15.9		Unused bits. 0=MUST BE ZERO
OFFSET_X	2	20:16	5	Value added to X component of texel address right before sampling (texel space).
_				Signed fixed point w/ 1 bit of fraction (4.1), and ranges from [-88).
OFFSET_Y	2	25:21	5	Value added to Y component of texel address right before sampling (texel space).
OFFSET_Z	2	30:26	6	Signed fixed point w/1 bit of fraction (4.1), and ranges from [-88).
UFF3E1_Z	- <sup>2</sup>	30:20	5	Value added to Z component of texel address right before sampling (texel space). Controls sample selection for FetchMultiSample (Point Filter). Signed fixed point w/ 1 bit of fraction (4.1), and ranges from [-88).
PRED_CONDITION	2	31	1	Eighe need point wir for or macion (w. r), and range nom (rot.o).

Notes: 1.) The mipmap LOD is computed using 4 components per direction: LOD = ucl\*LODcomp + url\*LODreg + LODinstr + LODconst LODcomp=LOD computed in the texture pipe LODreg=LOD specified in advance using the SefTexLOD LODinst-LOD bias specified in the instruction LODconst=LOD bias specified in the constants ucl=USE\_COMP\_LOD url=USE\_REG\_LOD

ATI Ex. 2067 IPR2023-00922 Page 52 of 448

Tom Frisinger/Jocelyn Houle	_	_	-	R400 Texture Fetch Constant Fields	FetchMultiSample
Name TYPE	Dword 0	Bits 1:0	Size 2	Description Constant type/state. Used by PM4 parser/capture utilities. HW must ignore.	Name TYPE
			-	0=Invalid Constant 1=Invalid Vertex Constant (N/A)	
				2=Valid Texture Constant	
FORMAT COMP X	0	3:2	2	3=Valid Vertex Constant (N/A) Format of source component (X). See Numbers page for details.	FORMAT_COMP_X
	-		_	0=Unsigned 1=Signed	
				2=Unsigned Biased	
FORMAT_COMP_Y	0	5:4	2	3=Unsigned Gamma'd (NUM_FORMAT_ALL should be RF) Format of source component (Y). See Numbers page for details.	FORMAT_COMP_Y
	-		_	0=Unsigned	
				1=Signed 2=Unsigned Biased	
FORMAT_COMP_Z	0	7:6	2	3=Unsigned Gamma'd (NUM_FORMAT_ALL should be RF) Format of source component (Z). See Numbers page for details.	FORMAT COMP Z
	ů	1.0	-	0=Unsigned	
				1=Signed 2=Unsigned Biased	
FORMAT_COMP_W	0	9:8	2	3=Unsigned Gamma'd (NUM_FORMAT_ALL should be RF) Format of source component (W). See Numbers page for details.	FORMAT_COMP_W
	0	5.0	2	0=Unsigned	TORMAT_COMP_W
				1=Signed 2=Unsigned Biased	
	0	12:10	3	3=Unsigned Gamma'd (NUM_FORMAT_ALL should be RF) Clamp mode for first texture coordinate (X)	OLAMD Y
CLAMP_X	U	12:10	3	0=Wrap/Repeat	CLAMP_X
				1=Mirror 2=Clamp to last texel, [01] normalized, [0dimension] unnormalized	
				3=MirrorOnce to last texel, [-11]	
				4=Clamp half way to border color, [01] normalized, [0dimension] unnormalized 5=MirrorOnce half way to border color, [-11]	
				6=Clamp to border color, [01] normalized, [0dimension] unnormalized 7=MirrorOnce to border color, [-11]	
CLAMP_Y	0	15:13	3	Clamp mode for first texture coordinate (Y)	CLAMP_Y
				0=Wrap/Repeat 1=Mirror	
				2=Clamp to last texel, [01] normalized, [0dimension] unnormalized	
				3=MirrorOnce to last texel, [-11] 4=Clamp half way to border color, [01] normalized, [0dimension] unnormalized	
				5=MirrorOnce half way to border color, [-11] 6=Clamp to border color, [01] normalized, [0dimension] unnormalized	
				7=MirrorOnce to border color, [-11]	
CLAMP_Z	0	18:16	3	Clamp mode for first texture coordinate (Z) 0=Wrap/Repeat	MSAA_FILTER_FUNCTION 0=Point Filter
				1=Mirror 2=Clamp to last texel, [01] normalized, [0dimension] unnormalized	1=Box Filter (normal)
				3=MirrorOnce to last texel, [-11]	
				4=Clamp half way to border color, [0.1] normalized, [0dimension] unnormalized 5=MirrorOnce half way to border color, [-11]	
				6=Clamp to border color, [01] normalized, [0dimension] unnormalized	
SIGNED_RF_MODE_ALL	0	19	1	7=MirrorOnce to border color, [-11] Mapping to use when converting source (WZYX) signed RF (and unsigned RF biased) to float. See Numbers page for	SIGNED_RF_MODE_ALL
				details. 0=ZERO CLAMP MINUS ONE	
	_			1=NO_ZERO (see note below about filtering this format) **UNSUPPORTED UNDER XENOS	
DIM	0	21:20	2	Texture dimensionality (transitionnal, see DWORD 5) 0=1D texture	DIM (MSAA_ARRAY)
				1=2D texture 2=3D texture	1=MUST_BE_ONE
				3=CubeMap texture (assumes 2D textures for size determination)	
PITCH	0	30:22	9	Pitch in units of 32 texels.	PITCH (MSAA)
TILED	0	31	1	Tiling Enable	TILED
TILLD	0	51		0=Disabled	(MSAA_TILING)
DATA_FORMAT	1	5:0	6	1=Enabled Texture format. See DATA_FORMAT table. All formats permitted.	1=MUST_BE_ONE RESULT_FORMAT (RB -> TC)
ENDIAN SWAP	1	7:6	2		-See RB ENDIAN SWAP
ENDIAN_SWAP	'	7.0	2	0=ENDIAN_NONE No endian swapping	(MSAA_ENDIAN)
				1=ENDIAN_8IN16 8 bit swap within 16 bit word - 0xAABBCCDD -> 0xBBAADDCC 2=ENDIAN_8IN32 8 bit swap within 32 bit word - 0xAABBCCDD -> 0xDDCCBBAA	
	1	0.0		3=ENDIAN_16IN32 16 bit swap within 32 bit word - 0xAABBCCDD -> 0XCCDDAABB	
REQUEST_SIZE	1	9:8	2	Optimizes read request size. 0=256 bit requests (data in FB typically)	RESULT_NUMBER (RB -> TC) -See RB
				1=512 bit requests (data in AGP/3GIO typically) 2=1024 bit requests (TBD)	
DIM U		10		3=Reserved	
DIM_HI	1	10	1	Bit indicating if 2D maps are stack maps or not. 0=Normal	
NEAREST_CLAMP_POLICY	1	11	1	1=Stack map (DIM must be set to 1=2D) Controls when nearest filtering will sample border color/texels.	NEAREST_CLAMP_POLICY
CONCOLORANT_FOLICI				0=D3D mode - Nearest filtering samples border color/texels depending on clamping mode	
				1=OGL mode - Nearest filtering will never sample border color/texels when using 'Clamp half way to border color' or 'MirrorOnce half way to border color' clamping modes.	
BASE_ADDRESS	1	31:12	20	Starting address for the base map, (4KB aligned, minimum). See Features page for alignment restriction details.	MSAA_BASE -See RB
SIZE	2	31:0	32	Texture size containing all the dimensions. (if OPCODE is Fetch3DNoiseMap, HW assumes 4Kx4Kx4K)	SIZE
				All sizes are expressed as size-1 (0 cannot be expressed). See Features page for size restriction details. 1D: 24 bits for width [23:0]	(MSAA)
				2D: 13 bits for width [12:0], 13 bits for height [25:13]	
				3D: 11 bits for width [10:0], 11 bits for height [21:11], 10 bits for depth [31:22] Cube/Stack: 13 bits for width [12:0], 13 bits for height [25:13], 6 bits for depth [31:26] (Cube needs to set depth of 6)	
NUM_FORMAT_ALL	3	0	1	Indicates if source (WZYX) data is repeating fraction (RF) or integer (INT). See Numbers page for details.	NUM FORMAT ALL
TOWER ALL	5	U		(N is the size of the component in bits derived from DATA_FORMAT and gamma)	ALL COMPATING
				0=RF: a repeating fraction number (0.N) that represents a closed interval, []. 1=INT: an integer number (N.0) that represents a half-open interval, [].	
DST_SEL_X	3	3:1	3	Select what component of SRC to write to the X component of the returning data.	DST_SEL_X
				0=SRC_X 1=SRC_Y	
				2=SRC_Z	
				3=SRC_W 4=0.0f	
	1	l I	1	5=1.0f	

v. 1.80 Tom Frisinger/Jocelyn Houle			-	R400 Texture Fetch Constant Fields	FetchMultiSample
DST_SEL_Y	3	6:4	3	Select what component of SRC to write to the Y component of the returning data. 0=SRC_X 1=SRC_Y 2=SRC_Z	DST_SEL_Y
				2=5N_2 3=SRC_W 4=0.0f 5=1.0f	
DST_SEL_Z	3	9:7	3	Select what component of SRC to write to the Z component of the returning data. 0=SRC_X	DST_SEL_Z
				1=SRC_Y 2=SRC_Z 3=SRC_W 4=0.01	
DST_SEL_W	3	12:10	3	5=1.0f Select what component of SRC to write to the W component of the returning data. 0=SRC_X 1=SRC_Y	DST_SEL_W
				2=SRC_Z 3=SRC_W 4=0.0f	
EXP_ADJUST_ALL	3	18:13	6	5=1.0f Final bias for exponent applied at end of conversion to 32-bit floating point. Signed integer with range [-3232) This is	EXP_ADJUST_ALL
/AG_FILTER	3	20:19	2	always applied to all channels (WZYX). Set to 0 normally. Filter used when texture is magnified	MAG_FILTER
				0=Point 1=Linear 2. Artificar (and supported as D (00)	
/IN_FILTER	3	22:21	2	2=Arbitrary (not supported on R400) Filter_used when texture is minified	MIN_FILTER
				0=Point 1=Linear	
/IP_FILTER	3	24:23	2	2=Arbitrary (not supported on R400) Filter used between mipmap levels	MIP_FILTER
				0=Point 1=Linear	2=MUST_BE_TWO
NISO_FILTER	3	27:25	3	2=BaseMap (None, disregard mipmapping, always use base map, ignores MIN_MIP_LEVEL) Anisotropy Enable	ANISO_FILTER
				0=Disabled 1=Enabled, Max 1 to 1	
				2=Enabled, Max 2 to 1 3=Enabled, Max 4 to 1	
				4-Enabled, Max 8 to 1 5-Enabled, Max 16 to 1	
RBITRARY_FILTER	3	30:28	3	Specifies type of arbitrary filter to use (not supported on R400) O=Filter2x4 Sym	MSAA_NUM_SAMPLES
				1=Filter2x4_Asym	-See PA
				2=Filter4x2_Sym 3=Filter4x2_Asym	
				4=Filter4x4_Sym 5=Filter4x4_Asym	
BORDER_SIZE	3	31	1	Give the border size (0 or 1). This is used for border texels.	BORDER_SIZE 0=MUST_BE_ZERO
OL_MAG_FILTER	4	0	1	Filter used between layers of a volume when doing magnification. 0=Point 1=Linear	MSAA_CLEAR_LO -See RB
/OL_MIN_FILTER	4	1	1	Filter used between layers of a volume when doing minification. 0=Point	
/IN_MIP_LEVEL	4	5:2	4	1=Linear LOD index of the largest mipmap we can use (0 is largest).	
MAX_MIP_LEVEL	4	9:6	4	LOD index of the smallest mipmap we can use (greater than MIN_MIP_LEVEL). HW will use minimum of this value and total number of mipmap levels in mipmap chain.	
/AG_ANISO_WALK	4	10	1	Do anisotropy walk when anisotropy filter is enabled and magnifying. 0=Disabled (1 sample) 1=Enabled	
/IN_ANISO_WALK	4	11	1	Do anisotropy walk when anisotropy filter is enabled and minifying. 0–Disabled (1 sample) 1–Enabled	-
OD_BIAS	4	21:12	10	LOD bias to apply after computing the mipmap and determining min/mag, but before clamping. Signed fixed point w/ 5 bits of fraction (5.5), and ranges from [-1616).	
RAD_EXP_ADJUST_H	4	26:22	5	Exponent adjust applied to the horizontal gradients' exponent. Signed integer, ranges from [-1616).	
GRAD_EXP_ADJUST_V BORDER_COLOR	4 5	31:27 1:0	5 2	Exponent adjust applied to the vertical gradients' exponent. Signed integer, ranges from [-1616]. Border Color. See Border Color page for details.	BORDER_COLOR
				0=ABGR Black 1=ABGR White 2=ACbYCr Black 3=ACbCrY Black	
ORCE_BC_W_TO_MAX	5	2	1	Force W component of border color value to maximum value. This overrides the W value in BORDER_COLOR. See Border Color page for details. 0-Disabled	FORCE_BC_W_TO_MAX
RI_JUICE	5	4:3	2	1=Enabled Tri-linear performance tweaker.	MSAA_FORMAT
				Corresponds to the point below which mip fraction should be clamped to 0, therefore sampling a single map. Tri-linear filtering remains piecewise linear and continuous. 0=0 (normal) 1=1/6 2=1/4	-See RB
NISO_BIAS	5	8:5	4	3=3/8 Anisotropic filtering performance tweaker. The bias is a u1.3 number, range [0, 2). It is subtracted from the computed aniso ratio, yielding a lower number of samples taken. Improves performance while keeping filtering quality better than plain trilinear filtering.	1
DIM	5	10:9	2	Texture improves performance while keeping mening quality better than plain trimear mening. Texture dimensionality. 0=10 texture	MSAA_NUMBER -See RB
				U=10 texture 1=2D texture 2=3D texture 3=CubeMap texture (assumes 2D textures for size determination, special gradient path for proper LOD determination)	-966 KD
	I		<u> </u>	Indicates whether mipmap tail packing is used or not.	4
/IP_PACKING	5	11	1	0=Disabled (every mip level starts at a 4KB boundary)	
MIP_PACKING	5	11 31:12	1 20		MSAA_TILE_BASE -See RB

Notes: 1.) Filtering of signed repeating fractions with SIGNED\_RF\_MODE\_ALL == NO\_ZERO may not produce the correct results because of the implicit bias in this format. This format is really only meant to be used with filtering off. Programmers should only enable filtering if they understand the mathematical implications of doing so. 2.) ARBITRAY\_FILTER is undefined in the constant for FetchMultSample and should be set via instruction. 3.) MAG\_ANISO\_WALK and MIN\_ANISO\_WALK are forced to 1 (enabled) when anisotropy is enabled for FetchMultSample.

ATI Ex. 2067 IPR2023-00922 Page 54 of 448

v. 1.80 Tom Frisinger/Jocelyn Houle				R400 Vertex Fetch Instruction
Name	Dword	Bits	Size	Description
OPCODE	0	4:0	5	Vertex fetch instruction opcodes. 0=FetchVertex
SRC_GPR	0	10:5	6	Specifies the source GPR for index
SRC_GPR_AM	0	11	1	Specifies the SRC_GPR addressing mode.
				0=Logical register addressing
DST_GPR	0	17:12	6	1=Current Loop Index relative register addressing Specifies the destination GPR for the result
DST_GPR_AM	0	17.12	1	Specifies the DST_GPR addressing mode.
	0			0=Logical register addressing
				1=Current Loop Index relative register addressing
ETCH_VALID_ONLY	0	19	1	Specifies if the sequencer can specify an optimized fetch or not.
CONST_INDEX	0	24:20	5	1=MUST_BE_ONE Selects which 192 bit constant holds the vertex base/limit pair.
CONST_INDEX	0	24:20 26:25	5 2	Select which 192 bit constant holds base/limit pair.
	0	20.20	-	0=Low (bits 0-63)
				1=Middle (bits 64-127)
				2=High (bits 128-191)
COUNT_LO	0	29:27	3	Number of DWORDs to "prefetch" for Mega/Mama fetch. [COUNT_HI][COUNT_LO] encode the total count (minus 1).
				Currently, this value cannot be greater than 0x7 on R500. Ignored for vfetches through TC. HW will clamp minimum count to size implied in DATA_FORMAT.
				0=Prefetch 1 DWORD
				1-Prefetch 2 DWORD
SRC_SEL	0	31:30	2	Select which 32bit component in SRC_GPR has index.
				1=GPR_Y 2=GPR_Z
				3=GPR_Z
DST_SEL_X	1	2:0	3	Select what component of SRC to write to the X component of DST_GPR.
				0=SRC_X
				1=SRC_Y
				2=SRC_Z 3=SRC_W
				4=0.0f
				5=1.0f
				7=Mask (keep value in DST_GPR)
DST_SEL_Y	1	5:3	3	Select what component of SRC to write to the Y component of DST_GPR.
				0=SRC_X 1=SRC_Y
				2=SRC_Z
				3=SRC_W
				4=0.0f
				5=1.0f
				 7=Mask (keep value in DST_GPR)
DST_SEL_Z	1	8:6	3	Select what component of SRC to write to the Z component of DST_GPR.
				0=SRC_X
				1=SRC_Y
				2=SRC_Z
				3=SRC_W 4=0.0f
				5=1.0f
		44.0		7=Mask (keep value in DST_GPR)
DST_SEL_W	1	11:9	3	Select what component of SRC to write to the W component of DST_GPR.
				0=SRC_X 1=SRC_Y
				2=SRC_Z
				3=SRC_W
				4=0.0f
				5=1.0f
				 7=Mask (keep value in DST_GPR)
FORMAT_COMP_ALL	1	12	1	Sign of source components (WZYX). See Numbers page for details.
				0=Unsigned
	4	10	4	1=Signed
NUM_FORMAT_ALL	1	13	1	Indicates if source (WZYX) data is repeating fraction (RF) or integer (INT). See Numbers page for details. (N is the size of the component in bits derived from DATA FORMAT)
				0=RF: a repeating fraction number (0.N) that represents a closed interval, [].
				1=INT: an integer number (N.0) that represents a half-open interval, [).
SIGNED_RF_MODE_ALL	1	14	1	Mapping to use when converting source (WZYX) signed repeating fractions to float. See Numbers page for details.
				0=ZERO_CLAMP_MINUS_ONE (D3D)
NDEX ROUND	1	15	1	1=NO_ZERO (OGL) **UNSUPPORTED UNDER XENOS Control for converting index from float to integer.
	'	15		0=Truncate to negative infinity
				1=Round
DATA_FORMAT	1	21:16	6	Vertex format. See DATA_FORMAT table. Only vertex formats permitted.
COUNT_HI	1	23:22	2	Reserved for expansion. See COUNT_LO
EXP_ADJUST_ALL	1	29:24	6	0=MUST_BE_ZERO Final bias for exponent applied at end of conversion to 32-bit floating point. Signed integer with range [-3232) This is alw
LAL _ADJUGT_ALL	1	23.24	0	applied to all channels (WZYX). Set to 0 normally.
FETCH_TYPE	1	30	1	Type of Fetch. Ignored for vfetches through TC.
				0=Mega/Prefetch/Mama fetch (COUNT_* used)
				1=Mini/Non-Prefetch/Baby fetch (COUNT_* ignored)
PRED_SELECT	1	31	1	Indicates to the sequencer if the instruction is predicated or not.

v. 1.80 Tom Frisinger/Jocelyn Houle				R400 Vertex Fetch Instruction
OFFSET_X	2	30:8	23	Which DWORD we want to fetch. Signed integer.
PRED_CONDITION	2	31	1	Indicates to the sequencer what value to use for the predication.
Total	3	96	96	

ATI Ex. 2067 IPR2023-00922 Page 56 of 448

v. 1.80				R400 Vertex Fetch Constant Fields
Tom Frisinger/Jocelyn Houle Name	Dword	Bits	Size	Description
TYPE	0	1:0	2	Constant type/state. Used by PM4 parser/capture utilities. HW must ignore.
TIFE	0	1.0	2	olinvalid Constant
				1=Invalid Vertex Constant
				2=Valid Texture Constant (N/A)
				3-Valid Vertex Constant
BASE ADDRESS	0	31:2	30	Base address (must be DWORD aligned)
ENDIAN SWAP	1	1:0	2	Endian control
	-		_	0=ENDIAN_NONE No endian swapping
				1=ENDIAN 8IN16 8 bit swap within 16 bit word - 0xAABBCCDD -> 0xBBAADDCC
				2=ENDIAN_8IN32 8 bit swap within 32 bit word - 0xAABBCCDD -> 0xDDCCBBAA
				3=ENDIAN_16IN32 16 bit swap within 32 bit word - 0xAABBCCDD -> 0XCCDDAABB
SIZE	1	25:2	24	Size of array in DWORDs.
CLAMP_X	1	26	1	Clamp mode
				0=Clamp to last
				1=Clamp to border color
BORDER_COLOR	1	27	1	Border Color. See Border Color page for details.
				0=ABGR Black
				1=Reserved
REQUEST_SIZE	1	29:28	2	Optimizes read request size.
				0=256 bit requests (data in FB typically)
				1=512 bit requests (data in AGP/3GIO typically)
				2=1024 bit requests (TBD)
		00		3=Reserved
CLAMP_DISABLE	1	30	1	Disable address clamping.
				0=Clamping enabled
UNUSED	1	31	1	1=Clamping disabled Unused bits.
UNUSED	1	51		0=MUST BE ZERO
Total	2	64	64	
IUtai	4	04	04	

Notes: 1.) DWORD fetch address = BASE\_ADDRESS + SRC\_GPR \* STRIDE + OFFSET\_X.

ATI Ex. 2067 IPR2023-00922 Page 57 of 448

	DATA_FORMAT					
Value	DATA_FORMAT	Vertex Format?	Texture Format?	Degammable?	Filterable? (15)	Cycles Multiplier
0	FMT_1_REVERSE (X)*	No	Yes	No	Yes	x1
1	FMT_1 (X)*	No	Yes	No	Yes	x1
2	FMT_8 (X)*	No	Yes	Yes	Yes	x1
3	FMT_1_5_5_5 (WZYX)*	No	Yes	Yes	Yes	x1
4	FMT_5_6_5 (ZYX)*	No	Yes	Yes	Yes	x1
5	FMT_6_5_5 (ZYX)	No	Yes	Yes	Yes	x1
6	FMT_8_8_8_8 (WZYX)*	Yes	Yes	Yes	Yes	x1
7	FMT_2_10_10_10 (WZYX)	Yes	Yes	No	No	x1
8	FMT_8_A (X) (duplicate format, see 2)*					
9	FMT_8_B (X) (duplicate format, see 2)*					
10	FMT_8_8 (YX)	No	Yes	Yes	Yes	x1
11	FMT_Cr_Y1_Cb_Y0_REP (Z=Cb, Y=Y, X=Cr) (Packed 422)*	No	Yes	No	Yes	x1
12	FMT_Y1_Cr_Y0_Cb_REP (Z=Cb, Y=Y, X=Cr) (Packed 422)*	No	Yes	No	Yes	x1
13	RESERVED					
14	FMT_8_8_8_8_A (WZYX) (duplicate format, see 6)*					
15	FMT_4_4_4 (WZYX)*	No	Yes	Yes	Yes	x1
16	FMT_10_11_11 (ZYX)	Yes	Yes	No	No	x1
17	FMT_11_11_10 (ZYX)	Yes	Yes	No	No	x1
18	FMT_DXT1 (WZYX)	No	Yes	Yes	Yes	x1
19	FMT_DXT2_3 (WZYX)	No	Yes	Yes	Yes	x1
20	FMT_DXT4_5 (WZYX)	No	Yes	Yes	Yes	x1
21	RESERVED					
22	FMT_24_8 (X) (depth/stencil format)	No	Yes	No	Yes (14)	x1
23	FMT 24 8 FLOAT (X) (depth/stencil format)	No	Yes	No	No (14)	x1
24	FMT 16 (X)	No	Yes	No	Yes	x1
25	FMT_16_16 (YX)	Yes	Yes	No	Yes	x1
26	FMT_16_16_16_0(WZYX)	Yes	Yes	No	Yes	x2
27	FMT_16_EXPAND (X)	No	Yes	No	Yes	x1
28	FMT 16 16 EXPAND (YX)	No	Yes	No	Yes	x2
29	FMT 16 16 16 EXPAND (WZYX)	No	Yes	No	Yes	x4
30	FMT 16 FLOAT (X)	No	Yes	No	No	x1
31	FMT_16_16_FLOAT (YX)	Yes	Yes	No	No	x1
32	FMT_16_16_16_16_FLOAT (WZYX)	Yes	Yes	No	No	x2
33	FMT 32 (X)	Yes	Yes	No	Yes	x1
34	FMT_32_32 (YX)	Yes	Yes	No	Yes	x2
35	FMT_32_32_32_32 (WZYX)	Yes	Yes	No	Yes	x4
36	FMT_32_FLOAT (X)	Yes	Yes	No	No	x1
37	FMT 32 32 FLOAT (YX)	Yes	Yes	No	No	x2
38	FMT_32_32_32_32_FLOAT (WZYX)	Yes	Yes	No	No	x4
39	FMT_32_AS_8 (X)	No	Yes	Yes	Yes	x1
40	FMT 32 AS 8 8 (X)	No	Yes	Yes	Yes	x1
41	FMT_16_MPEG (X)	No	Yes	No	Yes	x1
42	FMT_16_16_MPEG (YX)	No	Yes	No	Yes	x1
43	FMT_8_INTERLACED (X)	No	Yes	Yes	Yes	x1
44	FMT_32_AS_8_INTERLACED (X)	No	Yes	Yes	Yes	x1
45	FMT_32_AS_8_8_INTERLACED (X)	No	Yes	Yes	Yes	x1
46	FMT_16_INTERLACED (X)	No	Yes	No	Yes	x1
40	FMT_16_INTERLACED (X)	No	Yes	No	Yes	x1
48	FMT_16_16_MPEG_INTERLACED (X)	No	Yes	No	Yes	x1
40	FMT_DXN (YX)	No	Yes	Yes	Yes	x1
50	FMT_DAN (FX) FMT_8_8_8_8_AS_16_16_16_16 (WZYX)	No	Yes	Yes	Yes	x1 x2
50	FMT_0_0_0_0_AS_10_10_10(W21X)	No	Yes	Yes	Yes	x2 x2
52	FMT_DXT2_3_AS_16_16_16_16 (WZYX)	No	Yes	Yes	Yes	x2 x2
53	FMT_DX12_3_AS_16_16_16 (W21X)	No	Yes	Yes	Yes	x2 x2
54	FMT_DA14_5_AS_16_16_16 (WZTA) FMT 2 10 10 10 AS 16 16 16 16 (WZYA)	No	Yes	Yes	Yes	x2 x2
55	FMT_2_10_10_10_AS_16_16_16 (W2YX) FMT_10_11_11_AS_16_16_16_16 (ZYX)	No	Yes	No	Yes	x2 x2
56	FMT_11_11_10_AS_16_16_16_16 (ZYX)	No	Yes	No	Yes	x2
57	FMT_32_32_32_FLOAT (ZYX)	Yes	No	No	No	x3
58	FMT_DXT3A (X)	No	Yes	Yes	Yes	x1
59	FMT_DXT5A (X)	No	Yes	Yes	Yes	x1
60	FMT_CTX1 (YX)	No	Yes	Yes	Yes	x1
61	FMT_DXT3A_AS_1_1_1 (WZYX)	No	Yes	No	Yes	x1
63	RESERVED (Not for use)	N/A	N/A	N/A	N/A	N/A

Notes:

1,1 \*s in DATA\_FORMAT indicates formats in specific locations for 2D compatibility and should not be moved. 2) FMT\_1\_REVERSE is same format as FMT\_1 but with bit order within a byte swapped. 3) Texture data is expanded going into the L2 cache.

4.) Vertex data is not expanded going into the L2 cache. Expansion/conversion is done on way to GPRs.
5.) Use DST\_SEL\_n in instruction or constant to modify routes from those shown above.
6.) Compressed Texture Formats

Uncompressed to L2 cache using standard fixed decompression algorithm. From the L2 cache POV the components are stored as unsigned RF [0..1]. TP will still do number format conversion on these formats. Software will typically/may want to program the following conversions:

TP will still do number format conversion on these formats. Software will typically/may want to program the following conversions: FMT\_DXT1, FMT\_DXT2, FMT\_DXT4 = 0 = unsigned RF [0..1] FMT\_DXT3A = unsigned RF [0..1] (FVI, this format aka u4) FMT\_DXT3A = unsigned RF [0..1] (FVI, this format aka u4) FMT\_DXT3A = unsigned RF [0..1] (FVI, this format aka BXT3) FMT

10.) Interlaced formats: Z=0.0f for even, Z=1.0f for odd.
 11.) FMT\_24\_8\* formats: only fetches the 24b, in either fixed or floating point format.

FMT\_24\_8 should be set to unsigned RF to match what the RB represents. FMT\_24\_8\_FLOAT will get automatically converted to the [0, 1] range. In order to read the stendi bits, a separate constant must be used, using FMT\_8\_8\_8\_8 and reading the X channel only.

In order to feed the sterict bits, a separate constant must be used, using FMI\_\_6\_6\_6 and reading the A channel 12) FMT\_Cry1\_CbY0\_\* and FMT\_Y1\_Cry1\_Cb\_\* have 8 bit components. 13) DATA\_FORMATs with fixed numbers formats. That is, they are hardcoded as indicated below and thus ignore "32\_FLOAT = 32 bit IEEE float, sEBM23, used directly without conversion "16\_FLOAT = sESM10, expanded to 32\_FLOAT on way to GPR FMT\_24\_8 = 24 bit unsigned RF [0.1], 8 bits dropped

TMT\_cet\_o = c+ of unisqued ret [0, 1], o bus dropped FMT\_cet\_8\_FLOAT = unsigned E4M20, expanded to 32\_FLOAT on way to GPR and 8 bits dropped \*16\_EXPAND = FLOAT\_i6 clamped and converted to signed fixed point 16.16 [-32K...32K). This permits filtering for 16 bit floating point components. \*16\_MPEG\* = (16 bit signed integer, clamp to [-256...255] before filtering)

14] FMT\_24, B\_FLOAT will gonce filtering for 24 bit floating point depth. Filtering will be honored for unsigned integer stencil.
 15.] Unfiltered formats only support Point as filter types (min/mag/mip), with anisotropy disabled. Results are otherwise undefined, but HW is not permitted to crash.
 16.] FMT\_DXT3A\_AS\_1\_1\_1 is akin to DXT3A in the sense it is 4x4 elements of 4b each. The difference is every bit represents a different channel.

ATI Ex. 2067 IPR2023-00922 Page 58 of 448

### R400 Numbers

ed to Float Conversion

## float Tf; // floating point output unsigned int N; // size of component in bits

unsigned integer // Range: [0..(1 << N)) unsigned int Ti; Tf = (float)Ti; // ex. N=8 -> 0=0.0, 255=255.0

 signed integer

 // Range: [-(1 << (N-1))..(1 << (N-1)))</td>

 signed int T;

 T = (float)T;

 // w.N=8 > -128=-128.0, 127=127.0

 // it's expected the HW implementation will invert the high

 // order bit and treat result as an unsigned integer biased

 $\label{eq:ansatz} \begin{array}{l} \text{unsigned integer blasec} \\ // Range: [-(1 << (N-1))..(1 << (N-1))) \\ \text{unsigned int Ti;} \\ \text{Ti = (float)}^T = (float)^T : -(float)(1 << (N-1)); \\ // ex. N=8 -> 0{=}-128.0, 128{=}0.0, 255{=}127.0 \end{array}$ 

unsigned integer gamma'd // degamma ignored, same as unsigned integer // Range: [0..(1 << N)) unsigned int Ti; Tf = (float)Ti; // ex. N=8 -> 0=0.0, 255=255.0

unsigned RF // Range: [0..1] unsigned int Ti;

Tf = (float)Ti / (float)((1 << N) - 1); // ex. N=8 -> 0=0.0, 255=1.0

signed RF (ZCMO - ZERO\_CLAMP\_MINUS\_ONE) // Range: [-1..1] signed int Ti;  $\begin{array}{l} \text{signed unt } i, \\ TI = (Ti = -(1 << (N-1)))? - 1.0f: (float)Ti / (float)((1 << (N-1)) - 1); \\ // ex. N=8 \rightarrow 128 = -1.0, -127 = -1.0, 0 = 0.0, 127 = 1.0 \\ // it's expected the HW implementation will invert the high \\ // order bit and treat result as an unsigned RF biased (ZCMO) \\ \end{array}$ 

signed RF (NZ - NO\_ZERO) // Range: [-1..1] signed int Ti; TT = (float)(2'Ti + 1) / (float)((1 << N) - 1); // ex. N=8 -> -128=-1.0, 0=1/255.0, 127=1.0 // it's expected the HW implementation will invert the high // order bit and treat result as an unsigned RF biased (NZ)

### unsigned RF biased (ZCMO - ZERO\_CLAMP\_MINUS\_ONE

// ex. N=8 -> 0=-1.0, 1=-1.0, 128=0.0, 255=1.0

unsigned RF biased (NZ - NO\_ZERO; // Range: [-1..1] unsigned int Ti; Tf = ((float)Ti / (float)((1 << N) - 1)) \* 2.0f - 1.0f; // ex. N=8 -> 0=-1.0, 128=1/255.0, 255=1.0

### unsigned RF gamma'd

// Range: [0..1] unsigned int Ti; Tf = UndoGamma((float)Ti / (float)((1 << N) - 1)); // ex. N=8 -> 0=0.0, 255=1.0

// It is expected that the HW implementation will appromiate this function with a LUT // Any implementation should return 0 for 0 and 1 for 1 float UndoGamma( float c )

if( c <= 0.03928 ) { return (c / 12.92); else return pow( (c + 0.055)/1.055, 2.4 ); }

}

example: N=4

example: N=4												
decimal	hex	binary	unsigned INT	signed INT	unsigned INT biased	unsigned INT gamma'd	unsigned RF	signed RF (ZCMO)	signed RF (NZ)	unsigned RF biased (ZCMO)	unsigned RF biased (NZ)	unsigned RF gamma'd
0	0	0000	0	0	-8	0	0	0	1/15	-1	-1	UndoGamma(0)
1	1	0001	1	1	-7	1	1/15	1/7	3/15	-1	-13/15	UndoGamma(1/15)
2	2	0010	2	2	-6	2	2/15	2/7	5/15	-6/7	-11/15	UndoGamma(2/15)
3	3	0011	3	3	-5	3	3/15	3/7	7/15	-5/7	-9/15	UndoGamma(3/15)
4	4	0100	4	4	-4	4	4/15	4/7	9/15	-4/7	-7/15	UndoGamma(4/15)
5	5	0101	5	5	-3	5	5/15	5/7	11/15	-3/7	-5/15	UndoGamma(5/15)
6	6	0110	6	6	-2	6	6/15	6/7	13/15	-2/7	-3/15	UndoGamma(6/15)
7	7	0111	7	7	-1	7	7/15	1	1	-1/7	-1/15	UndoGamma(7/15)
8	8	1000	8	-8	0	8	8/15	-1	-1	0	1/15	UndoGamma(8/15)
9	9	1001	9	-7	1	9	9/15	-1	-13/15	1/7	3/15	UndoGamma(9/15)
10	Α	1010	10	-6	2	10	10/15	-6/7	-11/15	2/7	5/15	UndoGamma(10/15)
11	В	1011	11	-5	3	11	11/15	-5/7	-9/15	3/7	7/15	UndoGamma(11/15)
12	С	1100	12	-4	4	12	12/15	-4/7	-7/15	4/7	9/15	UndoGamma(12/15)
13	D	1101	13	-3	5	13	13/15	-3/7	-5/15	5/7	11/15	UndoGamma(13/15)
14	E	1110	14	-2	6	14	14/15	-2/7	-3/15	6/7	13/15	UndoGamma(14/15)
15	F	1111	15	-1	7	15	1	-1/7	-1/15	1	1	UndoGamma(1)
range			[016)	[-88)	[-88)	[016)	[01]	[-11]	[-11]	[-11]	[-11]	[01]

ATI Ex. 2067 IPR2023-00922 Page 59 of 448

## **R400 Border Color**

	ABGR Black	ABGR White	ACbYCr Black	ACbCrY Black	FORCE_BC_W_TO_MAX
unsigned / unsigned gamma'd	WZYX = (0)	WZYX = (1)	W=(0), Z=1(0), Y=0001(0), X=1(0)	W=(0), Z=1(0), Y=1(0), X=0001(0)	W=(1)
signed / unsigned biased / 16_EXPAND	WZYX = (0)	WZYX = 0(1)	WZYX = (0)	WZYX = (0)	W=0(1)
16_MPEG	WZYX = (0)	WZYX = (0)11111111	WZYX = (0)	WZYX = (0)	W=(0)11111111
_FLOAT	WZYX = 0.0f	WZYX = 1.0f	WZYX = 0.0f	WZYX = 0.0f	W=1.0f

Notes:

1.) The above values indicate the values used by the filter for border texels. Debias, gamma correction and MPEG clamping have already been applied.

2.) ()'s indicate a repeating value.

3.) There is no filtering of floating point values.

4.) Because certain number attributes like signed and unsigned are selectable per component, the border color used for each componet will be selected appropriately.

### R400 Features, Functionality, Caveats, Restrictions and Notes

### General Notes:

1.) all specified as big endian (WZYX, W in high channel). WZYX is interchangable with ABGR. Anything not explicitly defined, returned, or otherwise should be assumed to be undefined/garbage from a software perspective. In reality, the hardware may have well defined behavior for power or simplicity reasons (see HW specs), but software should avoid relying on it.

2.) all signed fixed point numbers are considered to be 2's complement

### R400 Basics

1.) Macro tile on r400 = 32x32 pixels

2.) L2 texture cache is 32 Kbytes on R400

Maximum Texture Sizes				
	w/o border, normalized	w/ border, normalized	w/o border, unnormalized	w/ border, unnormalized
1D	8K	8K-2	16M	16M-2
2D	8Kx8K	(8K-2)x(8K-2)	8Kx8K	(8K-2)x(8K-2)
3D (<=64 bit texels)	2Kx2Kx1K	2Kx2Kx1K	2Kx2Kx1K	2Kx2Kx1K
3D (128 bit texels)	2Kx2Kx1K	2Kx2Kx(1K-2)	2Kx2Kx1K	2Kx2Kx(1K-2)
Cube	8Kx8K	(8K-2)x(8K-2)	8Kx8K	(8K-2)x(8K-2)
Stack	8Kx8Kx64	(8K-2)x(8K-2)x64	8Kx8Kx64	(8K-2)x(8K-2)x64
Noise (not supported on r400)	4Kx4Kx4K	N/A	4Kx4Kx4K	N/A

Addressing Support		
	Normalized	Unnormalized
Wrap	Yes	Treat coord as normalized
Mirror	Yes	Treat coord as normalized
Clamp to last texel	Yes	Yes
MirrorOnce to last texel	Yes	Treat coord as normalized
Clamp half way to border color	Yes	Yes
MirrorOnce half way to border color	Yes	Treat coord as normalized
Clamp to border color	Yes	Yes
MirrorOnce to border color	Yes	Treat coord as normalized
Mipmapping	Yes	No

NP2 Texture Support		
	Basemap	Mipmaps
Padding	Next tile (32 texels)	Next power of 2
Wrap	Yes	Yes
Mirror	Yes	Yes
Clamp to last texel	Yes	Yes
MirrorOnce to last texel	Yes	Yes
Clamp half way to border color	Yes	Yes
MirrorOnce half way to border color	Yes	Yes
Clamp to border color	Yes	Yes
MirrorOnce to border color	Yes	Yes

### Notes:

1.) Textures with borders do not have the border size included in the width/height/depth. This is determined by the BORDER\_SIZE field. Eg. A 1024x1024 texture with a border would have width=1024 and height=1024 with BORDER\_SIZE=1. However, the padding and alignment constraints are that of a NP2 texture of 1026x1026 dimensions.

2.) NP2 mipmaps are floored in size. A texture with a 51x51 base map would have a mipmap chain of sizes 25x25, 12x12, 6x6, 3x3, 1x1.

Alignment Constraints (minimum)			
	1D texture	2D/3D texture	Vertex
Local/Video tiled	4K bytes	4K bytes	4 bytes
System/AGP tiled	4K bytes	4K bytes	4 bytes
Local/Video linear	4K bytes	4K bytes	4 bytes
System/AGP linear	4K bytes	4K bytes	4 bytes

Notes:

1.) 2D/3D texturing from linear surfaces may incur a large performance penalty.

2.) 1D tiled and linear formats are the same.

3.) Data of different formats cannot occupy the same 4k block of memory.

Anisotropic Filtering Support			
	1D texture	2D texture	3D texture
Point	Yes	Yes	No
Linear	Yes	Yes	No
Filter2x4_Sym	Yes	Yes	No
Filter2x4_Asym	Yes	Yes	No
Filter4x2_Sym	Yes	Yes	No
Filter4x2_Asym	Yes	Yes	No
Filter4x4_Sym	Yes	Yes	No
Filter4x4_Asym	Yes	Yes	No

Notes:

1.) If anisotropy in enabled on 3D textures, it only happens on the X and Y dimension (we don't sample more than 2 layers in Z)

## **R400 Open Questions**

1.) Do we need to support the SGN\_NORM\_ZERO mode for vertex data? Status: **Closed**. In the 1/2/2 and 1/9/2 meetings with MS they agreed with us and signed normalized vertex data will map the the same way as signed textures. Answer: No. Need to make sure this ends up in refrast.

2.) Do we need a bit saying if texture/vertex is in local or system memory, or can it be devined from the base address? Status: Closed.
Answer: The TC/MH will be able to determine this. The as specified tiling bit will be all that is needed.

Answei. The Tohmin will be able to determine this. The as specified tilling bit will be all that is h

3.) Do we need to support FMT\_4? Status: Closed. Will only support if absolutely necessary for ClearType Answer: No. ClearType will not be using this format.

4.) Do we need to support FMT\_4\_4?
Status: Closed.
Answer: No. Multimedia has signed off on this. It's believed that FMT\_8 with EXP\_ADJUST can be used to emulate it when necessary.

5.) Do we need to support FMT\_3\_3\_2?Status: Closed.Answer: No. No group seems to need this anymore.

6.) How are we going to support D3D source ColorKey?
 Status: Closed
 Answer: To be handled by software with shader assisted filtering if necessary.

7.) Will shadow and depth fetches with border color work correctly? Do they have too? Status: **Closed**.

Answer: Yes mostly and Yes. No problem with depth textures. HW "zero" and "one" will work as expected. Shadows are a little different since the border color will be considered a post shadow compare value instead of a z value. With a bit of driver fiddling, almost every case can be made to work for zero and one. It's expected that the edge cases can be ignored, but if absolutely necessary the non HW border color shader could can be used. Further documentation on this is coming.

8.) Do we support NP2 textures with borders? Status: Closed. Answer: Yes, see table on Features page.

9.) Do we include the border in texture size? Status: Closed. Answer: No, see table on features page.

10.) We can only support up to 8k texture sizes. This means that we can't support an 8k texture with a border. Is this a problem?Status: Closed.Answer: No, this is a reasonable limitation.

**11.)** We allow the basemap and mipmap chains to be in different memories (local/system). However, we only have one select for tiled and endian which places some restrictions. Is this acceptable? Note that question 2.) may impact this. Status: **Closed**.

Answer: They must be the same.

12.) The packed pixels extensions allows for textures of format 5\_5\_5\_1 and 10\_10\_10\_2. Do we want to support these?
Status: Closed.
Answer: This is really only an issue for OGL. The OGL driver will do a bit rotation to get into 1\_5\_5\_5 or 2\_10\_10\_10 format and use DST\_SEL to route RGB appropriately.

**13.)** Do we want to remove the FetchCubeMap opcode and add CubeMap to the DIM field? Sataus: **Closed**.

Answer: Yes. This is more consistent with the APIs and is necessary to support generic border color on a cubemap since we can't do a fetchcube and fetchwhite at the same time.

ATI Ex. 2067 IPR2023-00922 Page 62 of 448

	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	13 March, 2001	[date \@ "d MMMM,	Version 0.26	1 of 123
		AUTHORS: John Carey		
	ISSUE TO		COPY NO.	
	Spe	cification of	of the	
	-			
	command	Processor .	Architecture	
		Crayola		
		Crayota		
		ENT CONTAINS		
INFORM	ATION THAT CO	<b>OULD BE SUBST</b> A	ANTIALLY DETRIME	INTAL
ТО Т	<b>THE INTEREST C</b>	<b>FATI TECHNOL</b>	OGIES INC. THROUG	GH
	UNAUTHO	<b>RIZED USE OR D</b>	ISCLOSURE.	
		APPROVALS		
	Name/Dept		Signature/Date	
Remarks:				
			es an unpublished work created in 2001. The use ight notice is not an admission that publication I	
work contains confider		e secrets of ATI. No part of this docume	ent may be used, reproduced, or transmitted in a	
l line prio		,		

CP Spec CRAYOLA.doc-171521 Bytes \*\*\* O ATI Confidential. Reference Copyright Notice on Cover Page O \*\*\*

ATI Ex. 2067 IPR2023-00922 Page 63 of 448


	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAG
AU	13 March, 2001		CP Spec: Version 0.26	2 of 1
		1. Table of Conter	nts	
. TABLE	OF CONTENTS			2
. TABLE	OF FIGURES			
6. REVISI	UN HISTORY	•••••••••••••••••••••••••••••••••••••••		0
. OPEN IS	SSUES / ITEMS TO COMPL	ETE (UPDATED: 05-10-200	2)	
. OVERV	IEW			9
5.1 Ass	UMPTIONS			9
5.2 ITEN	ADDED TO CP DESIGN FOR C	RAYOLA		9
5.4.1				
5.4.2				
5.4.3	Analysis for Outstanding Requ	iests To Cover AGP Latency (U	<i>Jpdated: 03-13-2003)</i>	
5. HOST P	ROGRAMMING MODEL D	ESCRIPTIONS		
6.1 PUL	l Model			
6.2 RING	G BUFFER MANAGEMENT			
6.3 IND	RECT BUFFER MANAGEMENT			14
6.4 DAT	TA COHERENCY MANAGEMENT .			15
6.4.1				
6.4.2			۱	
6.4.3			.05-2002)	
6.5.1				
6.5.2				
6.5.3				
6.5.4				
6.5.5 6.5.6				
6.5.7				
6.5.8				
6.5.9				
6.5.10				
6.6.1				
6.6.2			03)	
6.6.3	Type-3 Fetched State (Updated	d: 01-30-2002)		
6.6.4				
6.6.5				
6.6.6				
6.6.7			( 2002)	
6.6.8			4-2003)	
			5-29-2002)	
			5-29-2002)	
			OR (UPDATED: 10-03-2002)	
			02)	
			ED (UPDATED: 05-08-2002)	

CP Spec CRAYOLA.doc-171521 Bytes \*\*\* O ATI Confidential. Reference Copyright Notice on Cover Page O \*\*\*

13 March, 2001         I TIME '8' '4 MMMM,         CP Spec: Version 0.26         3 of 12           7.         REGISTER DESCRIPTIONS.         32           7.1         RENG BITTER CONTROL REGISTER (UPDATED: 09-25-2602).         32           7.3         RENG BITTER ARE REGISTER.         33           7.4         RENG BITTER ARE REGISTER.         33           7.4         RENG BITTER ARE REGISTER.         33           7.4         RENG BITTER ARE REFORM ADORESS REGISTER.         33           7.4         RENG BITTER ARE REFORM REGISTER.         33           7.5         RENG BITTER ARE REFORM REGISTER.         33           7.6         RENGE BITTER ARE REFORM REGISTER.         34           7.10         RENGE BITTER ARE REFORM REGISTER.         34           7.10         RENGE BITTER ARE REFORM REGISTER.         34           7.10         RENGE BITTER ARE REGISTER.         34           7.10         RENGE BITTER ARE REGISTER (UPDATED 04-12-2002).         35           7.11         STATE AND REGISTER (UPDATED 04-12-2002).         35           7.12         MICKIO ESOING REGISTER (UPDATED 04-12-2002).         36           7.13         MICKIO ESOING REGISTER (UPDATED 05-02-2002).         36           7.14         MICKIO ESOING REGISTER (UPDATED 05-02-2002)		ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
7.       REGISTER DESCRIPTIONS	$\mathcal{O}$	13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	3 of 123
7.1       RING BUTTER CONTROL REGISTER (UPDATED: 09-25-2002)       32         7.2       RING BUTTER RTR RENERT ADDRESS REGISTER       33         7.3       RING BUTTER RTR REPORT ADDRESS REGISTER       33         7.4       RING BUTTER RTR REPORT ADDRESS REGISTER       33         7.5       WATTAME RUG BUTTER REPORT TOR REGISTER       33         7.6       RING BUTTER CONTER REPORT TOR       34         7.7       RING BUTTER CONTER REPORT TOR       34         7.8       NUMERCT BUTTER & CONTROL REGISTERS       34         7.10       REAL-TIME STREAM FETCHER CONTROL REGISTERS (UPDATED: 09-15-2002)       35         7.11       STATU QUULE CONTROL REGISTERS (UPDATED: 09-15-2002)       35         7.12       MICRO BORDS QUILT CONTROL REGISTERS (UPDATED: 00-10-2002)       36         7.14       NON-REAL-TIME MICRO EXGRET COMMAD STORE/CACHE CONTROL REGISTERS       40         7.16       MICRO BORDS QUILT CONTROL REGISTERS (UPDATED: 00-2020)       41         7.17       PENCIBANZATION REGISTERS (UPDATED: 00-15-2002)       41         7.16       MICRO EXGRET REGISTERS (UPDATED: 00-2020)       41         7.17       PENCIBANZATION REGISTERS (UPDATED: 01-20202)       41         7.18       STATUSTICENTROLINGTERS (UPDATED: 01-20203)       52         7.21       STA	7. RE	GISTER DESCRIPTIONS			
7.2       RNG DUPTRE BASE RUGSTER.       33         7.3       RNG BUPTRE RYTE REPORT ADDRESS REGISTER.       33         7.4       RNG BUPTRE RYTE RUPTE ROBINE RUGSTER.       33         7.5       WATTABLE RNG DUPTRE RUGSTER.       33         7.6       RNG BUPTRE WITE PORTURE RUGSTER.       34         7.7       RNG BUPTRE COMPRENCY CONTOOL.       34         7.8       RNG DUPTRE #1 CONTROL REGISTERS.       34         7.10       REAL-TIME STREAM FORTOR RUGSTERS.       34         7.11       STATE QUELE CONTROL REGISTERS (UPDATED 09-13-2002).       35         7.12       MERGE DUPTRE #2 CONTROL RUGSTERS (UPDATED 10-20-2003).       36         7.13       MERGE DURING CONTROL RUGSTERS (UPDATED 10-07-2003).       36         7.14       NUCKE DURING CONTROL RUGSTERS (UPDATED 10-07-2003).       36         7.15       REAL-TIME MICRO DURING CONTROL RUGSTERS (UPDATED 10-07-2003).       36         7.16       MECIE DURING DURING CONTROL RUGSTERS (UPDATED 10-07-2003).       36         7.16       MECIE DURING DURING DURING DURING CONSTRUCTION RUGSTERS       37         7.16       MECIE DURING DURING DURING DURING DURING DURING CONSTRUERS (UPDATED 0-01-2003).       32         7.21       STATE MAIACENERS (UPDATED 0-01-2003).       32         7.22       CONTANA M					
7.4       RNO BUTHER RPT RUGON DELOND REGISTER       33         7.5       WRTADLE RNO BUTHER WITE PONTER REGISTER       33         7.6       RING BUTHER WITE PONTER REGISTER       33         7.7       RING BUTHER COTERENCY CONTROL       34         7.8       NUMEET BUTTER #2 CONTROL REGISTERS       34         7.9       INDERCT BUTTER #2 CONTROL REGISTERS       34         7.1       RIALTIME STREAM FETCHER CONTROL REGISTERS       34         7.1       NUMEET BUTTER #2 CONTROL REGISTERS (UPDATED: 0+0-72003)       36         7.1       NUCE ECONTROL REGISTERS (UPDATED: 0+0-72003)       36         7.1       NUCE ECONTROL REGISTERS (UPDATED: 0+0-72003)       36         7.1       NUCE ECONTROL REGISTERS (UPDATED: 10-22002)       38         7.16       MEGO ENGINE COMMAND STORE/CACHE CONTROL REGISTERS       40         7.16       MEGO ENGINE COMMAND STORE/CACHE CONTROL REGISTERS       40         7.16       MEGO ENGINE GUTDATED: 0+1-2003)       41         7.10       STATE MEGO ENGINE (UPDATED: 0+1-2003)       41         7.10       STATE MEGNERS (UPDATED: 0+1-2003)       52         7.11       STATE MEGNERS (UPDATED: 0+1-2003)       52         7.12       STATE MEGNERS (UPDATED: 0+1-2002)       52         7.21	7.2	RING BUFFER BASE REGISTER	· · · · · · · · · · · · · · · · · · ·		
7.5       WRTABLE RNG BUPTER RPTR REGISTER       33         7.6       RNG BUPTER WITE PONTER REGISTER       33         7.7       RNG BUPTER WITER CONTROL REGISTERS       34         7.9       INDRECT BUPTER 21 CONTROL REGISTERS       34         7.0       RNETE BUPTER 21 CONTROL REGISTERS       34         7.10       RNAL-TIME STREAM FETCIER CONTROL REGISTERS       34         7.11       STATE QUELT CONTROL REGISTERS (UPDATED: 0-91-2002).       35         7.12       MICRO ENDRE QUELT CONTROL REGISTERS (UPDATED: 0-10-72003).       36         7.13       MICRO ENDRE QUELT CONTROL REGISTERS (UPDATED: 12-02-2002).       38         7.14       NON-REAL-TIME MICRO ENDRE CONTROL AND STORE/CAELE CONTROL REGISTERS.       40         7.14       NON-REAL-TIME MICRO ENDRIF COMMAD STORE/CAELE CONTROL REGISTERS.       40         7.16       MISCELLANEOLS REGISTERS (UPDATED: 10-29-2002).       41         7.17       PRENOMANCE MONITORING REGISTERS (UPDATED: 10-29-2002).       42         7.18       STATEM MANGBARMER REGISTERS (UPDATED: 10-29-2002).       41         7.10       PRIT MEMAGRAMER REGISTERS (UPDATED: 10-29-2002).       51         7.14       TYTE MANGARMERIN REGISTERS (UPDATED: 10-29-2002).       51         7.12       STATEM MITR GOSTERS (UPDATED: 03-12-2002).       51	7.3	RING BUFFER RPTR REPORT ADDR	ESS REGISTER		
7.6       RNO BUTHE WITH POINTER REGISTER.       33         7.7       RNO BUTHER CONTROL.       34         7.8       NUMBERT BUTTER #2 CONTROL REGISTERS.       34         7.10       REAL-TIME STERA METCIER CONTROL REGISTERS.       34         7.11       STAAT TME STERA METCIER CONTROL REGISTERS (UPDATED: 04-13-2002).       35         7.12       MICRO ENGRE QUELE CONTROL ARGISTERS (UPDATED: 04-72003).       36         7.13       MICRO ENGRE QUELE CONTROL AND STATUS (UPDATED: 12-02-2002).       38         7.14       NOR-REAL-TIME MICRO ENGRIE (COMMAND STORPL/CACHE CONTROL REGISTERS.       30         7.15       REAL-TIME MICRO ENGRIE COMMAND STORPL/CACHE CONTROL REGISTERS.       40         7.16       MISCELLANEOR REGISTERS (UPDATED: 10-22-0201).       41         7.17       PERFORMANCE MONTFORM REGISTERS (UPDATED: 10-22-0201).       42         7.18       STATE MANAGEMENT REGISTERS (UPDATED: 04-04-2003)       42         7.19       STATE MANAGEMENT REGISTERS (UPDATED: 09-13-2002).       52         7.20       COMMAND STORTER (UPDATED: 09-13-2002).       52         7.21       STATE MANAGEMENT REGISTERS (UPDATED: 09-12-003).       54         7.22       COSTATUS (REGISTERS (UPDATED: 09-12-2002).       52         7.22       COSTATUS (REGISTERS (UPDATED: 09-2022).       52 <td>7.4</td> <td>RING BUFFER RPTR (FOR POLLING)</td> <td>) Register</td> <td></td> <td></td>	7.4	RING BUFFER RPTR (FOR POLLING)	) Register		
77       RING BURFER COHERENCY CONTROL       34         78       INDIRECT BURFER #1 CONTROL REGISTERS       34         79       INDIRECT BURFER #2 CONTROL REGISTERS       34         710       REAL-TIME STREAM FETCHER CONTROL REGISTERS       35         711       STATE QUEFE CONTROL REGISTERS (UPDATED: 09-15-2002)       35         712       MICRO ENGINE QUEUE CONTROL REGISTERS (UPDATED: 09-12-0202)       38         713       MICRO ENGINE CONTROL ARGISTERS (UPDATED: 12-02-2002)       38         714       NON-REAL-TIME MICRO ENGINE COMMAND STORE/CACHE CONTROL REGISTERS.       40         716       MISCELLANGOUS REGISTERS (UPDATED: 06-04-2003)       41         717       PERFORMANCE MONTORING REGISTERS (UPDATED: 10-22-0202)       42         718       STATE MANAGEMEENT REGISTERS (UPDATED: 09-12-002)       44         720       COMMAND DEBUG REGISTERS (UPDATED: 09-12-002)       51         721       STATE MANAGEMEENT REGISTERS (UPDATED: 09-12-002)       52         722       CP STATUS REGISTERS (UPDATED: 05-12-2003)       52         723       CP STATUS REGISTERS (UPDATED: 05-09-2002)       52         724       "VAZ QUERY A" REGISTERS (UPDATED: 05-09-2002)       63         725       ZD CONTROL REGISTERS (UPDATED: 05-09-2002)       63         726 <td< td=""><td>7.5</td><td>WRITABLE RING BUFFER RPTR REG</td><td>SISTER</td><td></td><td></td></td<>	7.5	WRITABLE RING BUFFER RPTR REG	SISTER		
78       INDIRECT BUFFER # CONTROL REGISTERS.       34         79       INDIRECT BUFFER # CONTROL REGISTERS.       34         710       REALTINE STREAM FETCHER CONTROL REGISTERS.       35         711       STATE QUELE CONTROL REGISTERS (UPDATED: 09-15-2002).       35         711       MICRO EXGINE QUEUE CONTROL REGISTERS (UPDATED: 10-07-2003).       36         713       MICRO EXGINE QUEUE CONTROL REGISTERS (UPDATED: 10-07-2003).       36         714       NON-REAL-TIME MICRO EXGINE COMMAND STORE/CACHE CONTROL REGISTERS.       38         715       REAL-TIME MICRO EXGINE COMMAND STORE/CACHE CONTROL REGISTERS.       40         716       MISCELLANEOUS REGISTERS (UPDATED: 10-29-2002).       42         717       PERFORMANCE MONTORING REGISTERS (UPDATED: 10-29-2002).       42         710       COMMAND DENDE REGISTERS (UPDATED: 12-20-2001).       44         711       STATE MANAGENET REGISTERS (UPDATED: 12-20-2001).       42         712       STATE MANAGENET REGISTERS (UPDATED: 12-20-2002).       51         712       STATE MANAGENET REGISTERS (UPDATE: 03-21-2002).       52         712       STATE MANAGENET REGISTERS (UPDATE: 03-12-2002).       52         723       REAU-TIME EVENT EXONDE CONTROL REGISTERS (UPDATE: 05-24-2002).       52         724       "VE QUERY A" REGISTERS (UPDATE: 05-29-	7.6	RING BUFFER WRITE POINTER REGI	STER		
7.9       INDERCT BUTFLE #2 CONTROL REGISTERS       34         7.10       REAL-TIME STREAM FETCHER CONTROL REGISTERS       35         7.11       STATE QUELE CONTROL REGISTERS (UPDATED: 0-17-2002)       36         7.13       MICRO ESONE QUELE CONTROL REGISTERS (UPDATED: 0-17-2002)       38         7.14       NON-REAL-TIME MICRO ESGNE COMMAND STORF/CACHE CONTROL REGISTERS       30         7.14       NON-REAL-TIME MICRO ESGNE COMMAND STORF/CACHE CONTROL REGISTERS       40         7.16       MISCELLANEOUS REGISTERS (UPDATED: 0-0-22002)       41         7.17       PERFORMANCE MONTROKIN REGISTERS (UPDATED: 10-29-2002)       42         7.18       STATE MANGEMENT REGISTERS (UPDATED: 0-12-2003)       42         7.10       COMMAND EBUE REGISTERS (UPDATED: 0-12-2003)       52         7.21       STATE MANGEMENT REGISTERS (UPDATED: 0-2-2002)       51         7.22       CP STATUS RIGISTERS (UPDATED: 0-2-2003)       52         7.22       CP STATUS RIGISTERS (UPDATED: 0-2-2002)       52         7.22       CP STATUS RIGISTERS (UPDATED: 0-2-2002)       52         7.23       REAL-TIME EVENT EXGNER CONTROL REGISTERS (UPDATED: 0-2-2-2002)       62         7.24       "VE QUERY A" REGISTERS (UPDATED: 0-2-2-2002)       62         7.25       D CONTROL REGISTERS (UPDATED: 0-2-2-2-002)       63	7.7	RING BUFFER COHERENCY CONTRO	DL		
7.10       REAL-TINE STREAM FETCHER CONTECL REGISTERS.       35         7.11       STATE QUELE CONTECL REGISTERS (UPDATED: 01-07-2003)	7.8				
7.11       STATE QUEUE CONTROL REGISTERS (UPDATED: 09-13-2002)	7.9	INDIRECT BUFFER #2 CONTROL REC	HSTERS		
7.12       MICRO ENGINE QUEUE CONTROL REGISTERS (UPDATED: 01-07-2003)					
7.13       MICRO ENGINE CONTROL AND STATUS (UPDATED: 12-02-2002).       38         7.14       NON-REAL-TIME MICRO ENGINE COMMAND STORE/CACHE CONTROL REGISTERS.       38         7.15       REAL-TIME MICRO ENGINE COMMAND STORE/CACHE CONTROL REGISTERS.       40         7.16       MISCELLANEOUS REGISTERS (UPDATED: 06-04-2003).       41         7.17       PERFORMANCE MONTORING REGISTERS (UPDATED: 10-29-2002).       42         7.19       SYNCHRONZATION & INTERRUTT REGISTERS (UPDATED: 10-29-2002).       42         7.20       COMMAND DEUDE REGISTERS (UPDATED: 01-30-2002).       51         7.21       STATE MANAGEMENT REGISTERS (UPDATE: 00-13-2002).       52         7.22       CP STATUS REGISTERS (UPDATE: 09-13-2002).       52         7.23       REAL-TIME EVENT ENDENDE CONTROL REGISTERS (UPDATE: 05-24-2002).       53         7.24       "VE QUERY A" REGISTERS (UPDATE: 09-13-2002).       63         7.25       DO CONTROL REGISTERS (UPDATE: 05-27-2002).       65         7.26       DMA CONTROL REGISTERS (UPDATED: 05-27-2002).       65         7.27       BIOS SCARTCH REGISTERS (UPDATED: 05-27-2002).       71         7.28       STARTING THE ENDRIECT STREAM & RESTRECTIONS (UPDATED: 05-08-2002).       71         7.29       WRITING TO THE MICRO ENGINE RAM (UPDATED: 05-08-2002).       71         7.30	7.11	STATE QUEUE CONTROL REGISTERS	S (UPDATED: 09-13-2002)		
7.14       NON-REAL-TIME MICRO ENGINE COMMAND STORE/CACHE CONTROL REGISTERS.       38         7.15       REAL-TIME MICRO ENGINE COMMAND STORE/CACHE CONTROL REGISTERS.       40         7.16       MISCELLANDOUS RIGISTERS (UPDATED: 10-29-2002)       41         7.17       PERFORMANCE MONITORING RIGISTERS (UPDATED: 10-29-2002)       42         7.19       STANE MANAGEMENT RIGISTERS (UPDATED: 10-22-2002)       42         7.10       STANE MANAGEMENT RIGISTERS (UPDATED: 01-12-2002)       44         7.20       COMMAND DEBUG RIGISTERS (UPDATED: 01-12-2002)       51         7.21       STATE MANAGEMENT RIGISTERS (UPDATED: 04-04-2003)       52         7.22       CP STATUS REGISTERS (UPDATED: 04-04-2003)       52         7.23       REAL-TIME EVENT ENGINE CONTROL REGISTERS (UPDATED: 05-24-2002)       59         7.24       "V2 QUEEY A' REGISTERS (UPDATED: 03-2002)       63         7.25       2D CONTROL REGISTERS (UPDATED: 05-27-2002)       65         7.26       DNA CONTROL REGISTERS (UPDATED: 05-27-2002)       69         HOST PROGRAMMING CONSIDERATIONS       71         7.28       STARTING THE INDIRECT STREAMS & RESTRICTIONS (UPDATE: 01-26-2002)       71         7.30       WRITING TO THE MICRO ENGINE RAM (UPDATED: 06-24-2002)       71         7.31       READING FROM THE MICRO ENGINE RAM (UPDATED: 06-21-2003)	7.12				
7.15       REAL-TIME MICRO ENGINE COMMAND STORE/CACHE CONTROL REGISTERS.       40         7.16       MISCELLANEOUS REGISTERS (UPDATED: 06-04-2003)       41         7.17       PERFORMANCE MONITORING REGISTERS (UPDATED: 12-20-2001)       42         7.19       SYNCHRONZATION & INTERRUIT REGISTERS (UPDATED: 12-20-2001)       44         7.20       COMMAND DEBUG REGISTERS (UPDATED: 04-04-2003)       52         7.21       STATE MANAGEMENT REGISTERS (UPDATED: 04-04-2003)       52         7.22       CP STATUS REGISTERS (UPDATED: 09-13-2002)       52         7.23       REAL-TIME EVENT ENGRE CONTROL REGISTERS (UPDATE: 05-24-2002)       59         7.24       "VIZ QUERY A" REGISTERS (UPDATED: 09-26-2002)       62         7.25       2D CONTROL REGISTERS (UPDATED: 05-27-2002)       63         7.26       DMA CONTROL REGISTERS (UPDATED: 05-27-2002)       69         HOS SCRATCH REGISTERS (UPDATED: 05-27-2002)         71         7.28       STARTINO THE INDIRECT STREAMS & RESTRCTIONS (UPDATED: 05-08-2002)       71         7.30       WRITING TO THE MICRO ENGINE RAM (UPDATED: 05-08-2002)       71         7.31       READING FROM THE MICRO ENGINE RAM (UPDATED: 06-24-2002)       71         7.32       STATINO THE INDIRECT STREAMS & RESTRCTIONS (UPDATED: 04-02-2002)       71         7.					
7.16       MISCELLANEOUS REGISTERS (UPDATED: 06-04-2003)       41         7.17       PERFORMANCE MONTONING REGISTERS (UPDATED: 10-29-2002)       42         7.19       STATE MANAGEMERT REGISTERS (UPDATED: 10-29-2002)       41         7.20       COMMAND DEBUG REGISTERS (UPDATED: 09-13-2002)       51         7.21       STATE MANAGEMENT REGISTERS (UPDATED: 04-04-2003)       52         7.22       CP STATUS REGISTERS (UPDATED: 04-04-2003)       54         7.23       REAL-TIME EVENT ENGINE CONTROL REGISTERS (UPDATE: 05-24-2002)       59         7.24       "VU QUEEY A' REGISTERS (UPDATED: 05-02-2002)       63         7.25       2D CONTROL REGISTERS (UPDATED: 05-02-2002)       63         7.26       DMA CONTROL REGISTERS (UPDATED: 05-07-2002)       69         HOST SCRATCH REGISTERS (UPDATED: 05-07-2002)         FROGRAMMING CONSIDERATIONS         7.28       STARTING THE INDIRET STREAMS & RESTRICTIONS (UPDATED: 05-08-2002)       71         7.29       WRITING TO THE MICRO ENGINE RAM (UPDATED: 01-30-2003)       71         7.31       READING ROMITHE MICRO ENGINE RAM (UPDATED: 01-30-2003)       71         7.32       REGISTERS REQUIRING CP IDLING BEFORE WRITING (UPDATED: 02-12-002)       71         7.33       RAI SYSTEM INTERFACE (COMPLETED: 08-28-2002)       73         8.1 </td <td></td> <td></td> <td></td> <td></td> <td></td>					
7.17       PERFORMANCE MONTORING REGISTERS (UPDATED: 10-29-2002)					
7.19       SYNCHRONIZATION & INTERRUPT REGISTERS (UPDATED: 12-20-2001)					
7.20       COMMAND DEBUG REGISTERS (UPDATED: 09-13-2002)					
7.21       STATE MANAGEMENT REGISTERS (UPDATED: 03-12-2003)       52         7.22       CP STATUS REGISTERS (UPDATED: 03-12-2003)       54         7.23       REAL-TIME EVENT ENGINE CONTROL REGISTERS (UPDATE: 05-24-2002)       59         7.24       "VIZ_QUERY A" REGISTERS (UPDATE: 09-13-2002)       62         7.25       2D CONTROL REGISTERS (UPDATE: 09-13-2002)       63         7.26       DMA CONTROL REGISTERS (UPDATED: 05-09-2002)       69         HOST PROCRAMMING CONSIDERATIONS         71       7.28       STARTING THE INDRECT STREAMS & RESTRICTIONS (UPDATED: 05-08-2002)       71         7.29       WRITING HOST DATA TO THE COMMAND STREAM QUEUE (UPDATED: 04-26-2002)       71         7.30       WRITING TO THE MICRO ENGER RAM (UPDATED: 01-30-2003)       71         7.31       READENG FROM THE MICRO ENGER RAM (UPDATED: 01-30-2003)       71         7.32       REGISTERS REQUIRING CP IDLING BEFORE WRITING (UPDATE: 07-01-2003)       72         8.       EXTERNAL INTERFACES       73         8.1       SYSTEM INTERFACE (COMPLETED: 08-28-2002)       73         8.2       CP -TO-RBBM INTERFACE (UPDATED: 04-25-2002)       73         8.3       RBBM -TO-CP INTERFACE (UPDATED: 04-25-2002)       73         8.4       Description       75         8.4.1 <td< td=""><td></td><td></td><td></td><td></td><td></td></td<>					
7.22       CP STATUS REGISTERS (UPDATED: 03-12-2003)       54         7.23       REAL-TIME EVENT ENGINE CONTROL REGISTERS (UPDATE: 05-24-2002)       59         7.24       "VZ. QUERY A" REGISTERS (UPDATED: 09-13-2002)       62         7.25       2D CONTROL REGISTERS (UPDATED: 05-09-2002)       63         7.26       DMA CONTROL REGISTERS (UPDATED: 05-09-2002)       65         7.27       BIOS SCRATCH REGISTERS (UPDATED: 05-07-2002)       69         HOST PROGRAMMING CONSIDERATIONS         7.28       STARTING THE INDIRECT STREAMS & RESTRUCTIONS (UPDATED: 05-08-2002)       71         7.29       WRITING HOST DATA TO THE COMMAND STREAM QUEUE (UPDATED: 04-26-2002)       71         7.30       WRITING TO THE MICRO ENGINE RAM (UPDATED: 01-30-2003)       71         7.31       READING FROM THE MICRO ENGINE RAM (UPDATED: 01-30-2003)       71         7.32       REGISTERS REQUIRING CP IDLING BEFORE WRITING (UPDATE: 07-01-2003)       72         8.       EXTERNAL INTERFACES       73         8.1       SYSTEM INTERFACE (COMPLETED: 08-28-2002)       73         8.2       CP -TO- RBBM INTERFACE (UPDATED: 04-25-2002)       74         8.4       CP -TO- REMON YHUB INTERFACE (UPDATED: 03-26-2002)       75         8.4.1       Description       75         8.5       RENDERER					
7.23       REAL-TIME EVENT ENGINE CONTROL REGISTERS (UPDATE: 09-13-2002)       59         7.24       "VIZ QUERY A" REGISTERS (UPDATE: 09-13-2002)       62         7.25       DC CONTROL REGISTERS (UPDATE: 09-26-2002)       63         7.26       DMA CONTROL REGISTERS (UPDATED: 05-09-2002)       65         7.27       BIOS SCRATCH REGISTERS (UPDATED: 05-09-2002)       69         HOST PROGRAMMING CONSIDERATIONS         71         7.28       STARTING THE INDIRECT STREAMS & RESTRICTIONS (UPDATED: 05-08-2002)       71         7.29       WRITING TOS DATA TO THE COMMAND STREAM QUEUE (UPDATED: 04-26-2002)       71         7.30       WRITING TO THE MICRO ENGINE RAM (UPDATED: 01-30-2003)       71         7.31       READING FROM THE MICRO ENGINE RAM (UPDATED: 01-30-2003)       71         7.32       REGISTERS REQUENCE OF IDLING BEFORE WRITING (UPDATE: 07-01-2003)       72         8         EXTERNAL INTERFACES         73         8.1       SYSTEM INTERFACE (UPDATED: 08-28-2002)       73         8.2       CP -to- REBM INTERFACE (UPDATED: 08-28-2002)       73         8.3       RBBM -to- CP INTERFACE (UPDATED: 08-28-2002)       73         8.4       CP -to- NEMON IN INTERFACE (UPDATED: 04-26-2002)       73					
7.24       "VE QUERY A" REGISTERS (UPDATE: 09-13-2002)       62         7.25       2D CONTROL REGISTERS (UPDATED: 09-26-2002)       63         7.26       DMA CONTROL REGISTERS (UPDATED: 05-09-2002)       65         7.27       BIOS SCRATCH REGISTERS (UPDATED: 05-09-2002)       69         HOST PROGRAMMING CONSIDERATIONS         7.28       STARTING THE INDIRECT STREAMS & RESTRICTIONS (UPDATED: 05-08-2002)       71         7.29       WRITING HOST DATA TO THE COMMAND STREAM QUEUE (UPDATED: 04-26-2002)       71         7.30       WRITING TO THE MICRO ENGINE RAM (UPDATED: 01-30-2003)       71         7.31       READING FROM THE MICRO ENGINE RAM (UPDATED: 04-24-2002)       71         7.32       REGISTERS REQUIRING CP IDLING BEFORE WRITING (UPDATE: 07-01-2003)       72         8.       EXTERNAL INTERFACE       73         8.1       SYSTEM INTERFACE (COMPLETED: 08-28-2002)       73         8.2       CP - TO- RBMI INTERFACE (UPDATED: 08-22-2002)       74         8.4       CP - TO- RIMORY HUB INTERFACE (UPDATED: 04-25-2002)       74         8.4       CP - TO- REMORY HUB INTERFACE (UPDATED: 04-26-2002)       75         8.4       CP - TO- REMORY HUB INTERFACE (UPDATED: 04-26-2002)       75         8.5       REDBATEC COMMON INTERFACE (UPDATED: 05-21-2002)       75					
7.25       2D CONTROL REGISTERS (UPDATED: 09-26-2002)       63         7.26       DMA CONTROL REGISTERS (UPDATED: 05-09-2002)       65         7.27       BIOS SCRATCH REGISTERS (UPDATED: 05-07-2002)       69         HOST PROGRAMMING CONSIDERATIONS         71       7.28       STARTING THE INDIRECT STREAMS & RESTRICTIONS (UPDATED: 05-08-2002)       71         7.29       WRITING HOST DATA TO THE COMMAND STREAM QUEUE (UPDATED: 04-26-2002)       71         7.30       WRITING TO THE MICRO ENGINE RAM (UPDATED: 01-30-2003)       71         7.31       READING FROM THE MICRO ENGINE RAM (UPDATED: 01-30-2003)       71         7.32       REGISTERS REQUIRING CP IDLING BEFORE WRITING (UPDATE: 07-01-2003)       72         8.       EXTERNAL INTERFACES       73         8.1       SYSTEM INTERFACE (COMPLETED: 08-28-2002)       73         8.2       CP -TO- RBBM INTERFACE (UPDATED: 04-25-2002)       73         8.3       RBBM -TO- CP INTERFACE (UPDATED: 04-25-2002)       74         8.4       Description       75         8.5       RENDERER COMMON INTERFACE (UPDATED: 04-25-2002)       77         8.6       COHERENCY INTERFACE (UPDATED: 04-10-2002)       77         8.7       DESCIPTION       8-05-22-2002)       77         8.7.1       "Viz Query A" Inter					
7.26       DMA CONTROL REGISTERS (UPDATED: 05-09-2002)       65         7.27       BIOS SCRATCH REGISTERS (UPDATED: 05-27-2002)       69         HOST PROGRAMMING CONSIDERATIONS       71         7.28       STARTING THE INDIRECT STREAMS & RESTRICTIONS (UPDATED: 05-08-2002)       71         7.30       WRITING HOST DATA TO THE COMMAND STREAM QUEUE (UPDATED: 04-26-2002)       71         7.30       WRITING FOM THE MICRO ENGINE RAM (UPDATED: 01-30-2003)       71         7.31       READING FROM THE MICRO ENGINE RAM (UPDATED: 01-30-2003)       71         7.32       REGISTERS REQUIRING CP IDLING BEFORE WRITING (UPDATE: 07-01-2003)       71         7.32       REGISTERS REQUIRING CP IDLING BEFORE WRITING (UPDATE: 07-01-2003)       72         8.       EXTERNAL INTERFACES       73         8.1       SYSTEM INTERFACE (UPDATED: 08-28-2002)       73         8.2       CP -TO- RBBM INTERFACE (UPDATED: 08-28-2002)       73         8.3       RBBM -TO- CP INTERFACE (BUIU) (UPDATED: 03-26-2002)       74         8.4       CP -TO- MEMORY HUB INTERFACE (UPDATED: 03-26-2002)       75         8.4.1       Description       75         8.5       RENDERER COMMON INTERFACE (UPDATED: 03-22-2002)       77         8.6       COHERENCY INTERFACE (UPDATED: 06-21-2002)       77 <t< td=""><td></td><td></td><td></td><td></td><td></td></t<>					
7.27       BIOS SCRATCH REGISTERS (UPDATED: 05-27-2002)       69         HOST PROGRAMMING CONSIDERATIONS         71       7.28       STARTING THE INDIRECT STREAMS & RESTRICTIONS (UPDATED: 05-08-2002)       71         7.29       WRITNG HOST DATA TO THE COMMAND STREAM QUEUE (UPDATED: 04-26-2002)       71         7.30       WRITNG TO THE MICRO ENGER RAM (UPDATED: 01-30-2003)       71         7.31       READNO FROM THE MICRO ENGER RAM (UPDATED: 06-24-2002)       71         7.32       REGISTERS REQUIRING CP IDLING BEFORE WRITING (UPDATE: 07-01-2003)       72         8.       EXTERNAL INTERFACES       73         8.1       SYSTEM INTERFACE (COMPLETED: 08-28-2002)       73         8.2       CP -ro- RBBM INTERFACE (UPDATED: 04-25-2002)       73         8.3       RBBM -ro- CP INTERFACE (UPDATED: 04-25-2002)       74         8.4       CP ero- MEMORY HUB INTERFACE (UPDATED: 03-26-2002)       75         8.4.1       Description       75         8.5       RENDERIER COMMON INTERFACE (UPDATED: 06-21-2002)       77         8.6       COHERENCY INTERFACE (UPDATED: 04-20-2002)       77         8.7.1 <i>Viz Query A</i> " Interface (Updated: 03-22-2002)       77         8.7.1 <i>Viz Query A</i> " Interface (Updated: 03-22-2002)       77         8.7.3 <td< td=""><td></td><td></td><td></td><td></td><td></td></td<>					
HOST PROGRAMMING CONSIDERATIONS       71         7.28       STARTING THE INDIRECT STREAMS & RESTRICTIONS (UPDATED: 05-08-2002).       71         7.29       WRITNG HOST DATA TO THE COMMAND STREAM QUEUE (UPDATED: 04-26-2002).       71         7.30       WRITING TO THE MICRO ENGINE RAM (UPDATED: 01-30-2003).       71         7.31       READING FROM THE MICRO ENGINE RAM (UPDATED: 06-24-2002).       71         7.32       REGISTERS REQUIRING CP IDLING BEFORE WRITING (UPDATE: 07-01-2003).       72         8.       EXTERNAL INTERFACES       73         8.1       SYSTEM INTERFACE (COMPLETED: 08-28-2002).       73         8.2       CP - ro- RBBM INTERFACE (UPDATED: 04-25-2002).       73         8.3       RBBM - TO- CP INTERFACE (RBIU) (UPDATED: 04-25-2002).       74         8.4       CP - ro- MEMORY HUB INTERFACE (UPDATED: 04-25-2002).       74         8.4       CP - TO- MEMORY HUB INTERFACE (UPDATED: 04-21-2002).       77         8.5       RENDERER COMMON INTERFACE (UPDATED: 06-21-2002).       77         8.7.1 <i>Viz Query A'' Interface (Updated: 03-22-2002)</i> .       77         8.7.2 <i>Multipass Flow Control (Updated: 03-22-2002)</i> .       77         8.7.3 <i>Write Confirm for Embedded Data (Updated: 07-20-2002)</i> .       77         8.7.3 <i>Write Confirm for Embedded Data (Updated: 07-20</i>					
7.28       STARTING THE INDIRECT STREAMS & RESTRICTIONS (UPDATED: 05-08-2002)       71         7.29       WRITING HOST DATA TO THE COMMAND STREAM QUEUE (UPDATED: 04-26-2002)       71         7.30       WRITING TO THE MICRO ENGINE RAM (UPDATED: 01-30-2003)       71         7.31       READING FROM THE MICRO ENGINE RAM (UPDATED: 06-24-2002)       71         7.32       REGISTERS REQUIRING CP IDLING BEFORE WRITING (UPDATE: 07-01-2003)       72         8.       EXTERNAL INTERFACES       73         8.1       SYSTEM INTERFACE (COMPLETED: 08-28-2002)       73         8.2       CP - 70- RBBM INTERFACE (UPDATED: 04-25-2002)       73         8.3       RBBM -TO- CP INTERFACE (UPDATED: 04-25-2002)       74         8.4       CP - TO- MEMORY HUB INTERFACE (UPDATED: 04-26-2002)       75         8.4.1       Description       75         8.5       RENDERER COMMON INTERFACE (UPDATED: 04-21-2002)       77         8.7       RENDERER COMMON INTERFACE (UPDATED: 04-22-2002)       77         8.7.1 <i>Wite Confirm for Embedded Data (Updated: 03-22-2002)</i> 77         8.7.2 <i>Multingass Flow Control (Updated: 03-22-2002)</i> 77         8.7.3 <i>Write Confirm for Embedded Data (Updated: 07-20-2002)</i> 77         8.7.3       Write Confirm for Embedded Data (Updated: 07-20-2002)			·		
7.29       WRITING HOST DATA TO THE COMMAND STREAM QUEUE (UPDATED: 04-26-2002)       71         7.30       WRITING TO THE MICRO ENGINE RAM (UPDATED: 01-30-2003)       71         7.31       READING FROM THE MICRO ENGINE RAM (UPDATED: 06-24-2002)       71         7.32       REGISTERS REQUIRING CP IDLING BEFORE WRITING (UPDATE: 07-01-2003)       72         8.       EXTERNAL INTERFACES       73         8.1       SYSTEM INTERFACE (COMPLETED: 08-28-2002)       73         8.2       CP - TO- RBBM INTERFACE (UPDATED: 04-25-2002)       73         8.3       RBBM - TO- CP INTERFACE (RBIU) (UPDATED: 04-25-2002)       74         8.4       CP - TO- MEMORY HUB INTERFACE (UPDATED: 04-26-2002)       74         8.4.1       Description       75         8.5       RENDERRE COMMON INTERFACE (UPDATED: 04-26-2002)       77         8.6       COHERENCY INTERFACE (UPDATED 06-21-2002)       77         8.7       Description       75         8.5       RENDERRE COMMON INTERFACE (UPDATED 06-21-2002)       77         8.7       SCAN CONVERTER INTERFACE (UPDATED 06-21-2002)       77         8.7       SCAN CONVERTER INTERFACE (UPDATED: 03-22-2002)       77         8.7.1       "Viz Query A" Interface (Updated: 03-22-2002)       77         8.7.2       Multipass Flow Control (U					
7.30       WRITING TO THE MICRO ENGINE RAM (UPDATED: 01-30-2003)       71         7.31       READING FROM THE MICRO ENGINE RAM (UPDATED: 06-24-2002)       71         7.32       REGISTERS REQUIRING CP IDLING BEFORE WRITING (UPDATE: 07-01-2003)       72         8.       EXTERNAL INTERFACES       73         8.1       SYSTEM INTERFACE (COMPLETED: 08-28-2002)       73         8.2       CP - r0- RBBM INTERFACE (UPDATED: 08-28-2002)       73         8.3       RBBM -r0- CP INTERFACE (RBIU) (UPDATED: 04-25-2002)       73         8.4       CP -r0- MEMORY HUB INTERFACE (UPDATED: 04-25-2002)       75         8.4.1       Description       75         8.5       RENDERER COMMON INTERFACE (UPDATED: 04-10-2002)       77         8.6       COHBRENCY INTERFACE (UPDATED: 04-10-2002)       77         8.7.1       Viz Query A' Interface (Updated: 03-22-2002)       77         8.7.2       Multipass Flow Control (Updated: 03-22-2002)       77         8.7.3       Write Confirm for Embedded Data (Updated: 07-20-2002)       77         8.7.4       Wite Confirm for Embedded Data (Updated: 07-20-2002)       77         8.7.3       Write Confirm for Embedded Data (Updated: 07-20-2002)       77         8.7.4       Wite Confirm for Embedded Data (Updated: 07-20-2002)       77					
7.31       READING FROM THE MICRO ENGINE RAM (UPDATED: 06-24-2002)					
7.32       REGISTERS REQUIRING CP IDLING BEFORE WRITING (UPDATE: 07-01-2003)       72         8.       EXTERNAL INTERFACES       73         8.1       SYSTEM INTERFACE (COMPLETED: 08-28-2002)       73         8.2       CP -to- RBBM INTERFACE (UPDATED: 08-28-2002)       73         8.3       RBBM -to- CP INTERFACE (RBIU) (UPDATED: 04-25-2002)       74         8.4       CP -to- MEMORY HUB INTERFACE (UPDATED: 03-26-2002)       75         8.4.1       Description       75         8.5       RENDERER COMMON INTERFACE (UPDATED: 03-26-2002)       77         8.6       COHERENCY INTERFACE (UPDATED: 04-10-2002)       77         8.7       SCAN CONVERTER INTERFACE       77         8.7.1       "Viz Query A" Interface (Updated: 03-22-2002)       77         8.7.2       Multipass Flow Control (Updated: 03-22-2002)       77         8.7.3       Write Confirm for Embedded Data (Updated: 07-20-2002)       77         8.7.3       Write Confirm for Embedded Data (Updated: 07-20-2002)       78         8.9       SEQUENCER-to-CP INTERFACE (UPDATED: 08-05-2002)       78         8.9       SEQUENCER-to-CP INTERFACE (UPDATED: 02-03-2003)       79         8.10       DEBUG BUS INTERFACE (UPDATED: 02-03-2003)       79         8.10       DEBUG BUS INTERFACE (UPDATED: 02-03-20					
8. EXTERNAL INTERFACES       73         8.1 SYSTEM INTERFACE (COMPLETED: 08-28-2002)       73         8.2 CP -TO- RBBM INTERFACE (UPDATED: 08-28-2002)       73         8.3 RBBM -TO- CP INTERFACE (RBIU) (UPDATED: 04-25-2002)       74         8.4 CP -TO- MEMORY HUB INTERFACE (UPDATED: 03-26-2002)       75         8.4.1 Description       75         8.5 RENDERER COMMON INTERFACE (UPDATED 06-21-2002)       77         8.6 COHERENCY INTERFACE (UPDATED: 04-10-2002)       77         8.7 SCAN CONVERTER INTERFACE (UPDATED: 03-22-2002)       77         8.7.1 "Viz Query A" Interface (Updated: 03-22-2002)       77         8.7.2 Multipass Flow Control (Updated: 03-22-2002)       77         8.7.3 Write Confirm for Embedded Data (Updated: 07-20-2002)       78         8.9 SEQUENCER-TO-CP INTERFACE (UPDATED: 10-11-2002)       79         8.10 DEBUG BUS INTERFACE (UPDATED: 02-03-2003)       79         9.1 COMMAND PROCESSOR IMPLEMENTATION       80         9.1 COMMAND STREAM FETCHER (CSF) {UPDATED 05-01-2002}       80         9.2 REAL-TIME EVENT ENGINE (RTEE)       82         9.2.1 General Description of Real-Time Streams (RTS) (Updated: 02-01-2002)       82					
8.1       SYSTEM INTERFACE (COMPLETED: 08-28-2002)       73         8.2       CP -TO- RBBM INTERFACE (UPDATED: 08-28-2002)       73         8.3       RBBM -TO- CP INTERFACE (RBIU) (UPDATED: 04-25-2002)       74         8.4       CP -TO- MEMORY HUB INTERFACE (UPDATED: 03-26-2002)       75         8.4.1       Description       75         8.5       RENDERER COMMON INTERFACE (UPDATED 06-21-2002)       77         8.6       COHERENCY INTERFACE (UPDATED: 04-10-2002)       77         8.7       SCAN CONVERTER INTERFACE       77         8.7       SCAN CONVERTER INTERFACE       77         8.7.1       "Viz Query A" Interface (Updated: 03-22-2002)       77         8.7.2       Multipass Flow Control (Updated: 03-22-2002)       77         8.7.3       Write Confirm for Embedded Data (Updated: 07-20-2002)       77         8.7.3       Write Confirm for Embedded Data (Updated: 07-20-2002)       77         8.8       STATUS INTERFACE (UPDATED: 08-05-2002)       78         8.9       SEQUENCER-TO-CP INTERFACE (UPDATED: 02-03-2003)       79         8.10       DEBUG BUS INTERFACE (UPDATED: 02-03-2003)       79         8.10       DEBUG BUS INTERFACE (UPDATED: 02-01-2002)       80         9.1       COMMAND STREAM FETCHER (CSF) {UPDATED 05-01-2002}       80		-	`	,	
8.2       CP -to- RBBM INTERFACE (UPDATED: 08-28-2002)       73         8.3       RBBM -to- CP INTERFACE (RBIU) (UPDATED: 04-25-2002)       74         8.4       CP -to- MEMORY HUB INTERFACE (UPDATED: 03-26-2002)       75         8.4       Description       75         8.5       RENDERER COMMON INTERFACE (UPDATED 06-21-2002)       77         8.6       COHERENCY INTERFACE (UPDATED: 04-10-2002)       77         8.7       SCAN CONVERTER INTERFACE       77         8.7       SCAN CONVERTER INTERFACE       77         8.7.1       "Viz Query A" Interface (Updated: 03-22-2002)       77         8.7.2       Multipass Flow Control (Updated: 03-22-2002)       77         8.7.3       Write Confirm for Embedded Data (Updated: 07-20-2002)       77         8.7.3       Write Confirm for Embedded Data (Updated: 07-20-2002)       77         8.8       STATUS INTERFACE (UPDATED: 10-11-2002)       78         8.9       SEQUENCER-TO-CP INTERFACE (UPDATED: 10-11-2002)       79         8.10       DEBUG BUS INTERFACE (UPDATED: 02-03-2003)       79         9.1       COMMAND STREAM FETCHER (CSF) {UPDATED 05-01-2002}       80         9.1       COMMAND STREAM FETCHER (CSF) {UPDATED 05-01-2002}       80         9.2       REAL-TIME EVENT ENGINE (RTEE)       82					
8.3       RBBM -TO- CP INTERFACE (RBIU) (UPDATED: 04-25-2002)       74         8.4       CP -TO- MEMORY HUB INTERFACE (UPDATED: 03-26-2002)       75         8.4       Description       75         8.5       RENDERER COMMON INTERFACE (UPDATED 06-21-2002)       77         8.6       COHERENCY INTERFACE (UPDATED: 04-10-2002)       77         8.7       SCAN CONVERTER INTERFACE       77         8.7       SCAN CONVERTER INTERFACE       77         8.7.1       "Viz Query A" Interface (Updated: 03-22-2002)       77         8.7.2       Multipass Flow Control (Updated: 03-22-2002)       77         8.7.3       Write Confirm for Embedded Data (Updated: 07-20-2002)       77         8.7.3       Write Confirm for Embedded Data (Updated: 07-20-2002)       78         8.9       SEQUENCER-TO-CP INTERFACE (UPDATED: 02-03-2003)       79         8.10       DEBUG BUS INTERFACE (UPDATED: 02-03-2003)       79         9.1       COMMAND STREAM FETCHER (CSF) {UPDATED 05-01-2002}       80         9.1       COMMAND STREAM FETCHER (CSF) {UPDATED 05-01-2002}       80         9.2       REAL-TIME EVENT ENGINE (RTEE)       82         9.2.1       General Description of Real-Time Streams (RTS) (Updated: 02-01-2002)       82					
8.4       CP -TO- MEMORY HUB INTERFACE (UPDATED: 03-26-2002).       75         8.4.1       Description.       75         8.5       RENDERER COMMON INTERFACE (UPDATED 06-21-2002).       77         8.6       COHERENCY INTERFACE (UPDATED: 04-10-2002).       77         8.7       SCAN CONVERTER INTERFACE.       77         8.7.1       "Viz Query A" Interface (Updated: 03-22-2002).       77         8.7.2       Multipass Flow Control (Updated: 03-22-2002).       77         8.7.3       Write Confirm for Embedded Data (Updated: 07-20-2002).       77         8.8       STATUS INTERFACE (UPDATED: 08-05-2002).       78         8.9       SEQUENCER-TO-CP INTERFACE (UPDATED: 10-11-2002).       79         8.10       DEBUG BUS INTERFACE (UPDATED: 02-03-2003).       79         9.1       COMMAND STREAM FETCHER (CSF) {UPDATED 05-01-2002}.       80         9.1       COMMAND STREAM FETCHER (CSF) {UPDATED 05-01-2002}.       80         9.2       REAL-TIME EVENT ENGINE (RTEE).       82         9.2.1       General Description of Real-Time Streams (RTS) (Updated: 02-01-2002).       82					
8.4.1       Description					
8.5       RENDERER COMMON INTERFACE (UPDATED 06-21-2002)					
8.6       COHERENCY INTERFACE (UPDATED: 04-10-2002)       77         8.7       SCAN CONVERTER INTERFACE       77         8.7       SCAN CONVERTER INTERFACE       77         8.7.1       "Viz Query A" Interface (Updated: 03-22-2002)       77         8.7.2       Multipass Flow Control (Updated: 03-22-2002)       77         8.7.3       Write Confirm for Embedded Data (Updated: 07-20-2002)       77         8.8       STATUS INTERFACE (UPDATED: 08-05-2002)       78         8.9       SEQUENCER-TO-CP INTERFACE (UPDATED: 10-11-2002)       79         8.10       DEBUG BUS INTERFACE (UPDATED: 02-03-2003)       79         9.       COMMAND PROCESSOR IMPLEMENTATION       80         9.1       COMMAND STREAM FETCHER (CSF) {UPDATED 05-01-2002}       80         9.2       REAL-TIME EVENT ENGINE (RTEE)       82         9.2.1       General Description of Real-Time Streams (RTS) (Updated: 02-01-2002)       82					
8.7       SCAN CONVERTER INTERFACE       77         8.7.1       "Viz Query A" Interface (Updated: 03-22-2002)       77         8.7.2       Multipass Flow Control (Updated: 03-22-2002)       77         8.7.3       Write Confirm for Embedded Data (Updated: 07-20-2002)       77         8.8       STATUS INTERFACE (UPDATED: 08-05-2002)       78         8.9       SEQUENCER-TO-CP INTERFACE (UPDATED: 10-11-2002)       79         8.10       DEBUG BUS INTERFACE (UPDATED: 02-03-2003)       79         9.       COMMAND PROCESSOR IMPLEMENTATION       80         9.1       COMMAND STREAM FETCHER (CSF) {UPDATED 05-01-2002}       80         9.2       REAL-TIME EVENT ENGINE (RTEE)       82         9.2.1       General Description of Real-Time Streams (RTS) (Updated: 02-01-2002)       82					
8.7.1       "Viz Query A" Interface (Updated: 03-22-2002)       77         8.7.2       Multipass Flow Control (Updated: 03-22-2002)       77         8.7.3       Write Confirm for Embedded Data (Updated: 07-20-2002)       77         8.8       STATUS INTERFACE (UPDATED: 08-05-2002)       78         8.9       SEQUENCER-TO-CP INTERFACE (UPDATED: 10-11-2002)       79         8.10       DEBUG BUS INTERFACE (UPDATED: 02-03-2003)       79         9.       COMMAND PROCESSOR IMPLEMENTATION       80         9.1       COMMAND STREAM FETCHER (CSF) {UPDATED 05-01-2002}       80         9.2       REAL-TIME EVENT ENGINE (RTEE)       82         9.2.1       General Description of Real-Time Streams (RTS) (Updated: 02-01-2002)       82			/		
8.7.2       Multipass Flow Control (Updated: 03-22-2002)       77         8.7.3       Write Confirm for Embedded Data (Updated: 07-20-2002)       77         8.8       STATUS INTERFACE (UPDATED: 08-05-2002)       78         8.9       SEQUENCER-TO-CP INTERFACE (UPDATED: 10-11-2002)       79         8.10       DEBUG BUS INTERFACE (UPDATED: 02-03-2003)       79         9.       COMMAND PROCESSOR IMPLEMENTATION       80         9.1       COMMAND STREAM FETCHER (CSF) {UPDATED 05-01-2002}       80         9.2       REAL-TIME EVENT ENGINE (RTEE)       82         9.2.1       General Description of Real-Time Streams (RTS) (Updated: 02-01-2002)       82					
8.7.3       Write Confirm for Embedded Data (Updated: 07-20-2002)       77         8.8       STATUS INTERFACE (UPDATED: 08-05-2002)       78         8.9       SEQUENCER-TO-CP INTERFACE (UPDATED: 10-11-2002)       79         8.10       DEBUG BUS INTERFACE (UPDATED: 02-03-2003)       79         9.       COMMAND PROCESSOR IMPLEMENTATION       80         9.1       COMMAND STREAM FETCHER (CSF) {UPDATED 05-01-2002}       80         9.2       REAL-TIME EVENT ENGINE (RTEE)       82         9.2.1       General Description of Real-Time Streams (RTS) (Updated: 02-01-2002)       82					
8.8       STATUS INTERFACE (UPDATED: 08-05-2002)       78         8.9       SEQUENCER-TO-CP INTERFACE (UPDATED: 10-11-2002)       79         8.10       DEBUG BUS INTERFACE (UPDATED: 02-03-2003)       79         9.       COMMAND PROCESSOR IMPLEMENTATION       80         9.1       COMMAND STREAM FETCHER (CSF) {UPDATED 05-01-2002}       80         9.2       REAL-TIME EVENT ENGINE (RTEE)       82         9.2.1       General Description of Real-Time Streams (RTS) (Updated: 02-01-2002)       82					
8.9       SEQUENCER-TO-CP INTERFACE (UPDATED: 10-11-2002)       79         8.10       DEBUG BUS INTERFACE (UPDATED: 02-03-2003)       79         9.       COMMAND PROCESSOR IMPLEMENTATION       80         9.1       COMMAND STREAM FETCHER (CSF) {UPDATED 05-01-2002}       80         9.2       REAL-TIME EVENT ENGINE (RTEE)       82         9.2.1       General Description of Real-Time Streams (RTS) (Updated: 02-01-2002)       82					
8.10       DEBUG BUS INTERFACE (UPDATED: 02-03-2003)					
9. COMMAND PROCESSOR IMPLEMENTATION       80         9.1 COMMAND STREAM FETCHER (CSF) {UPDATED 05-01-2002}       80         9.2 REAL-TIME EVENT ENGINE (RTEE)       82         9.2.1 General Description of Real-Time Streams (RTS) (Updated: 02-01-2002)       82		-	,		
9.1         COMMAND STREAM FETCHER (CSF) {UPDATED 05-01-2002}         80           9.2         REAL-TIME EVENT ENGINE (RTEE)         82           9.2.1         General Description of Real-Time Streams (RTS) (Updated: 02-01-2002)         82					
9.2       REAL-TIME EVENT ENGINE (RTEE)       82         9.2.1       General Description of Real-Time Streams (RTS) (Updated: 02-01-2002)       82					
9.2.1 General Description of Real-Time Streams (RTS) (Updated: 02-01-2002)					

CP Spec CRAYOLA.doc-171521 Bytes \*\*\* O ATI Confidential. Reference Copyright Notice on Cover Page O \*\*\*

NA A	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAG
	13 March, 2001		CP Spec: Version 0.26	4 of 12
9.3 Re	GISTER BACKBONE INTERFACE U	NIT ( <b>RBIU) (U</b> PDATED: 03-05-20	002)	
			·	
9.5 Mi	EMORY INTERFACE UNIT (MIU) (	UPDATED: 04-22-2002)		
9.6 DN				
9.6.1				
9.6.2				
9.6.3	J 1			
9.7.1				
<i>9.7.2</i>				
9.7.3 0.7.4				
9.7.4 9.7.5				
9.7.5 9.7.6				
9.7.0 9.7.7				
9.8 WI				
9.8.2				
9.8.3				
9.8.4				
9.8.5	0			
9.8.6				
9.8.7				
9.8.8	• • •			
9.8.9	Micro Engine Debugging Fea	tures (Updated: 11-08-2002)		
9.8.10	Micro Engine Brush Decode S	Support Logic (Updated: 09-12-2	2002)	
9.8.11	ME Error Checking (Updated	: 02-22-2002)		112
10. POW	VER MANAGEMENT SUPPO	RT FROM CP (UPDATED: 02	2-03-2003)	113
11. VER	IFICATION PLAN (UPDATE	<b>D:</b> 01-18-2002)		114
12. PER	FORMANCE MONITORING			115
13. DESI	IGN FOR TEST			115
14. PHY	SICAL ASPECTS			116
14.1 HA	ARD MACRO REQUIREMENT (UPD	ATED: 09-23-2002)		116
15. APP	ENDICES			116



bete: Version 0.01 is not formally released. Removal dided 2D implementation notes as appendix. Remov e Set_State packet. Details of Multi-Pass operation- enamed 2D Scratch Memory to 2D Defaults Memor ails. Updated registers and added BIOS scratch regi pdated interface signals. Added dynamic clocking d the Power Management Support section of the doct ad-octword aligned. Updated information on the 2I terface Updates. Added CP_MH_reqmem signal. D unters. Update power management signals to/from 1 emory Contents. Added 8 more bios scratch register terrupt. Removed CP_CG_2D_Mode signal – No lo pdated initialization sequence. Added Performance - pdated CP_STAT and Added CP_RT_STAT registe pdate 2D B0 Boolean Decoding for "No Brush" and at 2D B7 Boolean if Src_Type=8bpp TLU and Dst_' everted Version 0.07.	cification. Updated Open-Issues section. – J. Carey l of TID from MH Interface, Added internal "helper" packets, red CP_STATE_SUBBLK_CNTL register. Sub-block sizes a added. Pre-Fetch Parser Algorithm. ry. Updated interface to Memory Hub based on Ken Correll's isters. Renamed TIMEOUT to INTERVAL in time-out count lisable signal to the CP_DEBUG register and added descripti ument. Brush, Palette, and Immediate data base addresses are D Booleans. Display "end of frame" counters are changed to "start of frame MH. Updated registers. Update register names. Updated Serr rs. DMA engine waits for MIU to finish writes before raising onger needed per power management meeting on 05-27-2002 Counter. er. d Update CP_DMA_STAT format.	e" atch				
bete: Version 0.01 is not formally released. Removal dided 2D implementation notes as appendix. Remov e Set_State packet. Details of Multi-Pass operation- enamed 2D Scratch Memory to 2D Defaults Memor ails. Updated registers and added BIOS scratch regi pdated interface signals. Added dynamic clocking d the Power Management Support section of the doct ad-octword aligned. Updated information on the 2I terface Updates. Added CP_MH_reqmem signal. D unters. Update power management signals to/from 1 emory Contents. Added 8 more bios scratch register terrupt. Removed CP_CG_2D_Mode signal – No lo pdated initialization sequence. Added Performance - pdated CP_STAT and Added CP_RT_STAT registe pdate 2D B0 Boolean Decoding for "No Brush" and at 2D B7 Boolean if Src_Type=8bpp TLU and Dst_' everted Version 0.07.	of TID from MH Interface, Added internal "helper" packets, red CP_STATE_SUBBLK_CNTL register. Sub-block sizes a added. Pre-Fetch Parser Algorithm. ry. Updated interface to Memory Hub based on Ken Correll's listers. Renamed TIMEOUT to INTERVAL in time-out count lisable signal to the CP_DEBUG register and added descripti ument. Brush, Palette, and Immediate data base addresses are D Booleans. Display "end of frame" counters are changed to "start of frame MH. Updated registers. Update register names. Updated Scri rs. DMA engine waits for MIU to finish writes before raising onger needed per power management meeting on 05-27-2002 Counter. er. d Update CP_DMA_STAT format.	e" atch				
Ided 2D implementation notes as appendix. Remov e Set_State packet. Details of Multi-Pass operation enamed 2D Scratch Memory to 2D Defaults Memor ails. Updated registers and added BIOS scratch regi pdated interface signals. Added dynamic clocking d the Power Management Support section of the doct ad-octword aligned. Updated information on the 2I terface Updates. Added CP_MH_reqmem signal. D unters. Update power management signals to/from emory Contents. Added 8 more bios scratch register terrupt. Removed CP_CG_2D_Mode signal – No lc pdated initialization sequence. Added Performance – pdated CP_STAT and Added CP_RT_STAT register pdate 2D B0 Boolean Decoding for "No Brush" and et 2D B7 Boolean if Src_Type=8bpp TLU and Dst_ everted Version 0.07.	red CP_STATE_SUBBLK_CNTL register. Sub-block sizes a added. Pre-Fetch Parser Algorithm. ry. Updated interface to Memory Hub based on Ken Correll's isters. Renamed TIMEOUT to INTERVAL in time-out count lisable signal to the CP_DEBUG register and added descripti ument. Brush, Palette, and Immediate data base addresses are D Booleans. Display "end of frame" counters are changed to "start of frame MH. Updated registers. Update register names. Updated Serri Srs. DMA engine waits for MIU to finish writes before raising onger needed per power management meeting on 05-27-2002 Counter. er. d Update CP_DMA_STAT format.	e" atch				
ails. Updated registers and added BIOS scratch regi pdated interface signals. Added dynamic clocking d the Power Management Support section of the doci ad-octword aligned. Updated information on the 2I terface Updates. Added CP_MH_reqmem signal. D unters. Update power management signals to/from 1 emory Contents. Added 8 more bios scratch register terrupt. Removed CP_CG_2D_Mode signal – No lo pdated initialization sequence. Added Performance 6 pdated CP_STAT and Added CP_RT_STAT register pdate 2D B0 Boolean Decoding for "No Brush" and at 2D B7 Boolean if Src_Type=8bpp TLU and Dst_ everted Version 0.07.	isters. Renamed TIMEOUT to INTERVAL in time-out count lisable signal to the CP_DEBUG register and added descripti ument. Brush, Palette, and Immediate data base addresses are D Booleans. Display "end of frame" counters are changed to "start of frame MH. Updated registers. Update register names. Updated Scra rs. DMA engine waits for MIU to finish writes before raising onger needed per power management meeting on 05-27-2002 Counter. er. d Update CP_DMA_STAT format.	ters. ion e e" atch g the				
unters. Update power management signals to/from 2 emory Contents. Added 8 more bios scratch register terrupt. Removed CP_CG_2D_Mode signal – No Ic pdated initialization sequence. Added Performance of pdated CP_STAT and Added CP_RT_STAT register pdate 2D B0 Boolean Decoding for "No Brush" and et 2D B7 Boolean if Src_Type=8bpp TLU and Dst_ everted Version 0.07.	MH. Updated registers. Update register names. Updated Sera rs. DMA engine waits for MIU to finish writes before raising onger needed per power management meeting on 05-27-2002 Counter. er. d Update CP_DMA_STAT format.	atch g the				
pdate 2D B0 Boolean Decoding for "No Brush" and et 2D B7 Boolean if Src_Type=8bpp TLU and Dst_ everted Version 0.07.	d Update CP_DMA_STAT format.					
et 2D B7 Boolean if Src_Type=8bpp TLU and Dst_ everted Version 0.07.	•					
everted Version 0.07.	Type==32bpp	Update 2D B0 Boolean Decoding for "No Brush" and Update CP_DMA_STAT format.				
		Set 2D B7 Boolean if Src_Type=8bpp TLU and Dst_Type==32bpp				
adata CD ID2D DASE CD DD DASE CD ID1 D	Reverted Version 0.07.					
puale CI_ID2D_DASE, CI_KD_DASE, CI_ID1_D	Update CP_IB2D_BASE, CP_RB_BASE, CP_IB1_BASE, CP_IB2_BASE and CP_RT_BASE to be 31:5.					
Updated Queue Thresholds and Available Counts per Memory Size Decrease.						
Added note to CP_DEBUG that its unused bits should not be optimized out.						
Update width of microcode write and read registers and add note on microcode loading.						
Add Clock Gating Diagram. Add note that debug bus data I/O is asynchronous.						
Add Pre-Fetching Disable Registers. See the Pre-Fetch Disable.doc document.						
Updated width of the fields in the CP_NON_PREFETCH_CNTRS register.						
Removed PREFETCH_DISABLE_OVERRIDE from CP_Debug register.						
Added Scratch Compare Interrupt.						
Added Boolean and Loop Matching Signals to State Debug Register.						
Miscellaneous Updates.						
Add Debug Registers for Tag Return Status from Memory Hub.						
Add interrupt for Type-0 or Type-1 packets found in an Indirect Buffer.						
Clarification of Pre-Write-Timer and Pre-Write-Limit usage.						
Added oper=comp.						
Added Debug bit to CP_DEBUG register to simplify flow control in the ME pipeline.						
Added Section to Host Programming Considerations.						
in / Max Function Clarification.						
	dded oper=comp. dded Debug bit to CP_DEBUG register to simplify	dded oper=comp. dded Debug bit to CP_DEBUG register to simplify flow control in the ME pipeline. dded Section to Host Programming Considerations.				

ATI Ex. 2067 IPR2023-00922 Page 68 of 448



# 4. Open Issues / Items to Complete (Updated: 05-10-2002)

- What should the "Protected Mode" address range be for PM4 Error Checking? <u>A: This is programmable with the</u> <u>Me\_Init packet.</u>
- 2) Need to add programmable count for the number of DWORD writes that can be issued to the Memory Hub before sending a write confirm. This allows for multiple characters to be sent between write confirmations for Small\_Text and HostData\_Blt packets. A: This is programmable with the Me\_Init packet.
- Should there be both a "single" and "dual" ring mode for managing the Instruction Memory. <u>A: 04-10-2002: S.</u> Morein, A. Gruber, M. Fowler, P. Rogers discussed this and all agreed that it is o.k. to support only one mode. <u>The mode will be "dual ring".</u>
- 4) Should the CP's Micro Engine support byte enables for transactions to the RBBM? Current chips do not, so unless told otherwise the BE from the ME will not be supported. Note that the DMA engines do use the BE to the RBBM, so this is why the CP has the BE on its interface. A: The CP's micro engine will not support byte enables.
- 5) Should "drain-o" event FIFO replace the Pipeline Store DWORD function Need to discuss with Phil. <u>A: 04-03-3002 Discussion with Phil in Orlando. He is o.k. with the "drain-o" event replacing the pipelined store DWORD function. But the events should also write to registers.</u>
- 6) Addition of RT stream set/reset flop in the CP's micro engine. Real-time stream sets the bit when the ME starts processing the RT stream. Event(clear\_rt\_busy) in the real-time stream is used to clear the bit. The bit is output to the RBBM as CP\_RBBM\_rt\_idle.
- 7) Define 2D support requirements for the CRAYOLA CP (I.e. translation of legacy 2D PM4 command packets to shader code equivalent). <u>A. Documented in 2D Appendix and PM4 Specification</u>.
- 8) Define Power Management Support Requirements in CP (i.e. Block Shutdown & Voltage/Clock Determination). Pete P. will call a meeting for this topic. <u>A: Meeting held 01-18-2002. CP control of power management will be</u> <u>within command streams.</u>
- 9) Is it a problem that the writes to the MH take 9 clocks Why not separate the write data from the write address? <u>A: The CP writes DWORDs to communicate semaphores back to the SW for synchronization. There is not a</u> performance requirement for this case, so it is o.k. for this to take at least 9 clocks.
- 10) Does the MH handle the ordering return data from fast requests to the Video Memory that may come after slower requests to the AGP? <u>A: No. Tag information helps CP to re-order the data</u>.
- Define Support of Microsoft High-Priority Streams if different from Real-Time Streams. <u>A: Meeting with</u> <u>MicroSoft indicated that this functionality is covered in the definition of the Real-Time Streams.</u>
- 12) Define Command (PM4) Error Checking Support Requirements. <u>A: Added. See specification.</u>
- 13) Finalized Ring Buffer RPTR update mechanism for CRAYOLA. <u>A: The CP will issue a Pipelined Store DWORD</u> (PSD) write every time it passes a granularity threshold. When the CP gets a pulse back from the RC, it will then write the RPTR.
- 14) The CP may be connected to the Memory Hub via a daisy chain interface. Michael Doggett with discuss this possibility with S. Morein. Until heard otherwise, it is assumed that the CP has a dedicated interface to the Memory Hub. <u>A: 01-14-2002. CP is a dedicated interface to the Memory Hub, but implements the DCC protocol.</u> If the CP is added to a DCC chain, then the DCC wrapper can be used around the CP.
- 15) Define de-allocation protocol for State Management. <u>A: For Instruction (Vertex and Pixel) Memory de-allocation, the CP receives two 3-bit buses from the Sequencer. The contents of these buses are the context that the Sequencer is processing. The CP detects a change on these buses and de-allocates the code associated with N-1 context. For Renderstate, the CP receives a 3-bit bus from the RB and a "valid" bit. When RB pulses the valid bit, the CP will de-allocate the context that is indicated on the 3-bit bus.</u>
- 16) Define requirement to support Per-Draw Command Constants. <u>A: 10-29-2001 Per S. Morein: These are no</u> interest to the Driver folks so it is no longer a requirement for the CP.

	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE			
U	13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	8 of 123			
17)			n CP. <u>A: CP skips immediate data for 2D p</u>	ackets.			
18)	involves no Ring or Indirect But The writes to these buffers will s	s about a very radical change t ffers. Instead, the commands as spill over to buffers that are in he Micro-Engine (i.e. From co	o the way that we give commands to the chi re PIO'd to the CP to dedicated command b video memory. The CP would have logic to mmand FIFOs or from Video Memory). <u>A:</u> <i>ent in the CRAYOLA</i> .	uffers.			
19)	Define DMA function requirements for CRAYOLA and resolve whether the CP still contains the DMA function. <u>A: POR from the CRAYOLA Summit (09-06-2001) is that the GUL/VID DMA functionality is NOT in the design.</u> <u>Real Time Streams can support this functionality and generate an interrupt via a software interrupt mechanism.</u>						
20)	Define CP Output Bandwidth Requirements. (Khan output was increased to 128/bits per clock.) <u>A: 09-19-2001</u> <u>CP output data path is 128-bits to the PA and legacy 2D unit. The output data path to the other units is 32-bits.</u>						
21)	Define MC->CP interface width. <u>A: 09-19-2001 The Input path from the Memory Hub should be 128-bits to</u> provide for the index bandwidth requirements.						
22)	Determine WAIT_UNTIL/ISYNC logic requirements and determine if they are in the CP or RBBM. <u>A: 08-23-01</u> <u>S. Morein states that they should be in the CP. The read operations will however travel down the same path as</u> the initiators so the read of the status will reflect any/all initiators that proceeded.						
23)	Look-Ahead process needs to be added to fetcher logic to find next Indirect Buffer to fetch. When the first IB's last read request is issued, the next IB to be fetched will start. Data will accumulate in the respective IB memory behind the first. <i>A:</i> 09-21-2001 Documented in this specification.						
24)	Multi-pass Overflow Loop logic	Multi-pass Overflow Loop logic (S. Morein). <u>A: 09-20-2001 Documented in this specification.</u>					
25)	Does the CP Micro-Engine Require Floating Point or Data Conversion Hardware? <u>A: No per S. Morein (08-23-2001: 2D code is all in fixed point and if any conversions are required, the data can be pre-converted. Besides, the CP does not handle any of the data for the hardware below.</u>						
26)	performance issue. Therefore it	is o.k. for this to take 9 clocks	4: The writing of a DWORD is assumed to a to issue from the CP. It is planned that the writes fall into the same double-octword.				



## 5. Overview

The Command Processor is a programmable processor that is meant to provide some on-chip intelligence for a Graphics Controller device. The CP architecture has been approached as a special-purpose computing engine, targeted at fetching and interpreting a PROMO4 command stream.

The Command Processor takes on several tasks in a typical Graphics Controller:

- 1) Acts as a receiver of command streams from the video and graphics device driver(s) running on the host CPU. These command streams are read from system memory using bus-mastering on the PCI or AGP bus
- 2) Parses and interprets command packets, as defined in the PM4 Specification, and writes the parsed data to internal modules of the Graphics Controller.
- 3) State Management for the Graphics Controller Managing both Real-Time and Non-Real-Time State Contexts.
- 4) Real-Time Stream Event Engine and Command Parsing.

## 5.1 Assumptions

- 1. There is no requirement to render without the use of the CP (i.e. CP Bypass Rendering & State Management in Driver). There is nothing in the design of the CP or RBBM that precludes this however.
- 2. Incremental and Non-Incremental State Updates from the Driver can be inter-mixed.
- 3. It is assumed that Type-0 incremental updates will be written to context #0 of the GFX decode space. Furthermore, they will not start outside and end in context #0 of the GFX decode space nor will they start inside and end outside context #0 the GFX decode space.
- 4. The design of the command stream pre-fetching logic is implemented as a fixed state machine in the Crayola. It is therefore not possible to add Type-3 packets that require pre-fetched data without modifying the RTL of the CP.

## 5.2 Items Added to CP Design for Crayola

- 1. State Management Control
- 2. "Viz Query A" Support
- 3. Real-Time Stream Support
- 4. Pre-Fetching of Data Streams
- 5. 2D Packet Translation to Shader Implementation
- 6. PM4 Error Checking
- 7. Reg->Reg DMA Transactions
- 8. Multi-Pass Command Stream Support
- 9. Timestamp Synchronization Events
- 10. Implicit Sync Control for 2D/3D Switching Function moved from RBBM
- 11. More Generalized Micro Engine Design

## 5.3 Items Removed From CP Design for Crayola

- 1. GUI / VID DMA Engines per Crayola Summit 09-06-2001. Replaced with single DMA Engine design.
- 2. "Vector Mode" -- 128-bit Immediate Data Output from CP. In all the performance cases, the CP does not supply the immediate data to the VGT. Therefore the output from the CP through the RBBM is only 32-bits. The interface from the Memory Hub is also reduced to 32-bits.
- 3. Pipelined Timestamp that was in the R300 has been replaced with the Timestamp Synchronization Events (VsDone, PsDone, and Cache Flush).
- 4. Push Mode (PIO) has been removed, leaving only Bus Mastering for the CP to fetch command streams.



## 5.4 Bandwidth & Performance Analysis

### 5.4.1 CP Requests to Memory BW Analysis (Update: 10-22-2001)

Assume that the dominant Read request Client is for the Indirect Buffer Data.

Assume that the dominant Write Client is to write Constant Data.

Assume 1.6 GBytes/sec available bandwidth on this bus.

Assuming we need to make 400M peak Triangles/Sec with index data.

Assume 96 bits of indices/triangle (32-bit indices)

So, each 256-bit read request is for ~2.67 Triangles.

Which is ~150M Read Requests/Sec.

This leaves ~250M clocks/sec for Constant Memory writes.

It takes the CP 18 clocks/constant to write the data (Two 256-bit write transfers with address phases).

This provides a constant memory write BW of ~13.8M Constants/Sec (~888 MBytes/Sec MAX).

Data Point (From Dave Gosselin):

"The most stressing character draw from the Island demo is roughly 70 state changes a frame at about 30 frames per second so about 2100 state changes. This for just the characters, Alex would need to tell you about the terrain since I'm not as familiar with that side. These draws update roughly 96 constant vectors which are 4 32bit floats".

Island Demo Characters: 2100 State/Sec \* 96 Constants/State \* 16 Bytes/Constant = 3.076 MBytes/Sec

From Alex Vlachos:

Either most or none of the constant store will change between draw calls. The 2 main things (besides shaders) that break up our draw calls are matrix changes for characters and texture changes. However, I can see us wanting to update smaller portions as we become more comfortable writing shaders and design more flexible shader libraries at the app level.

But for the majority of the time, most or none would be my answer....especially for legacy apps.

## 5.4.2 Packet Performance (Updated: 04-10-2002)

Type-0 packets processed through the Micro Engine (ME) can take at most 2 clocks per DWORD per S. Morein on 04-10-2002.

State packets should get give a DWORD per clock.

Packet Locations for Performance Cases:

- Set\_State Packets will be in the frame buffer (Local Memory) for the performance case. (P. Rogers)
- Load\_Constant\_Context These may change frequently and be bigger, so they may be in AGP for the performance case. (P. Rogers)
- 2D Packets These will either be in the Ring Buffer (AGP) or in an Indirect Buffer (Local Memory). (P. Rogers)
- 3D\_DRAW\_INDX This packet is for performance. This packet is important for cases with lots of lists of a small number of indices in each list. This is a common situation in benchmarks. (P. Rogers)

	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	13 March, 2001	[TIME \@ "d MMMM,	CP Spec: Version 0.26	11 of
5.4.3 <u>Analysis</u>	s for Outstanding Requests To	Cover AGP Latency (Update	<u>d: 03-13-2003)</u>	
Clock Ratio = 4	Clock Ratio = 444Mhz / 66MHz = 6.72 => AGP provides a Double Octword every 6.72 core clocks to Memory Hub			
AGP Latency =	AGP Latency = 35 System Clocks * 6.72 = 235 Core Clocks			
· · ·	So, CP needs 235 DWORDs storage to hide full AGP latency. However, this is not needed as a result of experiments on R300. The following text is a summary from an e-mail discussion:			<b>R</b> 300.

In an attempt to summarize:

1. Table from Phil's e-mail:

Mem Depth Use

AGP 200 PM4 RingBuffer (subject to Jeffrey's testing)

AGP 200 Indirect Buffer 1

LM 150 Indirect Buffer 2

LM 150 State AGP 300 Real Time CBs FB 70 Real Time State

-----

2. The R300 experiment that was run for 2D showed that there was less than a 1% difference in the scores between a ring buffer setting of 0x0A (80 DWORDs) and 0x5C (736 DWORDs).

 Also, Andy commented that the AGP latency that should be used is 30-35 clocks instead of 50. This gives a DWORD storage requirement of 235 instead of 336.

So would you agree with this update:

Mem Depth Use

AGP 128PM4 RingBuffer {Gave 512 - IB1 - IB2, which is still more than 80 DWORDs from R300 experiment}AGP 232Indirect Buffer 1 {Adjusted up to reflect 35 clock agp latency & Rounded to multiple of 8 DWORDs}LM 152Indirect Buffer 2 {Rounded to a multiple of 8 DWORDs}

= 512

 LM
 152
 State {Rounded to a multiple of 8 DWORDs}

 AGP
 288
 Real Time CBs {Gave 512 - State - RT State, which is greater than 235 storage for 35 clock latency}

 FB
 72
 Real Time State {Rounded to a multiple of 8 DWORDs}

= 512



## 6. Host Programming Model Description

This section describes the manner in which the host CPU communicates with the graphics controller chip.

## 6.1 Pull Model

The *Pull Model* utilizes bus-mastering on the part of the graphics controller, as it actively goes out and reads from an area of system memory in which the host CPU has previously placed command information. This information is in one of two forms:

- A sequence of register writes to setup the state of a processing engine on the graphics controller, and then starting the engine running. Typically, engines are started as a side-effect of writing to a special "trigger" or "initiator" register.
- 2) A sequence of *Command Packets*, which are a "compressed" way of conveying the command information to the graphics controller, relying on an intelligent processor in the graphics controller to convert the command packets into register writes to other processing engines in the graphics controller.

An important part of the pull model is how the host and the graphics controller manage access to the shared buffer in system memory. This is discussed in the following section.

### 6.2 Ring Buffer Management

When the Graphics Controller is set to operate in the bus-mastering mode (pull model), the host application, say a driver, has to allocate a block of system memory as a buffer for the *command packets* it issues to the Graphics Controller. The command packets, or simply packets, instruct the Graphics Controller to carry out operations such as drawing objects on the screen. This memory block is treated as if it is a ring that allows the packets to be placed into and taken away from the memory in a circular manner, thus the name *Ring Buffer*.


The Ring Buffer is a shared memory space between two cooperating processors. It is used to implement one-way communication from the Host processor (the Writer) to the Graphics Controller (the Reader). Each processor must maintain the state that it believes that the Ring Buffer is in. The state is composed of:


- □ Buffer Base: The address of the beginning of the buffer.
- □ Buffer Size: The size of the buffer.
- □ Write Pointer: The address that the Host is writing to.
- □ Read Pointer: The address that the Graphics Controller is reading from.

In order for the Ring Buffer to work properly, both processors must maintain a consistent view of this state. The Buffer Base and Buffer Size are generally initialized when the system is first brought-up, and rarely changed after that point. It is a simple task to initialize both the Reader's and the Writer's copies of this state. The Read and Write Pointers, on the other hand, change quite frequently as the Ring Buffer is in operation. In order to achieve consistency, when the Writer (the host) updates the Write Pointer, he must send that value to the Reader's (the Graphics Controller's) copy of the Write Pointer. And similarly, when the Reader updates the Read Pointer, he must send that value to the Writer's copy of the Read Pointer.

Packets are placed into the memory block, or buffer, from the beginning towards the end, i.e., from lower addresses toward higher addresses. Once the data placement hits the end, it starts from the beginning again. Meanwhile, the packets are consumed from the head of the queue in a manner similar to how they were placed.

Figure 6-1 illustrates how the ring buffer operates when combined with the bus-mastering operation.





In the figure, packets are placed into the buffer in a counter-clockwise order, forming a *packet queue*. The first packet in the queue is denoted by  $P_1$ , and the last by  $P_n$ . The start of the queue,  $P_1$ , is pointed to by the Read Pointer(s). The memory portion that is not occupied by packets is called the *free area*, and it is pointed to by the Write Pointer(s).

Initially, both the read and write pointers may point to the same location of the ring buffer, e.g. the start of the memory block. The two pointers pointing to the same location of the ring buffer generally implies one of two situations. One is that the buffer is empty, and the other is that the buffer is full. We want to define this situation as an empty buffer. To resolve the ambiguity of both pointers being equal, we must prevent the case of a full buffer from ever happening. It is the Host's responsibility to ensure that there is at least one free location in the buffer.

On the host side, the driver places command packets into the free area of the ring buffer, and informs the Graphics Controller of any changes to the Write Pointer by writing directly to the Write Pointer register inside the Graphics Controller. The host tracks free-space in the buffer by comparing its Read and Write Pointers, and suspends writing if the buffer becomes (almost) full.

On the Graphics Controller side, packets are taken away one-by-one from the head of the packet queue, pointed to by its Read Pointer, through the Host Bus Interface, and placed into the Command Packet Buffer. As the Graphics Controller updates its copy of the Read Pointer, it uses a bus-mastering write to update the Host's copy of the Read Pointer, residing in a shared memory location. The Graphics Controller has a register that holds the memory address of where the Host's Read Pointer resides, and uses that for the address of the bus-mastering write. The Graphics Controller tracks free-space in the buffer by comparing its Read and Write Pointers, and suspends reading if the buffer becomes empty (i.e., Read Pointer == Write Pointer).

To reduce traffic on the system memory bus, the Graphics Controller should not update the Host's copy of the Read Pointer every time it changes on the Graphics Controller side. To facilitate this, we have adopted a concept of a *block* of DWORDs in the packet queue. The Graphics Controller will update the host's copy of the Read Pointer every time it has consumed a "block's-worth" of data from the ring buffer. The other time when the Graphics Controller will update the Read Pointer is when it thinks that the packet queue is empty. The size of the block is programmable, to allow the programmer to trade-off the amount of time the system bus spends doing real data transfer vs the amount of time it spends on the communication overhead of updating read/write pointers. Larger block sizes tend to reduce communication overhead, at the "expense" of reducing the number of blocks in the queue, which reduces the amount of "slip" (or de-coupling) between the Host and the Graphics

CP Spec CRAYOLA.doc -- 171521 Bvtes \*\*\* @ ATI Confidential. Reference Convright Notice on Cover Page @ \*\*\*

ATI Ex. 2067 IPR2023-00922 Page 75 of 448



### Controller.

To reduce traffic on the system memory bus, the driver may want to minimize the frequency of accesses to its copies of the Read and Write Pointers. To minimize reads of the Read Pointer, it can check them once, calculate an amount of free space, and then decrement a local copy of the amount of free space as it adds packets to the queue. When it sees that the free-space is small (queue nearly full), it can start this procedure over again. (Its copy of the Read Pointer may have changed since the last time he read it.) The host also has the option of updating the Graphics Controller's Write Pointer on a less-frequent basis than with every write he does to the packet queue, possibly on a block-basis similar to the Graphics Controller's Write Pointer may add latency to the Graphics Controller's response to this command packet. Also, the host must be careful to update the Graphics Controller's copy of the Write Pointer if it wants the Graphics Controller to read from the queue until it is empty.

When the queue has become (almost) full, the host will have to poll the Read Pointer until space becomes available. In certain systems (Pentium II for example), this polling will stay within the processor cache, thus avoiding traffic on the system bus, and the snoop logic of the host CPU will take care of maintaining consistency between the main memory and the processor cache when the Graphics Controller performs its bus-mastering write of the Read Pointer. It is important to note that the Read Pointer must reside in PCI space in order for this snoop technique to work. AGP writes are not snooped.

## 6.3 Indirect Buffer Management

The Command Processor has the capability to read commands from other locations in memory, outside of the Ring Buffer. These locations are known as Indirect Buffer1 and Indirect Buffer2. This is accomplished as follows: there is a packet in the Primary command stream (being read from the ring buffer) which sets up the Indirect Buffer1 Address and Size registers of the Command Processor. The writing of the Indirect Buffer1 Size register triggers the Command Processor to begin fetching the new stream from the provided address. The last packet to be parsed from the Primary stream is the one that sets the Indirect Buffer1 Address and Size registers. The CP then begins fetching data from Indirect Buffer1. The data stream in Indirect Buffer1 may set up the Indirect Buffer2 Address and Size registers of the Command Processor. As before, writing of the Indirect Buffer1 Size register triggers the Command Processor to begin fetching the new stream from the provided address. The last packet to be parsed from the Indirect Buffer1 stream is the one that sets the Indirect Buffer2 Address and Size registers. The CP fetches the correct amount of data from Indirect Buffer2 until The Buffer2 Size is exhausted; it then returns to its interpretation of packets from Indirect Buffer1. The CP fetches the correct amount of data from Indirect Buffer1 until the Buffer1 Size is exhausted; it then returns to its interpretation of packets from the Primary Stream (being read from the ring buffer).

Indirect State Data buffers are only supported for non-real-time command streams.



.0. 11.4

۵ IIII

## 6.4 Data Coherency Management

### 6.4.1 <u>Ring Buffer Fetching Coherency</u>

The Rage128 product revealed a weakness in some motherboard chipsets in that there is no mechanism to guarantee that data written by the CPU to memory is actually in a readable state before the Graphics Controller receives an update to its copy of the Write Pointer. In an effort to alleviate this problem, we've introduced a mechanism into the Graphics Controller that will delay the actual write to the Write Pointer for some programmable amount of time, in order to give the chipset time to flush its internal write buffers to memory.

There are two register fields that control this mechanism: PRE\_WRITE\_TIMER and PRE\_WRITE\_LIMIT. A timer-counter is associated with the PRE\_WRITE\_TIMER and a limit-counter is associated with the PRE\_WRITE\_LIMIT. There is also a staging register placed "in front of" the actual Write Pointer register of the CP.

All host CP\_RB\_WPTR writes go into the staging register and are held there until one of two events occurs:

(1) The timer-counter of PRE\_WRITE\_TIMER has expired; or

(2) The host has written the staging register PRE\_WRITE\_LIMIT times - decrementing the limit-counter to zero

When one of these conditions is satisfied the staging register contents is written to the ring's write pointer – initiating fetch requests.

The timer-counter is seeded with PRE\_WRITE\_TIMER every time the host writes to the Write Pointer register address (CP\_RB\_WPTR). The limit-counter is seeded with the PRE\_WRITE\_LIMIT every time the ring's write pointer is updated or whenever the PRE\_WRITE\_LIMIT is written by the host.

This implementation does not **guarantee** a certain time-delay between the host write to the Write Pointer, and the Graphics Controller read of the system memory; because the host could flood the Graphics Controller with multiple writes (more than the PRE WRITE LIMIT) in a short amount of time, thus overriding the time-delay imposed by the PRE WRITE TIMER.

Additional Notes:

- 1. Programming the PRE\_WRITE\_TIMER and PRE\_WRITE\_LIMIT to zero disables the delay function.
- 2. It is valid to set the PRE\_WRITE\_LIMIT to zero and the PRE\_WRITE\_TIMER >0. This will result in a fixed delay without a write limit.
- 3. Setting the PRE\_WRITE\_LIMIT > 0 and the PRE\_WRITE\_TIMER to zero is invalid as this setting may never update the ring's write pointer. The logic detects this case and will result in no delay being applied to the ring's write pointer update.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[TIME \@ "d MMMM,	CP Spec: Version 0.26	16 of

#### 6.4.2 Micro Engine Write Data Coherency (Updated: 07-20-2002)

The CP writes data to external memory, which is later read by the graphics pipeline. The CP controls when the consumers of this information can issue read requests in order to make sure that the data is written to memory before being consumed. The CP controls the consumers of the data by using the write confirmation signal it receives from the Memory Hub.

The following data applies:

- 1. 2D Brush Data The Micro Engine issues write confirmation on the last DWORD write and issues a SC\_WAIT\_WC event initiator to the Scan Converter (SC). The ME does not wait. Instead the event initiator written to the SC is used to throttle the SC's processing of the next packet until the write confirmation occurs the assertion of the CP\_SC\_wc\_inc signal.
- 2. 2D Palette Data Same as the 2D Brush.
- 3. 2D Immediate Data Same as the 2D Brush.
- 4. Constants The Micro Engine issues the write confirmation on the last DWORD write. The ME does not wait. The Pre-Fetch Parser will stall a Load\_Constant\_Context packet if its write confirm counter is not zero. The PFP's counter is decremented by the ME when it receives confirmation from the Memory Hub.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	17 of

#### 6.4.3 VGT DMA Draw Initiator Deadlock Avoidance (Update: 02-05-2002)

The CP's Pre-Fetch Parser (PFP) issues index DMA requests to the VGT by writing the VGT\_DMA\_BASE and VGT\_DMA\_SIZE registers for the DRAW\_INDX packets. Because we desire to hide the fetch latencies of the index DMA operations, these DMA requests are issued long before the corresponding DRAW\_INITIATOR is sent to the VGT. Both the DMA request and the DRAW\_INITIATOR enter the VGT through the same interface. So, care must be taken so as not to write so many DMA requests that the interface into the VGT is backed-up. This would block the ability for the CP to write the DRAW\_INITIATOR. If this happens then the chip is deadlocked.

To prevent this situation, the RBBM will increment a counter every time it writes the VGT\_DMA\_SIZE register. The counter is decremented when the RBBM writes to the VGT\_DRAW\_INITIATOR register with the SOURCE\_SELECT field set to "VGT DMA Data" is sent to the Global Register Bus.

The RBBM will stop issuing index DMA requests to the VGT when the count value is greater than a programmable threshold.



. . . . .

### 6.5 Command Stream Synchronization

#### 6.5.1 <u>WAIT UNTIL</u>


In the RBBM, there is an event engine that can be used to synchronize the sending of transactions to the Register Backbone based on status signals from its clients. The CP also has a mechanism that can directly provide the Host with knowledge of command status. This mechanism is the eight "SCRATCH" registers and their associated functionality.

### 6.5.2 SCRATCH REGISTERS

Associated with the eight "SCRATCH" registers in the CP is a scratch address register and a write mask. When a scratch register is written, the CP will subsequently write its value to a location equal to what is programmed in the SCRATCH\_ADDR register plus the number (0 to 7) of the scratch register. The writing of the scratch register's value by the CP is qualified by the register's write mask (SCRATCH\_UMSK).

So, at the end of processing an Indirect Buffer, for example, a Type-0 packet can be inserted that writes a data pattern to SCRATCH\_REG1. The driver software can poll the external location SCRATCH\_ADDR+1 and when it changes to the value that was inserted in the Type-0 packet, the Driver will "know" that the CP has completed parsing the indirect buffer up to that point. Note that this status only indicates that the CP has fetched the data to that point. The data still may be being used by the rest of the pipeline.

An interrupt is also associated with the scratch registers, which is asserted when the scratch register pair selected is written to memory and is greater than or equal to the pair of values written by the Driver. The following diagram illustrates the generation of this interrupt.



# Scratch Register Compare Interrupt

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	19 of

#### 6.5.3 Vertex Shader Done Event (Updated: 04-12-2002)

The Vertex Shader Done (VSD) event allows the Driver to have a pipelined timestamp indicating the usage completion of a vertex shader by the Sequencer.

The Driver sets-up the VSD event by sending the CP the EVENT\_WRITE PM4 packet. When the CP processes this packet it initializes the write-back with the address and data supplied in the packet and sends an event initiator down the pipeline to tell the Sequencer to report when it is done with the vertex shader.

When the Sequencer is done, it sends a "vertex shader done" event back to the CP which causes the write-back of the data to the external memory address supplied in the EVENT\_WRITE PM4 packet.

#### 6.5.4 Pixel Shader Done (Updated: 04-12-2002)

The Pixel Shader Done (PSD) event allows the Driver to have a pipelined timestamp indicating the usage completion of a pixel shader by the Sequencer.

The Driver sets-up the PSD event by sending the CP the EVENT\_WRITE PM4 packet. When the CP processes this packet it initializes the write-back with the address and data supplied in the packet and sends an event initiator down the pipeline to tell the Sequencer to report when it is done with the pixel shader.

When the Sequencer is done, it sends a "pixel shader done" event back to the CP which causes the write-back of the data to the external memory address supplied in the EVENT\_WRITE PM4 packet.

#### 6.5.5 <u>Cache Flush Done (Updated: 04-12-2002)</u>

The Cache Flush Done (CFD) event allows the Driver to have a pipelined timestamp indicating that the Renderer Common (RC) has completed flushing its cache.

The Driver sets-up the CFD event by sending the CP the EVENT\_WRITE PM4 packet. When the CP processes this packet it initializes the write-back with the address and data supplied in the packet and sends an event initiator down the pipeline to tell the RC to report when it has completed flushing its cache.

When the RC is done, it asserts the RC\_CP\_cache\_flush signal to the CP, which causes the write-back of the data to the external memory address supplied in the EVENT\_WRITE PM4 packet.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001		CP Spec: Version 0.26	20 of

#### 6.5.6 Direct Semaphore Writes (Updated: 04-12-2002)

For Crayola, a direct semaphore write command packet is included – Mem\_Write. This packet contains an external memory address and data. When the CP processes the packet it writes data to the specified address. See the Crayola PM4 Specification for details of this command packet.

#### 6.5.7 Interrupt Generation (Updated: 05-10-2002)

The CP has the ability to generate interrupts from the command streams. Three registers - CP\_INT\_CNTL, CP\_INT\_STATUS, and CP\_INT\_ACK - control operation of the interrupts within the CP. All the CP interrupts are logically OR'd to generate a single interrupt to the RBBM.

The CP\_INTERRUPT PM4 packet provides the ability to generate an interrupt. The Micro Engine (ME) sets the appropriate interrupt status flag based on the stream (Primary, IB1, IB2, RT\*) stream that contained the CP\_INTERRUPT packet.

The CP's DMA engine generates an interrupt, which is reported in the CP\_INT\_\* registers.

### 6.5.8 <u>Non-Queued WAIT Until</u>

The CP PM4 specification has the "WAIT\_GUI\_IDLE" command packet. This writes to the NQWAIT\_UNTIL register in the RBBM that stalls subsequent writes from the CP until the GUI is idle. Note that the stall point is before the Command FIFO and Event Engine in the RBBM. The stall affects both "queued" and "non-queued" data.

#### 6.5.9 DMA Synchronization with Command Stream

The CP has a DMA engine that can be synchronized with the non-real-time command stream. A CP\_SYNC bit can be set when a DMA is initiated which performs this synchronization.

### 6.5.10 <u>2D ←→ 3D Synchronization (Updated: 05-08-2002)</u>

The CP implements auto-synchronization control between 2D and 3D switching. A 2D packet can be held-up until the 3D is idle or a 3D packet can be held-off until the 2D is complete.

Per Andy Gruber: I'd like to see this controlled by 2 Bits - 1 for 2D > 3D and 1 for 3D < 2D. It would be nice if these bits could be changed 'dynamically' by a type 0 packet such that a 2D driver than needed to do a scaled blt (3D operation) could do:

Normal 2D PM4 packet

Packet to turn off synchronization

3D Packet for Scale Blt

Normal 2D PM4 packets

Packet to restore synchronization

This would allow the driver to intermix 2D and 3D packets without suffering the synchronization penalty (but only under the control of a sophisticated driver).

The synchronization occurs in the Micro Engine. The RBBM also has an implicit synchronization control register for WAIT\_IDLEGUI and CPSCRATCH\_IDLEGUI as in previous chips.



#### 6.6 State Management

#### 6.6.1 <u>Overview (Updated: 04-15-2002)</u>

There is one context in the CRAYOLA which is applicable to both Renderstate and Constants. The CP assigns this context in a rotating manner (i.e. 0,1,2,3,4,5,6,7,0,1,...). The instruction code (Vertex and Pixel Shaders) is associated with a context, but the Instruction Memory (IM) pointers are managed by the CP. The IM is large enough to store shader programs for multiple contexts.

The context of the state is reported to the rest of the graphics pipe via the DRAW\_INITIATOR. The DRAW\_INITIATOR is sent for every primitive is in the context registers. By the CP writing the DRAW\_INITIATOR to the assigned context, it tells the rest of the chip the assigned context.

Real-Time is always assigned state context zero. Real-Time streams are disabled as a default. The PM4 packet ME\_INIT can be used to enable/disable real-time streams. A read-only status bit RTS\_ENABLE in the CP\_STATE\_CNTL register can be read to determine if the CP has real-time streams enabled. When enabled, RTS uses context 0, which is then unavailable for non-Real-Time stream processing. In this case, the CP will assign the following contexts for non-real-time: 1,2,3,4,5,6,7,1,...

#### 6.6.2 <u>Type-3 PM4 Packet State Management (Updated: 04-14-2003)</u>

For state management via Type-3 PM4 packets, the CP has the following packets available:

- 1. Set\_State Sub-Block data, Vertex Shader, and Pixel Shader Updates.
- 2. Set\_Constant Constant Update (ALU, Texture, Loop, Boolean, and Reg)
- 3. Load\_Constant\_Context CP fetches previously stored constants into chip.
- 4. Invalidate\_State Invalidates Constant Pointers, Shader Code Pointers, and one or more Sub-Block Pointers for a given sub-block.

#### 6.6.3 <u>Type-3 Fetched State (Updated: 01-30-2002)</u>

The CP fetches the following state data:

- 1. Shader instruction code (Vertex and Pixel) The CP maintains the relative pointers to the Instruction Memory.
- 2. Constants Embedded in the Command Stream (Set\_Constant) or in a separate buffer (Load\_Constant\_Context).
- 3. Renderstate that is contained in sub-blocks.

The CP instructs the VGT to fetch the indices associated with the DRAW\_INDX packet and supports the legacy 3D\_DRAW\_INDX\_2 packet.

#### 6.6.4 State Buffer Synchronization (Updated: 01-30-2002)

The CP can notify the Driver of the consumption of the sub-block buffers by the "store DWORD" mechanism. This is not an automatic process however. The Driver needs to place a MEM\_WRITE PM4 packet after the SET\_STATE packet to generate the semaphore DWORD write for this synchronization.

#### 6.6.5 <u>State Context Switching (Updated: 07-18-2002)</u>

The CP manages the context switching for the graphics pipeline. It assigns the context and stalls updates to the graphics pipe if a context is not available. The CP supports both "incremental" and "pointer-based" updates of the state data. "Incremental" is just a fancy term for the use of Type-0 packets. "Pointer-Based" is another fancy term to indicate that state data is updated by one of the following packets: Set\_State, Set\_Constant, Load\_Constant\_Context, and Im\_Load. Note that Type-1 packets cannot address the GFX decode spaces, so they cannot be used to update context-based Renderstate.

When the CP detects the need for a context switch, it does the following:

- 1. Writes the *VGT\_EVENT\_INITIATOR* register with the "Context\_Done" ID set. This is used at the end of the pipe for reporting that the context is completed (i.e Causes RC to generate the RC\_CP\_Context\_Done signal).
- 2. Assigns the next available context and waits until it is available. For instruction updates, the CP also waits for enough Instruction Memory to be available to fit the context's instruction code update (Vertex and Pixel Shaders).
- 3. The CP tells the graphics pipe to copy the prior GFX state set to the assigned GFX state set. The CP does this by writing to the *GFX\_COPY\_STATE* register at the assigned context. The lower 3-bits of the GFX\_COPY\_STATE value is the context that the state should be copied from.
- The CP then writes the new data to the assigned state set by processing the "Incremental" and/or "Pointer-Based" packets.
- 5. After the first "state update" packet is processed, the STATE\_CONTEXT\_DIRTY flag is set so that consecutive "state update" packets do not also generate new contexts. Note that the STATE\_CONTEXT\_DIRTY flag is visible in the CP\_STATE\_CNTL register.

The need for a context switch is determined by the occurrence of the first "incremental" packet to a GFX decode space (Driver writes to context #0 by the defined protocol) after a "Draw" packet or the first "Pointer Based" packet, which does not have a pointer match for prior state, following a "Draw" packet.

Note that when the CP powers-up, the context is defaulted to '0' and the STATE\_CONTEXT\_DIRTY flag is set. Real-Time processing is also disabled. If real-time is subsequently enabled, the CP will issue a GFX\_COPY\_STATE write from 0 to 1 for the non-real-time processing before submitting any non-real-time writes.

Then, when the first "Draw" packet is processed, the CP will clear the STATE\_CONTEXT\_DIRTY flag so that a new context will be assigned on the next "state update" packet.

The CP recognizes the following packets as "state update" packets:

- 1. Type-0 to the GFX decode space. CP will write the Type-0 packet's data to assigned GFX context registers.
- 2. Set\_State with a Pointer Mismatch.
- 3. Set\_Constant.
- 4. Load Constant Context with a Pointer Mismatch.
- 5. Im\_Load with a Pointer Mismatch.
- 6. Im\_Load\_Immediate.
- 7. Set Scissors.
- 8. Load\_Palette.

It is assumed that Type-0 incremental updates to the GFX decode spaces will not span outside context #0 of the GFX decode space. They will not start outside and end in the GFX decode space nor will they start inside and end outside the GFX decode space.



5 1111

The CP recognizes the following packets as "Draw" packets:

- 1. Draw\_Indx Multiple can be sent per context.
- 2. 3d\_Draw\_Indx\_2 Multiple can be sent per context.
- 3. All 2D Packets Except:
  - a. Ply\_NextScan
  - b. Set\_Scissors
  - c. Load\_Palette
  - d. 2D\_Endian\_Mode
- 4. Mpeg\_Index
- 5. Viz Query

All other packets do not assign a new context when processed.

#### 6.6.6 Constant Read/Write Coherency (Updated: 10-09-2002)

The CP issues read requests for constant data (LOAD\_CONSTANT\_CONTEXT) at the Pre-Fetch Parser (PFP) and issues external memory writes of constant data at the Micro Engine (ME). These read and write operations however can be consecutive in the command stream.

The CP must ensure that a read operation at the PFP gets all the constants that are written from the ME. To do this the PFP implements a "constant write counter" that increments when it processes a Set\_Constant packet. When the ME processes the Set\_Constant packet, it writes the last DWORD for the constant with a "write confirmation". When the write has completed, as indicated from the de-assertion of the MH\_CP\_writeclean signal, the MIU sends a pulse to the ME, which then generates a pulse to the PFP to decrement the "constant write counter". The PFP stalls the processing of the LOAD\_CONSTANT\_CONTEXT packet until the "constant write counter" is zero.


ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	24 of

### 6.6.7 Instruction Memory Management (Updated: 05-10-2002)

The CP manages the loading of the shader code Instruction Memory (IM).

From the CP's perspective, the Instruction Memory (IM) is a single memory, which is divided into sections – one for Vertex shader code, one for Pixel shader code, and a third for Real-Time & Shared shader code. Programmable thresholds are maintained for dividing this memory. The Micro Engine uses the Vertex and Pixel shader base addresses in determining where to write the shader instructions for the Set\_State, Im\_Load, and Im\_Load\_Immediate packets. The ME\_INIT packet is used to program these partition values. See the PM4 Specification for details.

Note that free space in the Real-Time section of the IM can also be used for subroutines (i.e. Shared Code) if needed. Figure 6-2 shows the CP's view of the instruction memory.



ATI Ex. 2067 IPR2023-00922 Page 86 of 448

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	25 of

#### 6.6.8 Hardware Resources for State Management (Updated: 04-14-2003)

The State Management (SM) functionality is mostly implemented in the Micro Engine (ME) via specific command packets. See the State Management Packets section of the CRAYOLA PM4 Specification for details.

Hardware Resources for the Micro Engine:

- Eight Sub-Block Registers store the Sub-Block State Pointers and sizes. These are located at the Pre-Fetch Parser (PFP) Logic. Each Sub-Block Pointer registers stores the last address pointer used in the context determination scheme.
- 2. Vertex Shader Base and Size storage Used by the Pre-Fetch Parser to determine whether to fetch the instruction code in the Set\_State packet.
- 3. Pixel Shader Base and Size storage -- Used by the Pre-Fetch Parser to determine whether to fetch the instruction code in the Set\_State packet.
- 4. ALU Constant Base Address Used by Pre-Fetch Parser to determine whether to fetch the ALU constant data associated with a Load\_Constant\_Context packet.
- 5. Texture Fetch Constant Base Address Same as ALU, but for Texture Constants.
- 6. Loop Constant Base Address Same as ALU, but for Loop Constants.
- 7. Boolean Constant Base Address Same as ALU, but for Boolean Constants.
- 8. Register Base Address Same as ALU, but for register updates using the Set\_Constant and LCC packets.
- 9. Offset Values for Each of the Sub-Blocks within the GFX decode space Driver programs these with the ME\_INIT packet during initialization.
- 10. 2D Indirect Buffer Base and Size The Driver programs these values during initialization. The CP automatically fetches indirect buffer for 2D state on switch from 3D to 2D.
- 11. Instruction Memory Partioning Pointers ME uses pointers in managing the instruction memory ring(s).



## 6.7 "Viz Query A" Support (Updated: 11-05-2001)

"Viz Query A" (henceforth just "Viz Query") support allows a number of "DRAW\_INDX" packets to be omitted from the rendering process (by CP discard) based on the result of a prior (set of) draw packet's total invisibility.

The CP receives "DISARD" flags from the Scan Converter (SC), which indicate the visibility of the indices in the draw packet.

The driver issues "DRAW\_INDX" packets with the VIZQ\_USE flag set, which specifies that a visibility test is to be performed. The index identifying which query to use is also provided. The CP then discards the entire packet if the DISCARD flag is set.

The CP has an interface from the Scan Converter to update the DISCARD flags. The DISCARD flags are stored internal to the CP in registers. The Driver can use Type-0 packets to clear/invalidate the flag results.

See the VIZ\_QUERY packet definition in the CRAYOLA PM4 Specification for more details on the protocols associated with Viz Query.

### 6.8 Predicated Packet Support (Updated: 08-26-2003)

Predicated packet support allows Type-3 packets to be discarded from the command stream that fail the bin compare test. All Type-3 packets with bit 0 set in their header will be tested against the Bin registers (if bit 0 is cleared the packet will proceed without the test). If the test passes, the packet will proceed through the CP for processing, otherwise it will be discarded if the test fails.

The test is setup by the drivers via 2 PM4 packets. There are BIN\_MASK\_HI & BIN\_MASK\_LO registers that represents the current driver defined bin category and are set by the SET\_BIN\_MASK packet. There are also a BIN\_SELECT\_HI & BIN\_SELECT\_LO registers that represents the bin category of the subsequent command stream data and are updated by the SET\_BIN\_SELECT packet. Once these registers are set, the CP can then compares the Bin registers for subsequent predicated Type-3 packets.

See the PM4 Command Specification for further details.

#### 6.9 Multi-Pass Shader Support (Updated: 02-06-2002)

The CP supports the Multi-pass shader support requirement by being able to execute a single Indirect Buffer multiple times. The Type-3 INDIRECT\_BUFFER packet has a MULTIPASS flag in its definition. When set, the CP will stop pre-fetching consecutive indirect buffers until it receives confirmation from the Scan Converter that it should either loop or continue. If a loop is required, the Pre-Fetch Parser (PFP) in the CP will re-fetch the same Indirect Buffer. If the CP is told to continue, the PFP will just go to the next command packet in the command stream.

There is no restriction on the number of times an Indirect Buffer can be re-fetched.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	27 of

## 6.10 Error Checking / Command Buffer Validation (Updated: 05-29-2002)

The goal for CRAYOLA is to have the CP perform some error checking/validation of the fetched command streams in order to recognize erroneous data. This erroneous data may be from Driver bugs, corruption due to bugs on the system bus or memory, or even hostile software attacking the command buffers.

All of the error checking is implemented in the Micro Engine (ME). Since the error checking degrades performance, it is intended only for debug. To enable these features, the microcode needs to be recompiled with UCODE\_DEBUG defined.

Error Checking / Validation Options:

- 1. Checksum logic Computes checksum on the in-coming command stream data and compares to known checksum. Performing checksums on the command streams may cause the performance to degrade. <u>This option is therefore not implemented in the CRAYOLA Command Processor</u>.
- Reserved/Unused Bit Checking The Micro Engine looks at "reserved" or "unused" bits in the command packet headers to determine if the header is valid. Note that the Driver has to ensure that the "reserved" bits are always set to '0'. This level of protection is enabled by the ME\_INIT packet. The RESERVED\_BIT\_ERROR interrupt is asserted if an error occurs.
  - a. Type-0 Packet Header No "Reserved" bits exist to check.
  - b. Type-2 Packet Header Reserved bits are 29:0 Not Checked. Drivers Use the Reserved Bit Fields.
  - c. Type-3 Packet Header Reserved bits are 7:0
- 3. Checking for Valid Opcodes in the Command Packet Headers -- CP has a valid Opcode table which is part of the microcode image. The test is performed in the Micro Engine (ME). This level of protection is always enabled in the CRAYOLA CP. The OPCODE\_ERROR interrupt is asserted if an error occurs.
- 4. Putting Special fixed packets at the beginning of valid Command Buffers (Indirect and Real-Time) -- The CP checks for the IB\_PREAMBLE packet before continuing on with the processing of the Indirect Buffers. This level of protection is enabled by setting the IB\_START\_CHECK\_ENABLE bit in the ME\_INIT packet. The IB\_ERROR interrupt is asserted if an error occurs.
- 5. A bit could be set that limits the CP's writing to certain locations of the register map (i.e. Limiting access of the command packets to the first portion of the register map that re-programs the PLLs etc.). This level of protection is enabled by setting the PROTECTED\_MODE\_ENABLE bit in the ME\_INIT packet. The PROTECTED MODE ERROR interrupt is asserted if an error occurs.

Error Recovery Options:

- 1. Stop and Notify Driver Upon recognition of the error, the CP notifies the driver either via an interrupt and / or writing a semaphore value. The notification via an interrupt is what is implemented in the CRAYOLA CP.
- Attempt to Recover If an error is detected in an Indirect or Real-Time Stream Buffer, the CP should skip over the entire buffer and return control back to the Primary Command stream. An error detected in the Primary Command Stream should just halt the CP. Either way; the CP should probably notify the Driver that an error has occurred. <u>The</u> <u>CRAYOLA CP does not implement any recovery algorithm</u>.

When the CP detects an error it raises an interrupt and stops. The CP's soft reset needs to be used to clear the error condition.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	28 of


## 6.11 System Bug Fixes with the CP (Updated: 01-30-2002)

The CP has been used in prior projects to work-around hangs and other bugs that arise post-silicon. The following list highlights how the CP has been used in the past for this purpose:

- 1. Addition of Extra Data writes to Registers in Command Stream Used to reset or force constants to registers. Constants are embedded in the microcode.
- 2. Re-Ordering of Command Stream Data writes.
- 3. Saving Data Writes for Future Use in Other Command Packets Data typically saved to CP's micro-code RAM then used by other Type-3 command packets.
- 4. Swapping/Data Alignment within Specific DWORDs of Command Packets This is somewhat restrictive in the current CP implementation.
- 5. Late Addition of Type-3 Command Packets.

It is planned that the CRAYOLA CP will provide these same capabilities. It is also possible to provide the following:

- 1. More-Generalized Data Swapping Capabilities
- 2. More-General ALU Operations (Add, Subtract, Multiply)
- 3. Addition of Logic Operations to CP Micro Engine For Data Masking/Setting/Negation
- 4. Generalize Data Shifting Operations (i.e. Single-Clock Data Shifts/Rotates: Left/Right)



1)		equence is the minimal power-up initialization sequence for the CP: ogram the CP_RB_CNTL register with the appropriate Ring Buffer settings.
2)		ogram the CP RB BASE register with the base address of the Ring Buffer.
3)		rite the CP_RB_RPTR_ADDR register with the Ring Buffer reporting address if the CP is to write the ring iffer read pointer back to memory (i.e. CP_RB_CNTL.RB_NO_UPDATE = 0).
4)		interrupts are to be used, then set the CP_INT_CNTL to enable the appropriate interrupts and write FFFFFFF to the CP_INT_ACK to clear all interrupts pending.
5)	If	the scratch registers will be used for synchronization:
		a) Program SCRATCH_ADDR with the external base address.
		b) Program the SCRATCH_SWAP with the correct data swap function.
		c) Set the appropriate bits in the SCRATCH_UMSK to enable write-back of data from the CP.
6)	Lo	bad the CP's Non-Real-Time microcode:
	a)	Clear microcode RAM start address by writing zero to the CP_ME_RAM_WADDR register.
	b)	Write the microcode to the CP_ME_RAM_DATA port register.
7)	If	Real-Time will be enabled, Load the CP's Real-Time microcode.
	a)	Clear microcode RAM start address by writing zero to the CP_RT_ME_RAM_WADDR register.
	b)	Write the real-time microcode to the CP_RT_ME_RAM_DATA port register.
8)	In	itialize the 2D Default State:
	a)	Write the 2D Indirect Buffer Base Address [31:2] register.
	b)	Write the 2D Indirect Buffer Size [19:0] register.
	c)	Write the 2D default registers for the GUI Master Control handler (DEFAULT_PITCH_OFFSET, DEFAULT2_PITCH_OFFSET, etc.). See the "2D Control Registers" section of this document.
	d)	Set the Destination Rotate 2D Boolean (B11) and any of the B31-to-B19 Booleans in the CP_2D_BOOLEANS register if needed. See the "2D Control Registers" section of this document.
9)	Cl	ear the ME_HALT bit in the CP_ME_CNTL register to start the Non-Real-Time Micro Engine.
10	) If	Real-Time processing is desired, clear the ME_HALT_RT bit in the CP_ME_CNTL register.
11)		sue the ME_INIT PM4 packet in the Ring Buffer to program variables that the Micro Engine uses. See the PM ecification for details.
	a)	The ME_INIT PM4 packet includes the 2D/3D implicit synchronization controls for 2D processing.
		Real-Time Processing is desired, issue an ME_INIT PM4 packet in a real-time stream. This will program riables that the Real-Time Micro Engine uses. See the PM4 specification for details.



If this is a recovery from a power-management shutdown and it is desired that the Ring Buffer read pointer be set to non-zero, the following steps need to also be performed before any ring buffer submits.

- 1) Set the RB\_RPTR\_WR\_ENA bit in the CP\_RB\_CNTL register to enable writing of the RPTR.
- 2) Write the CP\_RB\_RPTR\_WR register with the RPTR value.
- 3) Write CP\_RB\_WPTR, to make it match the RPTR, causing the ring buffer to appear to be empty.
- 4) Clear the RB\_RPTR\_WR\_ENA bit if no further writes of the RPTR are desired.

### 6.13 Soft Resetting the Command Processor (Updated: 11-06-2002)

A certain sequence of actions is required of the in order to perform a "clean" soft reset of the CP:

- 1) Disarm all Real-Time Streams by clearing the "ARM" bit in each of the CP\_RT\*\_COMMAND registers.
- 2) Write to the proper RBBM\_SOFT\_RESET register to assert and then de-assert the Soft Reset signal to the CP.
- 3) Clear the ME\_HALT bit in the CP\_ME\_CNTL register to start the Non-Real-Time Micro Engine.
- 4) Clear the ME\_HALT\_RT bit in the CP\_ME\_CNTL register to start the Real-Time Micro Engine.
- 5) Re-arm any Real-Time Streams by setting the "ARM" bit in their CP\_RT\*\_COMMAND register.

Note: The duration of the soft reset signal must be long enough to ensure that all data from the Memory Hub has been returned to the CP. Also it would be wise to soft reset the Memory Hub as well so as to make sure the handshaking signals on both units are in sync.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	31 of

## 6.14 Controlling Register Transactions Queued vs. Non-Queued (Updated: 05-08-2002)

The CP can control whether register writes are queued or non-queued through the RBBM. This applies to all register transactions except for PFP writes and Real-Time register transactions. The PFP writes and Real-time register transactions have their own dedicated paths through the RBBM.

Here is a summary of the control features:

- 1. PM4 Packets: The queued vs. non-queued setting is in the ME\_INIT PM4 packet. This packet is sent to the CP after the microcode is loaded and the ME\_HALT bit is cleared.
- 2. DMA Engine: QUEUED flag (bit 21) is available in the DMA Descriptor.
- 3. Real-Time Event Engine: Bit 15 in the RT\*\_COMMAND register is the "QUEUED\_REG\_PATH" control. This bit controls whether the register read operations (for polling) are queued or non-queued.



## 7. Register Descriptions

The Command Processor has a server interface from the RBBM (Register Backbone Manager) of the chip. Through this interface, any client to the RBBM can program control registers inside the CP.

## 7.1 Ring Buffer Control Register (Updated: 09-25-2002)

		CP_RB_CNTL Ring Buffer Control [CSF]
Field Name	Bit(s)	Description
RB_RPTR_WR_ENA	31	Enables the transfer of the Writable Read Pointer to the active Read Pointer when the Write Pointer is written. Default = 0 (Disabled)
RB_NO_UPDATE	27	Ring Buffer No Write to Read Pointer         0=Write to Host's copy of Read Pointer in system memory.         1=Do not write to Host's copy of Read pointer.         The purpose of this control bit is to have a fall-back position if the bus-mastered write to system memory doesn't work, in which case the driver will have to read the Graphics Controller's copy of the Read Pointer directly, with some performance penalty.         Default = 0
Reserved	19:18	Maximum Fetch Size use to occupy this bit location. For CRAYOLA the fetch size is set at 256-bits per request.
BUF_SWAP	17:16	<ul> <li>Endian Swap Control for Ring, Indirect, Real-Time, and State Data Buffer Fetches.</li> <li>Only affects the chip behavior if the buffer resides in system memory.</li> <li>0 = No swap</li> <li>1 = 16-bit swap: 0xAABBCCDD becomes 0xBBAADDCC</li> <li>2 = 32-bit swap: 0xAABBCCDD becomes 0xDDCCBBAA</li> <li>3 = Half-DWORD swap: 0xAABBCCDD becomes 0xCCDDAABB</li> <li>Default = 0</li> </ul>
RB_BLKSZ       13:8       Ring Buffer Block Size (Granularity Threshold). This defines the number of quadwords that the Command updates to the Host's copy of the Read Pointer. This size is expressed in log2 of the actual size (in 64-bit of For example, for a block of 1024 quadwords, you would p 10(decimal). A value of 0 specifies a 2 DWORD block size. A value of 1 specifies a 4 DWORD block size. A value of 1 specifies a 4 DWORD block size. etc A value of 19 specifies a (2 <sup>20</sup> – 1) DWORD block size. Values greater than 19 specify a (2 <sup>20</sup> – 1) DWORD block		This defines the number of quadwords that the Command Processor will read betweer updates to the Host's copy of the Read Pointer. This size is expressed in $\log_2$ of the actual size (in 64-bit quadwords). For example, for a block of 1024 quadwords, you would program this field to 10(decimal). A value of 0 specifies a 2 DWORD block size. A value of 1 specifies a 4 DWORD block size. A value of 2 specifies a 8 DWORD block size. etc A value of 19 specifies a ( $2^{20} - 1$ ) DWORD block size. Values greater than 19 specify a ( $2^{20} - 1$ ) DWORD block size. Default = 0
RB_BUFSZ	5:0	Ring Buffer Size.This size is expressed in log2 quadword size of the Ring Buffer.Valid values are 0 to 19.A value of 0 is clamped to 2 and specifies an 8 DWORD ring buffer.A value of 1 is clamped to 2 and specifies an 8 DWORD ring buffer.A value of 2 specifies an 8 DWORD ring bufferetcA value of 19 specifies a 2 <sup>20</sup> DWORD ring buffer.Values greater than 19 specify a 2 <sup>20</sup> DWORD ring buffer.Default = 0

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	33 of

## 7.2 Ring Buffer Base Register

CP_RB_BASE Ring Buffer Base [CSF]			
Field Name	Bit(s)	Description	
RB_BASE	31:5	Ring Buffer Base – Double Octword Aligned. Address of the beginning of the ring buffer. Default = 0xABCDEFE0	

## 7.3 Ring Buffer RPTR Report Address Register

CP_RB_RPTR_ADDR Ring Buffer Read Pointer Address [CSF]			
Field Name         Bit(s)         Description		Description	
RB_RPTR_ADDR	31:2	Ring Buffer Read Pointer Address. Address of the Host's copy of the Read Pointer. Default = 0.	
RB_RPTR_SWAP	1:0	Swap control of the reported read pointer address. See CP_RB_CNTL.BUF_SWAP for the encoding. Default = 0.	

## 7.4 Ring Buffer RPTR (For Polling) Register

CP_RB_RPTR (RO) Ring Buffer Read Pointer [CSF]			
Field Name Bit(s)		Description	
RB_RPTR	19:0	Ring Buffer Read Pointer. This is an index (in DWORDs) of the current element being read from the ring buffer. Default = 0. Note that this status resets to zero from a soft/hard reset of the CP.	

## 7.5 Writable Ring Buffer RPTR Register

CP_RB_RPTR_WR Writable Ring Buffer Read Pointer [CSF]			
Field Name	Bit(s)	Description	
RB_RPTR_WR	19:0	Writable Ring Buffer Read Pointer.	
		Writable for updating the RB_RPTR after an ACPI. Default = $0$ .	

## 7.6 Ring Buffer Write Pointer Register

CP_RB_WPTR (Initiator) Ring Buffer Write Pointer [CSF]			
Field Name Bit(s) Description			
RB_WPTR	19:0	Ring Buffer Write Pointer.         This is an index (in DWORDs) of the last known element to be written to the ring buffer (by the Host). Default = 0.         Writing to this register initiates the CP to fetch the ring buffer data.         Note that this status resets to zero from a soft/hard reset of the CP.	

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[TIME \@ "d MMMM,	CP Spec: Version 0.26	34 of

## 7.7 Ring Buffer Coherency Control

CP_RB_WPTR_DELAY Ring Buffer Write Pointer Delay [CSF]			
Field NameBit(s)Description			
PRE_WRITE_TIMER	27:0	Pre-Write Timer. The number of clocks that a write to the CP_RB_WPTR register will be delayed until actually taking effect. Default = 0	
PRE_WRITE_LIMIT	31:28	Pre-Write Limit. The number of times that the CP_RB_WPTR register can be written (while the PRE_WRITE_TIMER has not expired) before the CP_RB_WPTR register is forced to be updated with the most recently written value. Default = 0	

## 7.8 Indirect Buffer #1 Control Registers

CP_IB1_BASE (R/W) Indirect Buffer1 Base [CSF]				
Field NameBit(s)Description				
IB1 BASE	31:5	Indirect Buffer #1 Base.		
_		Address of the beginning of an indirect buffer initiated from the Ring Buffer.		

CP_IB1_BUFSZ (R/W) Indirect Buffer1 Size [CSF]			
Field Name	Bit(s)	Description	
IB1_BUFSZ	19:0	Indirect Buffer #1 Size. This size is expressed in DWORDs. This field is an initiator to begin fetching commands from the Indirect Buffer. Default = 0	

## 7.9 Indirect Buffer #2 Control Registers

CP_IB2_BASE (R/W) Indirect Buffer2 Base [CSF]			
Field Name	Bit(s)	Description	
IB2_BASE	31:5	Indirect Buffer #2 Base.	
		Address of the beginning of an indirect buffer initiated from Indirect Buffer #1.	

CP_IB2_BUFSZ (R/W) Indirect Buffer2 Size [CSF]			
Field Name	Bit(s)	Description	
IB2_BUFSZ	19:0	Indirect Buffer #2 Size. This size is expressed in DWORDs. This field is an initiator to begin fetching commands from the Indirect Buffer. Default = 0	

AU	13 March, 2	2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	35 0
10 D17	· · · · ·		UIU	L	100
.10 Real-1	Fime Stream Fe	etcner Con	CP RT BASE (RO	ונ	
		R	eal-Time Buffer Base		
	eld Name	Bit(s)		Description	
RT_BASE		31:5	Real-Time Command Bu Address of the beginning	ffer Base. of the real-time state buffer.	
			CP_RT_BUFSZ (R		
		F	keal-Time Buffer Size [	RTEE]	
Field Name		Bit(s)		Description	
RT_BUFSZ 19		19:0	Real-Time Command Bu This size is expressed in		
			CP RT ST BASE (	RO)	
		Rea	al-Time State Buffer Ba		
	eld Name	Bit(s)		Description	
RT_ST_BAS	E	31:2	Real-Time State Data Bu		
			Address of the beginning	of the real-time state buffer.	
		Re	CP_RT_ST_BUFSZ (	RO)	
Fie	d Name		• • •	RO) ze [CSF]	
	eld Name SZ	<b>Bit(s)</b> 19:0	CP_RT_ST_BUFSZ (	RO) ze [CSF] Description ffer Size.	
RT_ST_BUF	SZ	<b>Bit(s)</b> 19:0	CP_RT_ST_BUFSZ ( al-Time State Buffer Si Real-Time State Data Bu This size is expressed in	RO) ze [CSF] Description ffer Size.	
RT_ST_BUF	SZ	<b>Bit(s)</b> 19:0	CP_RT_ST_BUFSZ ( al-Time State Buffer Si Real-Time State Data Bu This size is expressed in (Updated: 09-13-2002) CP_ST_BASE (RC	RO) ze [CSF] Description ffer Size. DWORDs.	
RT_ST_BUF	sz Queue Control	Bit(s) 19:0 Registers	CP_RT_ST_BUFSZ ( al-Time State Buffer Si Real-Time State Data Bu This size is expressed in (Updated: 09-13-2002)	RO) ze [CSF] Description ffer Size. DWORDs.	
RT_ST_BUF 7.11 State ( Fie	SZ	Bit(s) 19:0 Registers Bit(s)	CP_RT_ST_BUFSZ ( al-Time State Buffer Si Real-Time State Data Bu This size is expressed in (Updated: 09-13-2002) CP_ST_BASE (RC State Buffer Base [C	RO) ze [CSF] Description ffer Size. DWORDs.	
RT_ST_BUF 7.11 State ( Fie	sz Queue Control	Bit(s) 19:0 Registers	CP_RT_ST_BUFSZ ( al-Time State Buffer Si Real-Time State Data Bu This size is expressed in (Updated: 09-13-2002) CP_ST_BASE (RC	RO) ze [CSF] Description ffer Size. DWORDs. DWORDs.	
RT_ST_BUF 7.11 State ( Fie	sz Queue Control	Bit(s) 19:0 Registers Bit(s)	CP_RT_ST_BUFSZ ( al-Time State Buffer Si Real-Time State Data Bu This size is expressed in (Updated: 09-13-2002) CP_ST_BASE (RC State Buffer Base [C] State Data Buffer Base.	RO) ze [CSF] Description ffer Size. DWORDs. )) SF] Description of the state buffer. O)	
RT_ST_BUF 7.11 State ( Fie ST_BASE Fie	sz Queue Control	Bit(s)           19:0           Registers           Bit(s)           31:2           Bit(s)	CP_RT_ST_BUFSZ ( al-Time State Buffer Si Real-Time State Data Bu This size is expressed in (Updated: 09-13-2002) CP_ST_BASE (RC State Buffer Base C State Data Buffer Base. Address of the beginning CP_ST_BUFSZ (RC State Buffer Size C	RO) ze [CSF] Description ffer Size. DWORDs. )) SF] Description of the state buffer. O)	
RT_ST_BUF 7.11 State ( 7.11 Sta	SZ Queue Control eld Name	Bit(s)           19:0           Registers           Bit(s)           31:2	CP_RT_ST_BUFSZ ( al-Time State Buffer Si Real-Time State Data Bu This size is expressed in (Updated: 09-13-2002) CP_ST_BASE (RC State Buffer Base [C] State Data Buffer Base. Address of the beginning CP_ST_BUFSZ (R	RO)         ze [CSF]         Description         ffer Size.         DWORDs.         DWORDs.         SF]         Description         of the state buffer.         O)         SF]         Description	



## 7.12 Micro Engine Queue Control Registers (Updated: 01-07-2003)

		P_QUEUE_THRESHOLDS ad Stream Queue Thresholds [CSF]
Field Name	Bit(s)	Description
STQ_RT_ST_START	30:24	Real-Time State Data Double Octword Start in the State Queue (Before PFP) Default=0x2B
STQ_RT_START	22:16	Real-Time Data Double Octword Start in State Stream Queue (Before PFP) Default=0x16
CSQ_IB2_START	13:8	Indirect Buffer #2 Data Double Octword Start in Command Stream Queue (Before PFP) Default=0x2B
CSQ_IB1_START	5:0	Indirect Buffer #1 Data Double Octword Start in Command Stream Queue (Before PFP) Default=0x16

		CP_MEQ_THRESHOLDS Engine Queue Thresholds [PFP]
Field Name	Bit(s)	Description
ROQ_END	30:24	Double Octword End of Reorder Queues. Default=0x40 Note: Programmable only if bit set in CP_DEBUG.
MEQ_END	22:16	Double Octword End of PFP-to-ME Command Queue. Default=0x40 Note: Programmable only if bit set in CP_DEBUG.

	Command	CP_CSQ_AVAIL (RO) Stream Queue Available Status [CSF]
Field Name	Bit(s)	Description
CSQ_CNT_IB2	28:20	Count of available DWORDs in the CS queue for the Indirect #2 Stream. Read Only.
CSQ_CNT_IB1	18:10	Count of available DWORDs in the CS queue for the Indirect #1 Stream. Read Only.
CSQ_CNT_RING	8:0	Count of available DWORDs in the CS queue for the Primary Stream. Read Only.

	Command	CP_STQ_AVAIL (RO) Stream Queue Available Status [CSF]
Field Name	Bit(s)	Description
STQ_CNT_RT_ST	28:20	Count of available DWORDs in the CS queue for the Real-Time State Stream. Read Only
STQ_CNT_RT	18:10	Count of available DWORDs in the CS queue for the Real-Time Stream. Read Only.
STQ_CNT_ST	8:0	Count of available DWORDs in the CS queue for the Non-Real-Time State. Read Only.

	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
$\mathbf{t} \rightarrow \mathbf{t}$	13 March, 2001	[TIME \@ "d MMMM,	CP Spec: Version 0.26	37 of

Com	nand Stream	CP_MEQ_AVAIL (RO) Micro Engine Queue Available Status [CSF]
Field Name	Bit(s)	Description
MEQ_CNT	9:0	Count of available DWORDs in the ME queue.
		Read Only.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001		CP Spec: Version 0.26	38 of

## 7.13 Micro Engine Control and Status (Updated: 12-02-2002)

The Micro Engine Control and Status registers are used to indicate the busy status of the Micro Engine, but they are mainly used for debugging the Micro Engine (ME).

	Mic	CP_ME_CNTL (R/W) ro Engine Debug Control [ME]
Field Name	Bit(s)	Description
PROG_CNT_SIZE	31	Determines if CP_PROG_COUNTER is updated every 1 or 16 core clocks by setting field to 0 or 1 respectively. Default=0.
ME_BUSY_RT	30	Micro Engine is Busy Processing a Real-Time Stream. Read-Only.
ME_BUSY	29	Micro Engine is Busy Processing a Non-Real-Time Stream. Read-Only.
ME_HALT	28	Halt the Non-Real-Time Micro Engine. The non-RT ME halts at next packet boundary. Initialization needs to clear this bit after loading the microcode to start the CP. Default = 1.
ME_HALT_RT	27	<ul> <li>Halt the Real-Time Micro Engine.</li> <li>The RT ME halts at next packet boundary.</li> <li>Initialization needs to clear this bit after loading the microcode to start the CP.</li> <li>Default = 1.</li> </ul>
PIX_DEALLOC_FIFO_EMPTY	26	Pixel Shader De-Allocation FIFO is Empty. Read-Only.
VTX_DEALLOC_FIFO_EMPTY	25	Vertex Shader De-Allocation FIFO is Empty. Read Only.
Reserved	24:16	Reserved
ME_STATMUX	15:0	Selects internal registers on Micro Engine's internal test bus.         Bit 15       = Micro Engine Select (0 => Non-RT, 1 => RT)         Bits 14:0 = Select for Signal         Data is observed by reading the CP_ME_STATUS register.         •       Micro Engine GPRs and Current State (RT and nRT)         •       Scratch Register Contents (RT and nRT)         See table in the ME Implementation of the CP Spec.

	Mi	CP_ME_STATUS (RO) cro Engine Debug Data [ME]
Field Name	Bit(s)	Description
ME_DEBUG_DATA	31:0	Debug Data from Micro Engine, which is selected from the ME_STATMUX field in the CP_ME_CNTL register. Read-Only.

### 7.14 Non-Real-Time Micro Engine Command Store/Cache Control Registers

Non-		_ME_RAM_WADDR (R/W) icro Engine Code Store Write Address [ME]
Field Name	Bit(s)	Description
ME_RAM_WADDR	10:0	Micro Engine RAM Write Address Writing this register puts the RAM access circuitry into "Write Mode". The write address auto-increments from writes to the data register.

	ORIGINATI	E DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAG	
	13 March,	2001	[TIME \@ "d MMMM,	CP Spec: Version 0.26	39 of	
-	Nc		CP_ME_RAM_RADDR ( ne Micro Engine RAM Ro		1 143	
Fiel	ld Name	Bit(s)		Description		
ME_RAM_RADDR		10:0	Micro Engine RAM Address Writing this register puts the RAM access circuitry into "Read Mode". The read address auto-increments from reads to CP_ME_RAM_DATA.			
		Non-Real-T	CP_ME_RAM_DATA ime Micro Engine RAM			
Field Name Bit(s) Description						
I IC.	АТА	31:0	31:0 Micro Engine RAM Data Used to load the non-real-time micro code.			

CP_ME_KDADDK (RO) Non-Real-Time Micro Engine Read Address [ME]			
Field Name	Bit(s)	Description	
ME_RDADDR	31:0	Non-RT Micro Engine Writes to this address to Generate a Read Request. Bits 31:2: DWORD Address Bits 1:0: Swap Code	

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[TIME \@ "d MMMM,	CP Spec: Version 0.26	40 of

## 7.15 Real-Time Micro Engine Command Store/Cache Control Registers

CP_RT_ME_RAM_WADDR (R/W) Real-Time Micro Engine Code Store Write Address [ME]			
Field Name	Bit(s)	Description	
RT_ME_RAM_WADDR	8:0	Real-Time Micro Engine RAM Write Address	
		Writing this register puts the RAM access circuitry into "Write Mode".	
		The write address auto-increments from writes to the data register.	

CP_RT_ME_RAM_RADDR (R/W) Real-Time Micro Engine RAM Read Address [ME]			
Field Name	Bit(s)	Description	
RT_ME_RAM_RADDR	8:0	Real-Time Micro Engine RAM Address	
		Writing this register puts the RAM access circuitry into "Read Mode".	
		The read address auto-increments from reads to CP_RT_ME_RAM_DATA.	

CP_RT_ME_RAM_DATA Real-Time Micro Engine RAM Data Port [ME]			
Field Name	Bit(s)	Description	
RT_ME_RAM_DATA	31:0	Real-Time Micro Engine RAM Data High Used to load the real-time micro code.	

CP_RT_ME_RDADDR (RO) Real-Time Micro Engine Read Address [ME]			
Field Name	Bit(s)	Description	
RT_ME_RDADDR	31:0	Real-Time Micro Engine Writes to this address to Generate a Read Request. Bits 31:2: DWORD Address Bits 1:0: Swap Code	

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	41 of

## 7.16 PFP Microcode RAM Registers

CP_PFP_UCODE_ADDR (R/W) Pre-fetch Parser RAM Address [PFP]			
Field Name	Bit(s)	Description	
UCODE_ADDR	8:0	The Address is used for both reads & writes into the PFP's microcode RAM. See the 'Host Programming Considerations' for further details.	

CP_PFP_UCODE_DATA (R/W) Pre-fetch Parser RAM Data [PFP]			
Field Name	Bit(s)	Description	
UCODE_DATA	23:0	The Data is used for both reads & writes into the PFP's microcode RAM. See the 'Host Programming Considerations' for further details.	

CP_PFP_RT_UCODE_ADDR (R/W) Real-Time Pre-fetch Parser RAM Address [PFP]			
Field Name	Bit(s)	Description	
RT_UCODE_ADDR	7:0	The Address is used for both reads & writes into the PFP's real-time microcode RAM. See the 'Host Programming Considerations' for further details.	

CP_PFP_RT_UCODE_DATA (R/W) Real-Time Pre-fetch Parser RAM Data [PFP]				
Field Name Bit(s) Description				
RT_UCODE_DATA	23:0	The Data is used for both reads & writes into the PFP's reak-time microcode RAM. See the 'Host Programming Considerations' for further details.		

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001		CP Spec: Version 0.26	42 of

## 7.17 Miscellaneous Registers (Updated: 06-04-2003)

The CP\_Debug register is in the design for "chicken" bits – as in "I am a bit 'chicken' that this will actually work, so I include a signal to bypass the function". *Note that the "Reserved" bits are preserved (i.e. Not optimized) so that they can be used for ECOs if neeed.* 

		CP_DEBUG CP Debug Register [RBIU]
Field Name	Bit(s)	Description
MIU_WRITE_PACK_DISABLE	31	Disable Packing of Write Transactions in the MIU. Default = 0 (Pack Enabled)
SIMPLE_ME_FLOW_CONTROL	30	If set, the micro-engine pipeline will stall if the data out register is stalled. No bubbles in the pipeline will be filled. Default = $0$ .
DMA_DSCR_OCTW_SEL	29	Swaps Descriptor Octwords. Default = 0.
PREFETCH_MATCH_DISABLE	28	Disables Matching of Prior Pointers for PM4 Packets. Default = 0 (Match Enabled).
DYNAMIC_CLK_DISABLE	27	If set the Clock Gating Circuitry in the CP will keep the clocks enabled. Default=0.
PREFECTH_PASS_NOPS	26	If set, the PFP will pass Type-2 and Type-3 NOP packets. Default=0.
MIU_128BIT_WRITE_ENABLE	25	If set, allows 128-bit writes, when applicable, to the MH. Default=0.
PROG_END_PTR_ENABLE	24	If set, writes to the ROQ & MEQ end pointers become programmable. These should be programmed for experimental use only and otherwise left at their default values.
PREDICATE_DISABLE	23	Disables predicated packet logic so that no packets are discarded.
CP_DEBUG_UNUSED	22:0	Reserved – Bits preserved for possible ECO usage.



## 7.18 Performance Monitoring Registers (Updated: 10-29-2002)

The CP\_PERFMON\_CNTL is a global register that the CP instances. Other units also shadow this register. The CP is the only client that responds to reads.

	Perfo	CP_PERFMON_CNTL rmance Monitor Control [RBIU]
Field Name	Bit(s)	Description
Reserved	31:10	Reserved
PERFMON_ENABLE_MODE	9:8	Control for matching perf_counter_flag 00: Always Count 01: Always Count 10: Count if perf_counter_flag is true 11: Count if perf_counter_flag is not true
Reserved	7:4	Reserved
PERFMON_STATE	3:0	Put the counters into some state: 0: Disable and Reset 1: Enables Counting 2: Freeze- Disables Counting
	Perfor	_PERFCOUNTER_SELECT mance Counter #1 Select [RBIU]
Field Name	Bit(s)	Description
Decompod	21.6	
Reserved PERFCOUNT_SEL	<u>31:6</u> 5:0	Reserved           Select for Inputs to the CP's Performance Counter. See the Performance Monitoring section of this specification.
	5:0 CP	Select for Inputs to the CP's Performance Counter. See the Performance
	5:0 CP	Select for Inputs to the CP's Performance Counter. See the Performance Monitoring section of this specification.
PERFCOUNT_SEL	5:0 CP Performa	Select for Inputs to the CP's Performance Counter. See the Performance Monitoring section of this specification.
PERFCOUNT_SEL Field Name	5:0 CP Performa Bit(s) 31:0 CF	Select for Inputs to the CP's Performance Counter. See the Performance Monitoring section of this specification.  PERFCOUNTER_LO (RO) ance Counter #1 Lower Bits [RBIU] Description
PERFCOUNT_SEL Field Name	5:0 CP Performa Bit(s) 31:0 CF	Select for Inputs to the CP's Performance Counter. See the Performance Monitoring section of this specification.  PPERFCOUNTER_LO (RO) ance Counter #1 Lower Bits [RBIU]  Description Lower Bits of CP's Performance Counter.  PPERFCOUNTER_HI (RO)
PERFCOUNT_SEL Field Name PERFCOUNT_LO	5:0 CP Performa Bit(s) 31:0 CH Perform	Select for Inputs to the CP's Performance Counter. See the Performance Monitoring section of this specification.         PERFCOUNTER_LO (RO)         ance Counter #1 Lower Bits [RBIU]         Description         Lower Bits of CP's Performance Counter.         PERFCOUNTER_HI (RO)         nance Counter Upper Bits [RBIU]

	32-bi	CP_PROG_COUNTER t Programmable Counter [ME]
Field Name	Bit(s)	Description
COUNTER	31:0	Increments every 1 or 16 core clocks as programmed in CP_ME_CNTL[31]. Used with the PM4 MEM_WRITE & EVENT_WRITE packets and written to memory (See PM4 Spec. for more detail).

synchronization &	inter rupt K	egisters (Updated: 12-20		
		SCRATCH_REG0 Scratch Register 0 [RB	[U]	
Field Name	Bit(s)		Description	
CRATCH_REG0	31:0	Scratch Pad Register.		
		SCRATCH_REG1		
		Scratch Register 1 [RB	[U]	
Field Name	Bit(s)		Description	
CRATCH_REG1	31:0	Scratch Pad Register.		
		SCRATCH_REG2		
		Scratch Register 2 [RB	[U]	
Field Name	Bit(s)		Description	
CRATCH_REG2	31:0	Scratch Pad Register.		
		SCRATCH REG3		
		Scratch Register 3 [RB	[U]	
Field Name	Bit(s)		Description	
CRATCH_REG3	31:0	Scratch Pad Register.		
		SCRATCH REG4		
		Scratch Register 4 [RB	[U]	
Field Name	Bit(s)		Description	
CRATCH_REG4	31:0	Scratch Pad Register.		
		SCRATCH_REG5		
		Scratch Register 5 [RB	IU]	
Field Name	Bit(s)		Description	
CRATCH_REG5	31:0	Scratch Pad Register.		
		SCRATCH_REG6		
		Scratch Register 6 [RB	ווו	
Field Name	Bit(s)		Description	



PAGE 45 of

SCRATCH_REG7 Scratch Register 7 [RBIU]				
Field Name	Bit(s)	Description		
SCRATCH_REG7	31:0	Scratch Pad Register.		

SCRATCH_UMSK Scratch Register Update Mask [RBIU]		
Field Name	Bit(s)	Description
SCRATCH_SWAP	17:16	Endian Swap method to use when the CP writes the scratch pad registers out to memory. Also used for Pipeline Store DWORD writes. The MH/MC does the actual data swapping. 0 = No swap (Default) 1 = 16-bit swap: 0xAABBCCDD → 0xBBAADDCC 2 = 32-bit swap: 0xAABBCCDD → 0xDDCCBBAA 3 = Half-DWORD swap: 0xAABBCCDD → 0xCCDDAABB
SCRATCH_UMSK	7:0	Update Mask for Scratch Pad Registers. One bit for each of the pad registers. 1 = Write the contents of the respective Scratch Pad register to Memory (using the SCRATCH_ADDR register as a base) whenever that Scratch Pad register is written. 0 = No write to memory. Default = 0

SCRATCH_ADDR Scratch Register Update Address [RBIU]			
Field Name	Bit(s)	Description	
SCRATCH_ADDR	31:5	Memory Address to which the contents of scratchpad registers should be written. SCRATCH_REG0 is written to address: SCRATCH_ADDR + 0 SCRATCH_REG1 is written to address: SCRATCH_ADDR + 4 SCRATCH_REG2 is written to address: SCRATCH_ADDR + 8 etc	

		CP_ME_VS_EVENT_SRC Shader Event Done Source [ME]
Field Name	Bit(s)	Description
VS_DONE_SRC	0	Source select to be written for a Vertex Shader Done event. Selects the source as 0-CP_ME_VS_EVENT_DATA or 1- CP_ME_VS_EVENT_DATA_SWM.

	CP_ME_VS_EVENT_ADDR Vertex Shader Event Done Address [ME]			
Field Name	Bit(s)	Description		
VS_DONE_ADDR	31:2	External memory address written for a Vertex Shader Done event. Read returns last value written to memory.		
VS_DONE_SWAP	1:0	Swap used when writing the data. Read returns last value written to memory.		

	ORIGINATE ]	DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAG
	13 March, 2	001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	46 0
	10 11 11 11 11 11				100
		(	CP_ME_VS_EVENT_	DATA	
		Vertex	Shader Event Done	- Data [ME]	
	eld Name	Bit(s)		Description	
VS_DONE_I	DATA	31:0	Read returns last value w	Vertex Shader Done event.	
	Veste		ME_VS_EVENT_ADI		
	eld Name		Event Done – S/W Mar	Description	
	ADDR_SWM	Bit(s) 31:2	External memory address	s written for a Vertex Shader Done event.	
			Read returns last value w	ritten to memory.	
VS_DONE_S	SWAP_SWM	1:0	<ul><li>Swap used when writing</li><li>Read returns last value w</li></ul>		
			Read letuins last value w	Inten to memory.	
			ME_VS_EVENT_DA		
	Ver	tex Shader	Event Done – S/W M	anaged - Data [ME]	
	eld Name	Bit(s)		Description	
VS_DONE_I	DATA_SWM	31:0	Read returns last value w	Vertex Shader Done event.	
			CP_ME_PS_EVENT_		
		Pixel S	Shader Event Done S	Source [ME]	
	eld Name	Bit(s)		Description	
Fia PS_DONE_S			Source select to be writte	<b>Description</b> on for a Pixel Shader Done event.	
		Bit(s)	Source select to be writte	Description in for a Pixel Shader Done event. P_ME_PS_EVENT_DATA or 1-	
		<b>Bit(s)</b> 0	Source select to be writte Selects the source as 0-C CP_ME_PS_EVENT_D.	<b>Description</b> on for a Pixel Shader Done event. P_ME_PS_EVENT_DATA or 1- ATA_SWM.	
		Bit(s) 0 (	Source select to be writte Selects the source as 0-C CP_ME_PS_EVENT_D	Description on for a Pixel Shader Done event. P_ME_PS_EVENT_DATA or 1- ATA_SWM.	
PS_DONE_S	RC	Bit(s) 0 ( Pixel S	Source select to be writte Selects the source as 0-C CP_ME_PS_EVENT_D.	Description on for a Pixel Shader Done event. P_ME_PS_EVENT_DATA or 1- ATA_SWM. ADDR ddress [ME]	
PS_DONE_S	BRC	Bit(s) 0 (	Source select to be writte Selects the source as 0-C CP_ME_PS_EVENT_D CP_ME_PS_EVENT_A hader Event Done A	Description         en for a Pixel Shader Done event.         P_ME_PS_EVENT_DATA or 1-         ATA_SWM.         ADDR         ddress [ME]         Description	
PS_DONE_S	SRC eld Name ADDR	Bit(s)         0           0         0           Pixel S         Bit(s)           31:2         31:2	Source select to be writte Selects the source as 0-C CP_ME_PS_EVENT_D. CP_ME_PS_EVENT_A hader Event Done A External memory address Read returns last value w	Description         on for a Pixel Shader Done event.         P_ME_PS_EVENT_DATA or 1-         ATA_SWM.         ADDR         ddress [ME]         Description         s written for a Pixel Shader Done event.         ritten to memory.	
PS_DONE_S	SRC eld Name ADDR	Bit(s) 0 Pixel S Bit(s)	Source select to be writte Selects the source as 0-C CP_ME_PS_EVENT_D. CP_ME_PS_EVENT_A hader Event Done A External memory address Read returns last value w Swap used when writing	Description         on for a Pixel Shader Done event.         P_ME_PS_EVENT_DATA or 1-         ATA_SWM.         ADDR         ddress [ME]         Description         s written for a Pixel Shader Done event.         ritten to memory.         the data.	
PS_DONE_S	SRC eld Name ADDR	Bit(s)         0           0         0           Pixel S         Bit(s)           31:2         31:2	Source select to be writte Selects the source as 0-C CP_ME_PS_EVENT_D. CP_ME_PS_EVENT_A hader Event Done A External memory address Read returns last value w	Description         on for a Pixel Shader Done event.         P_ME_PS_EVENT_DATA or 1-         ATA_SWM.         ADDR         ddress [ME]         Description         s written for a Pixel Shader Done event.         ritten to memory.         the data.	
PS_DONE_S	SRC eld Name ADDR	Bit(s)         0           0         0           Pixel S         Bit(s)           31:2         1:0	Source select to be writte Selects the source as 0-C CP_ME_PS_EVENT_D CP_ME_PS_EVENT_A hader Event Done A External memory address Read returns last value w Swap used when writing Read returns last value w	Description         on for a Pixel Shader Done event.         P_ME_PS_EVENT_DATA or 1-         ATA_SWM.         ADDR         ddress [ME]         Description         s written for a Pixel Shader Done event.         ritten to memory.         the data.         ritten to memory.         DATA	
PS_DONE_S	SRC eld Name ADDR SWAP	Bit(s)         0           0         0           Pixel S         Bit(s)           31:2         1:0	Source select to be writte Selects the source as 0-C CP_ME_PS_EVENT_D CP_ME_PS_EVENT_A hader Event Done A External memory address Read returns last value w Swap used when writing Read returns last value w	Description         on for a Pixel Shader Done event.         P_ME_PS_EVENT_DATA or 1-         ATA_SWM.         ADDR         ddress [ME]         Description         s written for a Pixel Shader Done event.         ritten to memory.         the data.         ritten to memory.         DATA	
PS_DONE_S Fit PS_DONE_S PS_DONE_S Fit	Eld Name ADDR SWAP Eld Name	Bit(s) 0 (Pixel S) Bit(s) 31:2 1:0 (Pixel Bit(s)	Source select to be writte Selects the source as 0-C CP_ME_PS_EVENT_D.	Description           on for a Pixel Shader Done event.           P_ME_PS_EVENT_DATA or 1-           ATA_SWM.           ADDR           ddress [ME]           Description           s written for a Pixel Shader Done event.           ritten to memory.           the data.           ritten to memory.           DATA           DATA           Data [ME]           Description	
PS_DONE_S	SRC eld Name ADDR	Bit(s)         0           0         0           Pixel S         Bit(s)           31:2         1:0	Source select to be writte Selects the source as 0-C CP_ME_PS_EVENT_D CP_ME_PS_EVENT_A hader Event Done A External memory address Read returns last value w Swap used when writing Read returns last value w	Description on for a Pixel Shader Done event. P_ME_PS_EVENT_DATA or 1- ATA_SWM. ADDR ddress [ME] Description s written for a Pixel Shader Done event. ritten to memory. the data. ritten to memory.	
PS_DONE_S	Eld Name ADDR SWAP Eld Name	Bit(s)           0           0           Pixel S           Bit(s)           31:2           1:0           Pixel	Source select to be writte Selects the source as 0-C CP_ME_PS_EVENT_D CP_ME_PS_EVENT_A hader Event Done A External memory address Read returns last value w Swap used when writing Read returns last value w	Description           on for a Pixel Shader Done event.           P_ME_PS_EVENT_DATA or 1-           ATA_SWM.           ADDR           ddress [ME]           Description           s written for a Pixel Shader Done event.           ritten to memory.           the data.           ritten to memory.           DATA           DATA           Data [ME]           Description	

	ORIGINATE	DATE	EDIT DATE	DOCUMENT DEV. NUM	DAC
	ORIGINATE	DAIE		DOCUMENT-REV. NUM.	PAC
	13 March, 2	2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	47 (
		СР	ME PS EVENT ADI	DR SWM	
	Pixe	l Shader E	vent Done – S/W Mana	nged - Address [ME]	
	eld Name	Bit(s)		Description	
	ADDR_SWM	31:2	Read returns last value w	•	
PS_DONE_S	SWAP_SWM	1:0	Swap used when writing Read returns last value w		
Contract of Contract			ME_PS_EVENT_DAT		
	Piz	cel Shader	Event Done – S/W Ma	naged - Data [ME]	
	eld Name	Bit(s)		Description	
PS_DONE_I	DATA_SWM	31:0	Data to be written for a P Read returns last value w		
			CP_ME_CF_EVENT_		1000
		Cache	Flush Event Done S	ource [ME]	a ann an a
	ald Massa	Dit(a)		Description	
	eld Name	Bit(s)		Description	
CF_DONE_S	SRC	0 Cache	Source selects Data or Co event. Read returns last v CP_ME_CF_EVENT_A Flush Event Done A	unter value to be written for a Cache Flu ralue written to memory. ADDR Idress [ME]	sh Done
CF_DONE_S	SRC	0 Cache	event. Read returns last v	unter value to be written for a Cache Flu ralue written to memory. ADDR Idress [ME]	sh Done
CF_DONE_S	SRC eld Name ADDR	0	event. Read returns last v CP_ME_CF_EVENT_A Flush Event Done A External memory address Read returns last value w	ADDR ADDR ADDR Adress [ME] Description written for a Cache Flush Done event. ritten to memory.	sh Done
CF_DONE_S	SRC eld Name ADDR	0 Cache Bit(s)	event. Read returns last v CP_ME_CF_EVENT_A Flush Event Done A External memory address	ADDR ADDR ADDR ADDR Adress [ME] Description written for a Cache Flush Done event. ritten to memory. he data.	sh Done
CF_DONE_S	SRC eld Name ADDR	0 Cache Bit(s) 31:2 1:0	event. Read returns last v CP_ME_CF_EVENT_A Flush Event Done Ad External memory address Read returns last value w Swap used when writing to Read returns last value w CP_ME_CF_EVENT_A	ADDR ADDR ADDR ADC ADC ADC ADC ADC ADC ADC ACCENTION Written for a Cache Flush Done event. Tritten to memory. The data. Tritten to memory. ACCENTED ATA	sh Done
CF_DONE_S	SRC eld Name ADDR	0 Cache Bit(s) 31:2 1:0	event. Read returns last v CP_ME_CF_EVENT_A Flush Event Done A External memory address Read returns last value w Swap used when writing Read returns last value w	ADDR ADDR ADDR ADC ADC ADC ADC ADC ADC ADC ACCENTION Written for a Cache Flush Done event. Tritten to memory. The data. Tritten to memory. ACCENTED ATA	sh Done
CF_DONE_9 Fi CF_DONE_9 CF_DONE_9 Fi	SRC eld Name ADDR SWAP eld Name	0 Cache Bit(s) 31:2 1:0 Cach Bit(s)	event. Read returns last v CP_ME_CF_EVENT_4 Flush Event Done Au External memory address Read returns last value w Swap used when writing Read returns last value w CP_ME_CF_EVENT_1 e Flush Event Done	unter value to be written for a Cache Flu value written to memory. ADDR ddress [ME] Description written for a Cache Flush Done event. ritten to memory. he data. ritten to memory. DATA Data [ME] Description	sh Done
CF_DONE_9	SRC eld Name ADDR SWAP eld Name	0 Cache Bit(s) 31:2 1:0 Cach	event. Read returns last v CP_ME_CF_EVENT_A Flush Event Done Ad External memory address Read returns last value w Swap used when writing to Read returns last value w CP_ME_CF_EVENT_A	ADDR alue written to memory. ADDR ddress [ME] Description written for a Cache Flush Done event. ritten to memory. he data. ritten to memory. DATA Data [ME] Description ache Flush Done event.	sh Done
CF_DONE_9 Fi CF_DONE_9 CF_DONE_9 Fi	SRC eld Name ADDR SWAP eld Name DATA	0 Cache Bit(s) 31:2 1:0 Cach Bit(s) 31:0	event. Read returns last v CP_ME_CF_EVENT_A Flush Event Done A External memory address Read returns last value w Swap used when writing the Read returns last value w CP_ME_CF_EVENT_1 e Flush Event Done Data to be written for a C Read returns last value w CP_ME_NRT_ADI	ADDR ADDR ADDR Address [ME] Description Written for a Cache Flush Done event. Titten to memory. The data. Tritten to memory. DATA Data [ME] Description ache Flush Done event. Tritten to memory. DATA Data [ME] Description ACHE Flush Done event. Tritten to memory. DR	sh Done
CF_DONE_S Fi CF_DONE_S CF_DONE_S CF_DONE_I	SRC eld Name ADDR SWAP eld Name DATA Non-Real-'	0 Cache Bit(s) 31:2 1:0 Cach Bit(s) 31:0	event. Read returns last v CP_ME_CF_EVENT_A Flush Event Done A External memory address Read returns last value w Swap used when writing the Read returns last value w CP_ME_CF_EVENT_1 e Flush Event Done Data to be written for a C Read returns last value w CP_ME_NRT_ADI	ADDR ADDR Address [ME] Description written for a Cache Flush Done event. ritten to memory. he data. ritten to memory. DATA Data [ME] Description ache Flush Done event. ritten to memory. DATA Data [ME] Description ache Flush Done event. ritten to memory.	sh Done
CF_DONE_S Fi CF_DONE_S CF_DONE_I CF_DONE_I Fi CF_DONE_I	SRC eld Name ADDR SWAP eld Name DATA Non-Real- eld Name	0 Cache Bit(s) 31:2 1:0 Cach Bit(s) 31:0 Fime Write Bit(s)	event. Read returns last v         CP_ME_CF_EVENT_4         Flush Event Done Avent D	ADDR Address [ME] Description Written to memory. ADDR Address [ME] Description Written for a Cache Flush Done event. Aritten to memory. Address [ME] Description Address [ME] Description Ache Flush Done event. Address [ME] Description Ache Flush Done Engine Description Ache Flush Done Engine Ache Flush Description Ache Flus	
CF_DONE_S Fi CF_DONE_S CF_DONE_S CF_DONE_I Fi NRT_WRIT	SRC eld Name ADDR SWAP eld Name DATA Non-Real-' eld Name E_ADDR	0 Cache Bit(s) 31:2 1:0 (Cach Bit(s) 31:0 Time Write Bit(s) 31:2	event. Read returns last v         CP_ME_CF_EVENT_A         Flush Event Done Addition         External memory address         Read returns last value w         Swap used when writing the Read returns last value w         CP_ME_CF_EVENT_J         e Flush Event Done         Data to be written for a C         Read returns last value w         CP_ME_NRT_ADI         Address [ME] ** Write         External memory address	ADDR alue written to memory. ADDR ddress [ME] Description written for a Cache Flush Done event. ritten to memory. he data. ritten to memory. DATA Data [ME] Description ache Flush Done event. ritten to memory. OATA Data [ME] Description ache Flush Done event. ritten to memory. OR atten only by Micro Engine Description written for a non-Real-Time Mem_Write	
CF_DONE_S Fi CF_DONE_S CF_DONE_I CF_DONE_I Fi CF_DONE_I	SRC eld Name ADDR SWAP eld Name DATA Non-Real-' eld Name E_ADDR	0 Cache Bit(s) 31:2 1:0 Cach Bit(s) 31:0 Fime Write Bit(s)	event. Read returns last v         CP_ME_CF_EVENT_4         Flush Event Done Avent D	ADDR alue written to memory. ADDR ddress [ME] Description written for a Cache Flush Done event. ritten to memory. he data. ritten to memory. DATA Data [ME] Description ache Flush Done event. ritten to memory. OATA Data [ME] Description ache Flush Done event. ritten to memory. OR atten only by Micro Engine Description written for a non-Real-Time Mem_Write	
CF_DONE_S Fi CF_DONE_S CF_DONE_I CF_DONE_I Fi NRT_WRIT	SRC eld Name ADDR SWAP eld Name DATA Non-Real-' eld Name E_ADDR E_SWAP	0 Cache Bit(s) 31:2 1:0 Cach Bit(s) 31:0 Fime Write Bit(s) 31:2 1:0	event. Read returns last v  P_ME_CF_EVENT_A  Flush Event Done A  External memory address Read returns last value w  Swap used when writing t Read returns last value w  CP_ME_CF_EVENT_L  Flush Event Done  Data to be written for a C Read returns last value w  CP_ME_NRT_ADI  Address [ME] ** Wrt  External memory address Swap used when writing t	ADDR Address [ME] Description Written to memory. ADDR Address [ME] Description Written for a Cache Flush Done event. Titten to memory. Address [ME] Description Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME]	
CF_DONE_S Fi CF_DONE_S CF_DONE_I CF_DONE_I Fi NRT_WRITI NRT_WRITI	SRC eld Name ADDR SWAP eld Name DATA eld Name E_ADDR E_SWAP Non-Real	0 Cache Bit(s) 31:2 1:0 Cach Bit(s) 31:0 Time Write Bit(s) 31:2 1:0	event. Read returns last v  P_ME_CF_EVENT_A  Flush Event Done A  External memory address Read returns last value w  Swap used when writing t Read returns last value w  CP_ME_CF_EVENT_L  Flush Event Done  Data to be written for a C Read returns last value w  CP_ME_NRT_ADI  Address [ME] ** Wrt  External memory address Swap used when writing t	ADDR ADDR ADDR ADDR ADDR ADDR Address [ME]	
CF_DONE_S Fi CF_DONE_S CF_DONE_I CF_DONE_I Fi NRT_WRITI NRT_WRITI	SRC eld Name ADDR SWAP eld Name DATA eld Name E_ADDR E_SWAP Non-Real- eld Name eld Name	0 Cache Bit(s) 31:2 1:0 Cach Bit(s) 31:0 Fime Write Bit(s) 31:2 1:0	event. Read returns last v         CP_ME_CF_EVENT_4         Flush Event Done Average         External memory address         Read returns last value w         Swap used when writing the returns last value w         Swap used when writing the returns last value w         CP_ME_CF_EVENT_1         e Flush Event Done         Data to be written for a C         Read returns last value w         CP_ME_NRT_ADI         e Address [ME] ** Writted         External memory address         Swap used when writing the set of the set o	ADDR Address [ME] Description Written to memory. ADDR Address [ME] Description Written for a Cache Flush Done event. Titten to memory. Address [ME] Description Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME] Description Ache Flush Done event. Titten to memory. Address [ME]	

ORIGINATE DAT	ГЕ	EDIT DATE	DOCUMENT-REV. NUM.	PAG
13 March, 2001	r	TIME \@ "d MMMM,	CP Spec: Version 0.26	48 of
	l		er spec. version 0.20	100
			B	
		CP_ME_RT_ADD		
Real-Time	Write Ad	ldress [ME] ** Writt	en only by Micro Engine	
Field Name	Bit(s)		Description	
RT WRITE ADDR	31:2	External memory address	s written for a Real-Time Mem Write.	
RT WRITE SWAP	1:0	Swap used when writing the data.		
	1.0	swup used when writing	ino utiti.	
		CP ME RT DAT	•	
	XX/ */ T			
Real-11m	e write I	Data [ME] ^^ Written	ı only by Micro Engine	
Field Name	Bit(s)		Description	
RT_WRITE_DATA	31:0	Data to be written for a F	Real-Time Mem_Write.	
		CP INT CNTL (R/	(W)	
	CPI	nterrupt Control [M		
		interrupt Control [m		
Field Name	Bit(s)		Description	
RB_INT_MASK	31		RUPT packet in the Ring Buffer	
		0 - Disabled (Default)	generation of the interrupt to the Host.	
		1 – Enabled: Interrupt will gen	erate interrupt to Host.	
IB1 INT MASK	30		RUPT packet in IB1 Stream (See bit 31 for definition	on).
IB2 INT MASK	29		RUPT packet in IB2 Stream (See bit 31 for definition	,
DMA INT MASK	28		ngine (See bit 31 for definition).	
IB ERROR MASK	27	· ·	Buffer Start Error (See bit 31 for definition).	
RESERVED BIT ERROR MASK	26		d Bit Check Error (See bit 31 for definition).	
PROTECTED MODE ERROR MASK	25	· · ·	d Mode Error (See bit 31 for definition).	
OPCODE ERROR MASK	24		Check Error (See bit 31 for definition).	
T0 T1 PACKET IN IB MASK	23		1 Packet Check in the IBs (See bit 31 for definition	).
RT RESERVED BIT ERROR MASK	22	· · · · · · · · · · · · · · · · · · ·	ne Reserved Bit Check Error (See bit 31 for definit	ć
RT PROTECTED MODE ERROR MASK	21		ne Protected Mode Error (See bit 31 for definition)	
RT OPCODE ERROR MASK	20	<u> </u>	me Opcode Check Error (See bit 31 for definition).	
SW INT	19	<u>.</u>	e Interrupt (See bit 31 for definition).	
SCRATCH INT MASK	18		Register Compare. (See bit 31 for definition).	
Reserved	17:16	Reserved	- • •	
RTS15_INT_MASK	15	Interrupt Mask for CP_INTER	RUPT packet in the RT Slice #15 (See bit 31 for de	efinition).
RTS14_INT_MASK	14		RUPT packet in the RT Slice #14 (See bit 31 for de	
RTS13_INT_MASK	13	Interrupt Mask for CP_INTER	RUPT packet in the RT Slice #13 (See bit 31 for de	efinition).
RTS12_INT_MASK	12		RUPT packet in the RT Slice #12 (See bit 31 for de	
RTS11_INT_MASK	11	Interrupt Mask for CP_INTER	RUPT packet in the RT Slice #11 (See bit 31 for de	efinition).
RTS10_INT_MASK	10		RUPT packet in the RT Slice #10 (See bit 31 for de	
RTS9_INT_MASK	9	Interrupt Mask for CP_INTER	RUPT packet in the RT Slice #9 (See bit 31 for def	inition).
RTS8_INT_MASK	8	Interrupt Mask for CP_INTER	RUPT packet in the RT Slice #8 (See bit 31 for def	inition).
RTS7_INT_MASK	7	Interrupt Mask for CP_INTER	RUPT packet in the RT Slice #7 (See bit 31 for def	inition).
RTS6_INT_MASK	6	Interrupt Mask for CP_INTERRUPT packet in the RT Slice #6 (See bit 31 for definition).		
RTS5_INT_MASK	5		RUPT packet in the RT Slice #5 (See bit 31 for def	
RTS4_INT_MASK	4	Interrupt Mask for CP_INTER	RUPT packet in the RT Slice #4 (See bit 31 for def	inition).
RTS3_INT_MASK	3		RUPT packet in the RT Slice #3 (See bit 31 for def	
RTS2_INT_MASK	2		RUPT packet in the RT Slice #2 (See bit 31 for def	
RTS1_INT_MASK	1	<u> </u>	RUPT packet in the RT Slice #1 (See bit 31 for def	<i>,</i>
RTS0 INT MASK	0	Interrupt Mask for CP_INTER	RUPT packet in the RT Slice #0 (See bit 31 for def	inition).



PAGE 49 of

CP_INT_STATUS (R/W) CP Interrupt STATUS [ME, DMA]				
Field Name	Bit(s)	Description		
RB_INT_STAT	31	Interrupt status for CP_INTERRUPT packet in Ring Buffer. Default = 0.         Read:         0 - No Event (Interrupt did not occur).         1 - Even Occurred.         This will be set even if the corresponding mask is '0' in the CP_INT_CNTL register.         Write:         0 - No affect.         1 - Set Interrupt Status (For state restoration from power-down).         ** Soft Resetting the CP will clear this register **		
IB1_INT_STAT	30	Interrupt status for CP_INTERRUPT packet in IB1 stream (See bit 31 for definition)		
IB2_INT_STAT	29	Interrupt status for CP_INTERRUPT packet in IB2 stream (See bit 31 for definition)		
DMA_INT_STAT	28	Interrupt status for the DMA Engine (See bit 31 for definition)		
IB_ERROR_STAT	27	Interrupt status for the Indirect Buffer Start Error (See bit 31 for definition)		
RESERVED_BIT_ERROR_STAT	26	Interrupt status for the Reserved Bit Check Error (See bit 31 for definition)		
PROTECTED_MODE_ERROR_STAT	25	Interrupt status for the Protected Mode Error (See bit 31 for definition)		
OPCODE_ERROR_STAT	24	Interrupt status for the Opcode Check Error (See bit 31 for definition)		
T0_T1_PACKET_IN_IB_STAT	23	Interrupt status for the Type 0/1 Packet Check in the IBs (See bit 31 for definition).		
RT_RESERVED_BIT_ERROR_STAT	22	Interrupt status for the Real-Time Reserved Bit Check Error (See bit 31 for definition)		
RT_PROTECTED_MODE_ERROR_STAT	21	Interrupt status for the Real-Time Protected Mode Error (See bit 31 for definition)		
RT_OPCODE_ERROR_STAT	20	Interrupt status for the Real-Time Opcode Check Error (See bit 31 for definition)		
SW_INT	19	Interrupt status for the Software Interrupt (See bit 31 for definition).		
SCRATCH_INT_STAT	18	Interrupt status for the Scratch Register Compare Interrupt (See bit 31 for definition).		
Reserved	17:16	Reserved.		
RTS15_INT_STAT	15	Interrupt status for CP_INTERRUPT packet in RT Slice #15 (See bit 31 for definition).		
RTS14_INT_STAT	14	Interrupt status for CP_INTERRUPT packet in RT Slice #14 (See bit 31 for definition).		
RTS13_INT_STAT	13	Interrupt status for CP_INTERRUPT packet in RT Slice #13 (See bit 31 for definition).		
RTS12_INT_STAT	12	Interrupt status for CP_INTERRUPT packet in RT Slice #12 (See bit 31 for definition).		
RTS11_INT_STAT	11	Interrupt status for CP_INTERRUPT packet in RT Slice #11 (See bit 31 for definition).		
RTS10_INT_STAT	10	Interrupt status for CP_INTERRUPT packet in RT Slice #10 (See bit 31 for definition).		
RTS9_INT_STAT	9	Interrupt status for CP_INTERRUPT packet in RT Slice #9 (See bit 31 for definition).		
RTS8_INT_STAT	8	Interrupt status for CP_INTERRUPT packet in RT Slice #8 (See bit 31 for definition).		
RTS7_INT_STAT	7	Interrupt status for CP_INTERRUPT packet in RT Slice #7 (See bit 31 for definition).		
RTS6_INT_STAT	6	Interrupt status for CP_INTERRUPT packet in RT Slice #6 (See bit 31 for definition).		
RTS5_INT_STAT	5	Interrupt status for CP_INTERRUPT packet in RT Slice #5 (See bit 31 for definition).		
RTS4_INT_STAT	4	Interrupt status for CP_INTERRUPT packet in RT Slice #4 (See bit 31 for definition).		
RTS3_INT_STAT	3	Interrupt status for CP_INTERRUPT packet in RT Slice #3 (See bit 31 for definition).		
RTS2_INT_STAT	2	Interrupt status for CP_INTERRUPT packet in RT Slice #2 (See bit 31 for definition).		
RTS1_INT_STAT	1	Interrupt status for CP_INTERRUPT packet in RT Slice #1 (See bit 31 for definition).		
RTS0 INT STAT	0	Interrupt status for CP INTERRUPT packet in RT Slice #0 (See bit 31 for definition).		

n
LL

# EDIT DATE [ TIME \@ "d MMMM,

-

PAGE 50 of

CP_INT_ACK (WO) CP Interrupt Acknowledge [ME, DMA]				
Field Name     Bit(s)     Description				
RB_INT_ACK	31	Interrupt acknowledge for CP_INTERRUPT packet in the Ring Buffer. <u>Write:</u> 0 - No affect. 1 - Clear just this Interrupt Status Bit (Non-Persistent Write).		
IB1 INT ACK	30	Interrupt acknowledge for CP INTERRUPT packet in IB1 stream (See bit 31).		
IB2 INT ACK	29	Interrupt acknowledge for CP INTERRUPT packet in IB2 stream (See bit 31).		
DMA INT ACK	28	Interrupt acknowledge for Read Error (See bit 31 for definition).		
IB ERROR	27	Interrupt acknowledge for the Indirect Buffer Start Error (See bit 31 for definition).		
RESERVED_BIT_ERROR_ACK	26	Interrupt acknowledge for the Reserved Bit Check Error (See bit 31 for definition).		
PROTECTED_MODE_ERROR_ACK	25	Interrupt acknowledge for the Protected Mode Error (See bit 31 for definition).		
OPCODE_ERROR_ACK	24	Interrupt acknowledge for the Opcode Check Error (See bit 31 for definition).		
T0_T1_PACKET_IN_IB_ACK	23	Interrupt acknowledge for the Type 0/1 Packet Check in the IBs (See bit 31 for definition).		
RT_RESERVED_BIT_ERROR_ACK	22	Interrupt acknowledge for the Real-Time Reserved Bit Check Error (See bit 31 for definition).		
RT_PROTECTED_MODE_ERROR_ACK	21	Interrupt acknowledge for the Real-Time Protected Mode Error (See bit 31 for definition).		
RT_OPCODE_ERROR_ACK	20	Interrupt acknowledge for the Real-Time Opcode Check Error (See bit 31 for definition).		
SW_INT_ACK	19	Interrupt acknowledge for the Software Interrupt (See bit 31 for definition).		
SCRATCH_INT_ACK	18	Interrupt acknowledge for the Scratch Register Compare Interrupt (See bit 31 for definition).		
Reserved	17:16	Reserved.		
RTS15_INT_ACK	15	Interrupt acknowledge for CP_INTERRUPT packet RT Slice #15 (See bit 31 for definition).		
RTS14_INT_ACK	14	Interrupt acknowledge for CP_INTERRUPT packet RT Slice #14 (See bit 31 for definition).		
RTS13_INT_ACK	13	Interrupt acknowledge for CP_INTERRUPT packet RT Slice #13 (See bit 31 for definition).		
RTS12_INT_ACK	12	Interrupt acknowledge for CP_INTERRUPT packet RT Slice #12 (See bit 31 for definition).		
RTS11_INT_ACK	11	Interrupt acknowledge for CP_INTERRUPT packet RT Slice #11 (See bit 31 for definition).		
RTS10_INT_ACK	10	Interrupt acknowledge for CP_INTERRUPT packet RT Slice #10 (See bit 31 for definition).		
RTS9_INT_ACK	9	Interrupt acknowledge for CP_INTERRUPT packet RT Slice #9 (See bit 31 for definition).		
RTS8_INT_ACK	8	Interrupt acknowledge for CP_INTERRUPT packet RT Slice #8 (See bit 31 for definition).		
RTS7_INT_ACK	7	Interrupt acknowledge for CP_INTERRUPT packet RT Slice #7 (See bit 31 for definition).		
RTS6_INT_ACK	6	Interrupt acknowledge for CP_INTERRUPT packet RT Slice #6 (See bit 31 for definition).		
RTS5_INT_ACK	5	Interrupt acknowledge for CP_INTERRUPT packet RT Slice #5 (See bit 31 for definition).		
RTS4_INT_ACK	4	Interrupt acknowledge for CP_INTERRUPT packet RT Slice #4 (See bit 31 for definition).		
RTS3_INT_ACK	3	Interrupt acknowledge for CP_INTERRUPT packet RT Slice #3 (See bit 31 for definition).		
RTS2_INT_ACK	2	Interrupt acknowledge for CP_INTERRUPT packet RT Slice #2 (See bit 31 for definition).		
RTS1_INT_ACK	1	Interrupt acknowledge for CP_INTERRUPT packet RT Slice #1 (See bit 31 for definition).		
RTS0_INT_ACK	0	Interrupt acknowledge for CP_INTERRUPT packet RT Slice #0 (See bit 31 for definition).		

CP Spec CRAYOLA.doc-171521 Bytes \*\*\* O ATI Confidential. Reference Copyright Notice on Cover Page O \*\*\*

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	$[ TIME \setminus @ "d MMMM,$	CP Spec: Version 0.26	51 of

SCRATCH_CMP_HI Scratch Register Compare Value High			
Field Name	Bit(s)	Description	
SCRATCH_CMP_HIGH	31:0	Most-Significant DWORD for Scratch Register Comparison This is programmed by the Driver before enabling the Scratch Compare Interrupt in the SCRATCH_CMP_CNTL register.	

SCRATCH_CMP_LO Scratch Register Compare Value Low		
Field Name	Bit(s)	Description
SCRATCH_CMP_LOW	31:0	Least-Significant DWORD for Scratch Register Comparison This is programmed by the Driver before enabling the Scratch Compare Interrupt in the SCRATCH_CMP_CNTL register.

SCRATCH_CMP_CNTL Scratch Register Compare Control			
Field Name	Bit(s)	Description	
COMPARE_ENABLE	31	Scratch Compare Enable. Default = $0$ .	
Reserved	30:11	Reserved	
TEST_SELECT	10:8	Test Select: $000 - A \ge B$ (Default) $001 - A \le B$ $010 - A \ge B$ 011 - A < B 100 - A == B 101 - A != B Where: A = Scratch Register Pair $B = Driver-Supplied Pair (SCRATCH_CMP_HI / LO)$	
Reserved	7:2	Reserved	
PAIR_SELECT	1:0	Scratch Pair Select: 00 – Scratch Registers 0 (Low) & 1 (High) 01 – Scratch Registers 2 (Low) & 3 (High) 10 – Scratch Registers 4 (Low) & 5 (High) 11 – Scratch Registers 6 (Low) & 7 (High)	

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	52 of

## 7.20 Command Debug Registers (Updated: 09-13-2002)

These registers are used to read the contents of the command cache queues that store the pre-parsed command and state data.

CP_CMD_INDEX (WO) Command Index [ROQ]			
Field Name	Bit(s)	Description	
Reserved	31:18	Reserved	
CMD_QUEUE_SEL	17:16	Selects queue to read: 00 - N/A 01 - CS Queue 10 - ST Queue 11 - ME Queue	
Reserved	15:10	Reserved	
CMD_INDEX	9:0	DWORD Read Address for the Command Queue. The address in the queue where the stream data is stored is dependant on the programming of the threshold values. The CMD_INDEX auto-increments after the CP_CMD_DATA register is read. See the CP_QUEUE_THRESHOLDS register.	

		CP_CMD_DATA (RO) Command Data [ROQ]
Field Name	Bit(s)	Description
CMD_DATA	31:0	Data from the Command Queue, from location pointed to by the CP CMD ADDR register.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[TIME \@ "d MMMM,	CP Spec: Version 0.26	53 of

## 7.21 State Management Registers (Updated: 04-04-2003)

The following registers are used to read the contents of the storage elements in the CP for State Management. The following elements are read at the listed address ranges:

Index	Description				
0x0	Sub-Block 0 Last Pointer [31:5] & Size [3:0]				
0x1	Sub-Block 1 Last Pointer [31:5] & Size [3:0]				
0x2	Sub-Block 2 Last Pointer [31:5] & Size [3:0]				
0x3	Sub-Block 3 Last Pointer [31:5] & Size [3:0]				
0x4	Sub-Block 4 Last Pointer [31:5] & Size [3:0]				
0x5	Sub-Block 5 Last Pointer [31:5] & Size [3:0]				
0x6	Sub-Block 6 Last Pointer [31:5] & Size [3:0]				
0x7	Sub-Block 7 Last Pointer [31:5] & Size [3:0]				
0x8	Vertex Shader Last Base [31:5]				
0x9	Vertex Shader Last Size [13:0]				
0xA	Pixel Shader Last Base [31:5]				
0xB	Pixel Shader Last Size [13:0]				
0xC	Valid Flags:				
0AC	Bit 0: Sub-Block 0 Valid (Default = 0) – Cleared on Soft Reset.				
	Bit 1: Sub-Block 1 Valid (Default = 0) – Cleared on Soft Reset.				
	Bit 2: Sub-Block 2 Valid (Default = 0) – Cleared on Soft Reset.				
	Bit 3: Sub-Block 3 Valid (Default = 0) – Cleared on Soft Reset.				
	Bit 4: Sub-Block 4 Valid (Default = 0) – Cleared on Soft Reset.				
	Bit 5: Sub-Block 5 Valid (Default = 0) – Cleared on Soft Reset.				
	Bit 6: Sub-Block 6 Valid (Default = 0) – Cleared on Soft Reset. Bit 7: Sub-Block 7 Valid (Default = 0) – Cleared on Soft Reset.				
	Bit 8: Vertex Shader Last Valid (Default = 0) – Cleared on Soft Reset.				
	Bit 9: Pixel Shader Last Valid (Default = 0) – Cleared on Soft Reset.				
	Bit 10: ALU Constant Base Valid (Default=0) – Cleared on Soft Reset.				
	Bit 11: Texture Constant Base Valid (Default=0) - Cleared on Soft Reset.				
	Bit 12: Register Base Valid (Default = $0$ ) – Cleared on Soft Reset.				
	Bit 13: Boolean Constant Valid (Default = 0) – Cleared on Soft Reset.				
	Bit 14: Loop Constant Valid (Default = 0) – Cleared on Soft Reset. Bits 31:15 – Reserved				
0xD	Bits 7:0 : Constant Coherency Counter				
0XD	Bit 8 : ALU Constant Global Write Enable				
	Bit 9 : Texture Constant Global White Enable				
	Bit 10 : Register Global Write Enable				
	Bit 11 : Boolean Constant Write Enable				
	Bit 12 : Loop Constant Write Enable				
	Bits 28:15 – Reserved				
	Bit 29 : 2D/3D Mode Flag. Bit 30: Real-time predicated test result.				
	Bit 31: Non-real-time predicated test result.				
0xE	Bits 19:0 : Indirect #1 Size FIFO				
	Bits 23:20 : Reserved				
	Bits 26:24 : Number of Outstanding Indirect #1 Requests				
	Bits 31:27 : Reserved				
0xF	Same as 0xE, but for Indirect #2				
0x10	ALU_Constant_Base[31:13]				
0x11	TEX_Constant_Base[31:13]				
0x12	REG_Constant_Base[31:13]				
0x13	BOOLEAN Constant Base[31:13]				
0x14	LOOP Constant Base[31:13]				



CP_STATE_DEBUG_INDEX (WO) State Management Debug Index [PFP]			
Field Name	Field Name Bit(s) Description		
Reserved	31:5	Unused	
STATE_DEBUG_INDEX	4:0	Index. See above text for mapping. This index register auto increments when the data register is read.	

#### CP\_STATE\_DEBUG\_DATA (RO) State Management Debug Data [PFP] Field Name Bit(s) Description STATE\_DEBUG\_DATA 31:0 Data. See above text for interpretation.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	$[ TIME \@ "d MMMM, \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	CP Spec: Version 0.26	55 of

## 7.22 CP Status Registers (Updated: 03-12-2003)

CP_CSQ_RB_STAT (RO) Command Stream Queue Ring Buffer Status [ROQ]			
Field Name         Bit(s)         Description			
Reserved	31:26	Reserved	
CSQ_WPTR_PRIMARY	25:16	Current Write Pointer of the Primary Stream Data in the CSQ.	
Reserved	15:10	Reserved	
CSQ_RPTR_PRIMARY 9:0 Current Read Pointer of the Primary Stream Data in the CSQ.			

CP_CSQ_IB1_STAT (RO) Command Stream Queue Indirect Buffer #1 Status [ROQ]			
Field NameBit(s)Description		Description	
Reserved	31:26	Reserved	
CSQ_WPTR_INDIRECT1 25:16		Current Write Pointer of the IB1 Stream data in the CSQ.	
Reserved 15:10		Reserved	
CSQ_RPTR_INDIRECT1 9:0		Current Read Pointer of the IB1 Stream data in the CSQ.	

CP_CSQ_IB2_STAT (RO) Command Stream Queue Indirect Buffer #2 Status [ROQ]			
Field Name         Bit(s)         Description			
Reserved	31:26	Reserved	
CSQ_WPTR_INDIRECT2	25:16	Current Write Pointer of the IB2 Stream data in the CSQ.	
Reserved	15:10	Reserved	
CSQ_RPTR_INDIRECT2 9:0 Current Read Pointer of the IB2 Stream data in the CSQ.			

CP_STQ_RT_STAT (RO) State Queue Real-Time Status [ROQ]			
Field Name         Bit(s)         Description			
Reserved	31:26	Reserved	
STQ_WPTR_RT	25:16	Current Write Pointer of the RT stream data in the STQ.	
Reserved	15:10	Reserved	
STQ_RPTR_RT	9:0	Current Read Pointer of the RT stream data in the STQ.	

CP_STQ_ST_STAT (RO) State Queue State Data Status [ROQ]			
Field Name Bit(s) Description		Description	
Reserved	31:26	Reserved	
STQ_WPTR_ST	25:16	Current Write Pointer of the State data in the STQ.	
Reserved	15:10	Reserved	
STQ_RPTR_ST     9:0     Current Read Pointer of the State data in the STQ.			

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[TIME \@ "d MMMM,	CP Spec: Version 0.26	56 of

CP_STQ_RT_ST_STAT (RO) State Queue Real-Time State Data Status [ROQ]			
Field Name Bit(s) Description			
Reserved	31:26	Reserved	
STQ_WPTR_RT_ST	25:16	Current Write Pointer of the RT State Data in the STQ.	
Reserved	15:10	Reserved	
STQ_RPTR_RT_ST	9:0	Current Read Pointer of the RT State Data in the STQ.	

CP_MEQ_ STAT (RO) Command Stream Queue Status [PFP]			
Field Name	Bit(s)	Description	
Reserved	31:26	Reserved	
MEQ_WPTR	25:16	Current Write Pointer in the MEQ.	
Reserved	15:10	Reserved	
MEQ_RPTR	9:0	Current Read Pointer in the MEQ.	

CP_NON_PREFETCH_CNTRS (RO) Non Pre-Fetch Counters [PFP]				
Field Name	Bit(s)	Description		
Reserved	31:11	Reserved		
IB2_COUNTER	10:8	Count of Indirect Buffer #2 Pre-Fetches In-Flight.		
Reserved	7:3	Reserved		
IB1_COUNTER	2:0	Count of Indirect Buffer #1 Pre-Fetches In-Flight.		



PAGE 57 of

CP_STAT (RO) Command Processor Status Register [RBIU]			
Field Name	Bit(s)	Description	
MIU_WR_BUSY	0	Write Path in Memory Interface Unit is Busy (RT and Non-RT).	
MIU RD REQ BUSY	1	Read Request Path in Memory Interface Unit is Busy (RTEE, RT, or Non-RT)	
MIU_RD_RETURN_BUSY	2	Memory Interface Unit is Expecting Data from Memory Hub (RTEE, RT and Non-RT)	
RBIU_BUSY	3	The CP's Register Bus Interface Unit is Busy. This bit will be asserted when the CP_STAT register is read.	
RCIU_BUSY	4	Read/Write Interface to RBBM is Busy with Non-RT Transactions.	
CSF_RING_BUSY	5	Command Stream Fetcher has more to fetch for the Ring Buffer.	
CSF_INDIRECTS_BUSY	6	Command Stream Fetcher has more to fetch for Indirect Buffers in the Ring.	
CSF_INDIRECT2_BUSY	7	Command Stream Fetcher has more to fetch for Indirect Buffer #2's.	
Reserved	8	Reserved.	
CSF_ST_BUSY	9	Command Stream Fetcher has more to fetch for State Data.	
CSF_BUSY	10	Command Stream Fetcher is Busy for Non Real Time.	
RING_QUEUE_BUSY	11	Command Data Needs to Be Parsed for the Ring Buffer.	
INDIRECTS_QUEUE_BUSY	12	Command Data Needs to be Parsed for the Indirect Buffers in the Ring Buffer.	
INDIRECT2_QUEUE_BUSY	13	Command Data Needs to be Parsed for Indirect #2 Buffers in Indirect Buffer #1.	
Reserved	15:14	Reserved	
ST_QUEUE_BUSY	16	Pre-Fetched State Data Needs to be Taken by the Micro Engine.	
PFP_BUSY	17	Pre-Fetch Parser is Busy Processing Either a Real-Time or Non-Real-Time Stream.	
MEQ_BUSY	18	Micro Engine Queue Contains Data from the PFP.	
Reserved	20:19	Reserved	
MIU_WC_STALL	21	MIU is Waiting for Write Confirm from the MH.	
CP_NRT_BUSY	22	CP is Busy Processing Non-Real-Time Streams, DMA Operation, or Scratch Memory Write. This status bit does <i>not</i> include pending read/write transactions from the RBBM.	
3D_BUSY	23	There is at least one context reserved for 3D processing.	
2D_BUSY	24	There is at least one context allocated for 2D processing.	
Reserved	25	Reserved.	
ME_BUSY	26	Non-Real-Time Micro Engine is Busy.	
RTEE_BUSY	27	Real-Time Event Engine is Busy (Polling or Processing a Stream)	
DMA_BUSY	28	DMA Engine is Busy.	
ME_WC_BUSY	29	Micro Engine is waiting for write confirmations from the Memory Hub or the CP/SC write confirm counter is not zero.	
MIU_WC_TRACK_FIFO_EMPTY	30	MIU's Write Confirm Tracking FIFO is Empty.	
CP_BUSY	31	Any block in the CP is Busy (Non-Real-Time or Real-Time). This status bit will be asserted when the CP STAT register is read.	

CP Spec CRAYOLA.doc-171521 Bytes \*\*\* O ATI Confidential. Reference Copyright Notice on Cover Page O \*\*\*



PAGE 58 of

	Comman	d Processor Real-Time Status Register [RBIU]
Field Name	Bit(s)	Description
Reserved	3:0	Reserved
RCIU_RT_BUSY	4	Read/Write Interface to RBBM is Busy with RT Transactions.
Reserved	8:5	Reserved.
CSF_RT_ST_BUSY	9	Command Stream Fetcher has more to fetch for Real-Time State Data.
CSF_RT_BUSY	10	Command Stream Fetcher is Busy for Real-Time.
Reserved	13:11	Reserved
RT_QUEUE_BUSY	14	Real-Time Re-Ordering Queue has Command Data.
RT_ST_QUEUE_BUSY	15	Real-Time State Data Queue has State Data.
Reserved	16	Reserved
PFP_RT_BUSY	17	Pre-Fetch Parser is Busy Processing Real-Time Stream.
Reserved	20:18	Reserved
MEQ_RT_BUSY	21	Micro Engine Output Queue has Real-Time Transactions.
Reserved	24:22	Reserved
ME RT BUSY	25	Real-Time Micro Engine is Busy
Reserved	26	Reserved
RTEE RT BUSY	27	Real-Time Event Engine is Busy Fetching a Real-Time Stream.
Reserved	30:28	Reserved
CP RT BUSY	31	CP is Processing a Real-Time Stream.
	Com	CP_MIU_TAG_STAT0 (RO) mand Processor MIU Tag Return Status 0
Field Name	Bit(s)	Description
FAG_0_STAT	0	If set the MH has not returned this tag to the CP yet.
FAG_1_STAT	1	If set the MH has not returned this tag to the CP yet.
FAG_2_STAT	2	If set the MH has not returned this tag to the CP yet.
FAG 3 STAT	3	If set the MH has not returned this tag to the CP yet.
FAG_4_STAT	4	If set the MH has not returned this tag to the CP yet.
FAG_5_STAT	5	If set the MH has not returned this tag to the CP yet.
FAG 6 STAT	6	If set the MH has not returned this tag to the CP yet.
TAG_7_STAT	7	If set the MH has not returned this tag to the CP yet.
FAG_8_STAT	8	If set the MH has not returned this tag to the CP yet.
FAG_9_STAT	9	If set the MH has not returned this tag to the CP yet.
FAG 10 STAT	10	If set the MH has not returned this tag to the CP yet.
FAG 11 STAT	11	If set the MH has not returned this tag to the CP yet.
FAG_12_STAT	12	If set the MH has not returned this tag to the CP yet.
FAG_13_STAT	13	If set the MH has not returned this tag to the CP yet.
FAG_14_STAT	14	If set the MH has not returned this tag to the CP yet.
ΓAG_15_STAT	15	If set the MH has not returned this tag to the CP yet.
ΓAG_16_STAT	16	If set the MH has not returned this tag to the CP yet.
ΓAG_17_STAT	17	If set the MH has not returned this tag to the CP yet.
ΓAG_18_STAT	18	If set the MH has not returned this tag to the CP yet.
ΓAG_19_STAT	19	If set the MH has not returned this tag to the CP yet.
ΓAG_20_STAT	20	If set the MH has not returned this tag to the CP yet.
ΓAG_21_STAT	21	If set the MH has not returned this tag to the CP yet.
ΓAG_22_STAT	22	If set the MH has not returned this tag to the CP yet.
ΓAG_23_STAT	23	If set the MH has not returned this tag to the CP yet.
FAG_24_STAT	24	If set the MH has not returned this tag to the CP yet.
FAG_25_STAT	25	If set the MH has not returned this tag to the CP yet.
FAG_26_STAT	26	If set the MH has not returned this tag to the CP yet.
TAG 27 STAT	27	If set the MH has not returned this tag to the CP yet.
TAG 28 STAT	28	If set the MH has not returned this tag to the CP yet.
	29	If set the MH has not returned this tag to the CP yet.
TAG 29 STAT	29	I is set the with has not returned this tag to the Cr yet.
TAG_29_STAT TAG 30 STAT	30	If set the MH has not returned this tag to the CP yet.

CP Spec CRAYOLA.doc-171521 Bytes \*\*\* O ATI Confidential. Reference Copyright Notice on Cover Page O \*\*\*

ATI Ex. 2067 IPR2023-00922 Page 120 of 448

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	$[ TIME \setminus @ "d MMMM, \\ " W 1 \dots ) @ """" 1$	CP Spec: Version 0.26	59 of

CP_MIU_TAG_STAT1 (RO) Command Processor MIU Tag Return Status 0			
Field Name	Bit(s)	Description	
TAG_32_STAT	0	If set the MH has not returned this tag to the CP yet.	
TAG_33_STAT	1	If set the MH has not returned this tag to the CP yet.	
TAG_34_STAT	2	If set the MH has not returned this tag to the CP yet.	
TAG_35_STAT	3	If set the MH has not returned this tag to the CP yet.	
TAG_36_STAT	4	If set the MH has not returned this tag to the CP yet.	
TAG_37_STAT	5	If set the MH has not returned this tag to the CP yet.	
TAG_38_STAT	6	If set the MH has not returned this tag to the CP yet.	
TAG_39_STAT	7	If set the MH has not returned this tag to the CP yet.	
TAG_40_STAT	8	If set the MH has not returned this tag to the CP yet.	
TAG_41_STAT	9	If set the MH has not returned this tag to the CP yet.	
TAG_42_STAT	10	If set the MH has not returned this tag to the CP yet.	
TAG_43_STAT	11	If set the MH has not returned this tag to the CP yet.	
TAG_44_STAT	12	If set the MH has not returned this tag to the CP yet.	
TAG_45_STAT	13	If set the MH has not returned this tag to the CP yet.	
TAG_46_STAT	14	If set the MH has not returned this tag to the CP yet.	
TAG_47_STAT	15	If set the MH has not returned this tag to the CP yet.	
Reserved	30:16	Reserved.	
INVALID_RETURN_TAG	31	Set if the MH ever returns a tag to the CP greater than 0x2F.	

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[TIME \@ "d MMMM,	CP Spec: Version 0.26	60 of

#### 7.23 Real-Time Event Engine Control Registers (Update: 05-24-2002)

There are 16 sets (0-15) of the following registers. These registers control the operation of the Real-Time event engine in the CP. Note: Interrupts from the Real-Time streams are done by submitting a CP\_INTERRUPT packet in the stream.

Real Time Stream 0 Command [RTEE]			
Field Name	Bit(s)	Description	
QUEUED_REG_PATH	31	Use queued path through RBBM to perform register polling. Default = 1.	
Reserved	30	Reserved.	
EXECUTED (RO)	29	Real-Time Stream has Executed as a Result of the Arm.	
		Re-Arming and Reset (Soft and Hard) clears this status.	
		When the RTS is activated, this status is set.	
TRIGGERED_WAIT (RO)	28	Set by the CP if the RT stream has triggered and is waiting to be executed. This status is de-	
		asserted when the RT stream event is executed (i.e. accepted by the RT stream fetcher). The	
		ACTIVE status then reflects the status.	
		This bit status is cleared by reset (Soft and Hard).	
ACTIVE (RO)	27	Set if RT stream is being fetched by the CP.	
ARM	26	0 => Disabled, 1=> Armed (Default is Disabled). This enables the Real-Time stream. The ARM flag is automatically disabled by the CP once the RT stream is executed. It stays set while the	
		event has triggered but not executed (i.e. In TRIGGERED WAIT)	
		It is the responsibility of the RT stream content to re-arm itself if needed.	
		Clearing this bit (i.e. writing '0') disables a real-time stream that has triggered and is waiting to	
		be processed (i.e. TRIGGERED WAIT).	
		This bit is cleared when the CP is reset (Soft and Hard).	
Reserved	25:21	Reserved for Future Consideration	
POLL_INTERVAL_SOURCE	20:19	Selects One of the Programmable Polling Interval Values:	
		00 – RT_POLL_INTERVAL0	
		01 – RT_POLL_INTERVAL1	
		$1x - RT_POLL_INTERVAL2$	
		The poll counters are free running; so all RT streams that select the same counter will try to pol	
		at the same time. The arbitration for access to the RBBM/MH will serialize these polling	
		operations. $Default = 00.$	
TRICCER SOURCE	18:16		
TRIGGER_SOURCE	18:10	Selects source of Trigger: 000 – Signal. Need to Set SIGNAL SOURCE and SIGNAL CONDITIONING	
		001 – Register Location (Polling)	
		010 – Memory Location (Polling)	
		011 – Reserved.	
		100 – Display #0 End of Line / Start of Frame Counter	
		101 – Display #1 End of Line / Start of Frame Counter	
		110 – VIP End of Line / End of Frame Counter	
		111 – Reserved.	
		Default = 000.	
Reserved	15	Reserved for Future Considerations	
SIGNAL_CONDITIONING	14:13	Signal Conditioning Select	
		00 – None. Event will trigger if signal is asserted.	
		01 – Rising Edge Detect 10 – Falling Edge Detect	
		11 – Invert. Event will trigger if signal is de-asserted.	
		Default = $00$ .	
SIGNAL SOURCE	12:8	Signal Source Select	
		Selects one of 32 Signals to Monitor when Trigger Source = "000".	
		The programmed value selects the bit (0 to 31) of the CP_rts_discretes[31:0] input of the CP.	
		See CP_RTS_Connections.doc for the bit-to-signal mapping.	
		Default = 00000.	
Reserved	7:3	Reserved for Future Considerations	
COMPARE_FUNCTION	2:0	Compare Function Select (Used for Polling Mode):	
		000 – Always (i.e. Do Now)	
		001 – Masked Value Less Than (<) Reference	
		010 – Masked Value Less Than or Equal (<=) to Reference	
		011 – Masked Value Equal (=) to Reference 100 – Masked Value Not Equal (!=) to Reference	
		100 – Masked Value Noi Equal (!-) to Reference 101 – Masked Value Greater Than or Equal (>=) to Reference	
		110 – Masked Value Greater Than (>) Reference	
		110 – Masked Value Orade Than (2) Reference 111 – Always (i.e. Do Now)	
	1		

ATI Ex. 2067 IPR2023-00922 Page 122 of 448

	ORIGINATE	DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAG	
	13 March,	2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	61 of	
			CP_RT0_POLL_ADDR	IESS	1 133	
		Real Tin	ne Stream 0 Polling Add	Iress [RTEE]		
Fie	eld Name	Bit(s)		Description		
POLL_ADDF	RESS	31:2		ster and Memory Trigger Sources if poll		
				lote that for Register Polling, only bits 1	<u> </u>	
POLL_SWAR	2	1:0	Endian Swap Applied to P	Endian Swap Applied to Polling Memory Read Return Data. Default = $0$ .		
		D1'	CP_RT0_REFEREN			
			Fime Stream 0 Referenc			
	eld Name	Bit(s)		Description		
REFERENCE 31			Reference Value for Source	e Compare Function.		
			CP_RT0_MASK			
		Rea	ll Time Stream 0 Mask	[RTEE]		
Fie	eld Name	Bit(s)		Description		
MASK		31:0		ata before Comparison with Reference.		
			Default = 0xFFFFFFFFF			
			CP_RT0_BADR			
		Real Ti	me Stream 0 Base Addr	ess [RTEE]		
Fie	eld Name	Bit(s)		Description		
BADR		31:5	External Memory Base add	dress of the real-time stream.		
Reserved		4:0	Reserved.			
			CP_RT0_SIZE			
		Re	al Time Stream 0 Size [	RTEE]		
Fie	eld Name	Bit(s)		Description		
Reserved		31:20	Reserved.			
SIZE		19:0	Size in DWORDs for the r	eal-time stream.		
Note: Register	sets 1-15 are not li	sted but have	identical format to the register	set shown above.		
Note: Register	sets 1-15 are not li					
Note: Register	sets 1-15 are not li	CP	RT_POLL_INTERVA	L (R/W)		
		CP_ Real-T		L (R/W) unt [RTEE]		
Fie	sets 1-15 are not li eld Name	CP Real-T Bit(s)	RT_POLL_INTERVA	L (R/W)		
Fie Reserved	eld Name	CP_ Real-T Bit(s) 31:30	RT_POLL_INTERVA	L (R/W) unt [RTEE] Description		
Fie Reserved	eld Name	CP Real-T Bit(s)	RT_POLL_INTERVA	L (R/W) unt [RTEE] Description interval between polling operations for		
Fie	eld Name	CP_ Real-T Bit(s) 31:30	RT_POLL_INTERVA	L (R/W) unt [RTEE] Description interval between polling operations for ecrements every 16 core clocks, so the m		
Fie Reserved	eld Name	CP_ Real-T Bit(s) 31:30	RT_POLL_INTERVA	L (R/W) unt [RTEE] Description interval between polling operations for ecrements every 16 core clocks, so the m		
Fie Reserved	eld Name NTERVAL2	CP_ Real-T Bit(s) 31:30	RT_POLL_INTERVA ime Polling Interval Con Reserved Programmed with the time commands. The counter de time is 1024 * 16 = 16384 Default = 0x3FF.	L (R/W) unt [RTEE] Description interval between polling operations for ecrements every 16 core clocks, so the m	aximum	
Fie Reserved RT_POLL_IN	eld Name NTERVAL2	CP Real-T Bit(s) 31:30 29:20	<b>RT_POLL_INTERVA ime Polling Interval Con</b> Reserved       Programmed with the time commands. The counter dettime is 1024 * 16 = 16384         Default = 0x3FF.       Programmed with the time commands. The counter dettime commands. The counter dettime det	L (R/W) unt [RTEE] Description interval between polling operations for ecrements every 16 core clocks, so the m clocks (40.96 uSec). interval between polling operations for ecrements every 16 core clocks, so the m	aximum real-time	
Fie Reserved RT_POLL_IN	eld Name NTERVAL2	CP Real-T Bit(s) 31:30 29:20	<b>RT_POLL_INTERVA ime Polling Interval Con</b> Reserved         Programmed with the time commands. The counter de time is 1024 * 16 = 16384         Default = 0x3FF.         Programmed with the time commands. The counter de time is 1024 * 16 = 16384         Default = 0x3FF.         Programmed with the time commands. The counter de time is 1024 * 16 = 16384	L (R/W) unt [RTEE] Description interval between polling operations for ecrements every 16 core clocks, so the m clocks (40.96 uSec). interval between polling operations for ecrements every 16 core clocks, so the m	aximum real-time	
Fie Reserved RT_POLL_IN RT_POLL_IN	eld Name NTERVAL2 NTERVAL1	CP_           Real-T           Bit(s)           31:30           29:20           19:10	<b>RT_POLL_INTERVA ime Polling Interval Con</b> Reserved         Programmed with the time commands. The counter de time is 1024 * 16 = 16384         Default = 0x3FF.         Programmed with the time commands. The counter de time is 1024 * 16 = 16384         Default = 0x3FF.         Programmed with the time commands. The counter de time is 1024 * 16 = 16384         Default = 0x3FF.	L (R/W) unt [RTEE] Description interval between polling operations for corements every 16 core clocks, so the m clocks (40.96 uSec). interval between polling operations for corements every 16 core clocks, so the m clocks (40.96 uSec).	aximum real-time aximum	
Fie Reserved RT_POLL_IN	eld Name NTERVAL2 NTERVAL1	CP Real-T Bit(s) 31:30 29:20	RT_POLL_INTERVA         ime Polling Interval Construction         Reserved         Programmed with the time commands. The counter de time is 1024 * 16 = 16384         Default = 0x3FF.         Programmed with the time commands. The counter de time is 1024 * 16 = 16384         Default = 0x3FF.         Programmed with the time commands. The counter de time is 1024 * 16 = 16384         Default = 0x3FF.         Programmed with the time is 1024 * 16 = 16384         Default = 0x3FF.         Programmed with the time	L (R/W) unt [RTEE] Description interval between polling operations for corements every 16 core clocks, so the m clocks (40.96 uSec). interval between polling operations for corements every 16 core clocks, so the m clocks (40.96 uSec). interval between polling operations for	aximum real-time aximum real-time	
Fie Reserved RT_POLL_IN RT_POLL_IN	eld Name NTERVAL2 NTERVAL1	CP_           Real-T           Bit(s)           31:30           29:20           19:10	RT_POLL_INTERVA         ime Polling Interval Construction         Reserved         Programmed with the time commands. The counter de time is 1024 * 16 = 16384         Default = 0x3FF.         Programmed with the time commands. The counter de time is 1024 * 16 = 16384         Default = 0x3FF.         Programmed with the time commands. The counter de time is 1024 * 16 = 16384         Default = 0x3FF.         Programmed with the time is 1024 * 16 = 16384         Default = 0x3FF.         Programmed with the time	L (R/W) unt [RTEE] Description interval between polling operations for corements every 16 core clocks, so the m clocks (40.96 uSec). interval between polling operations for corements every 16 core clocks, so the m clocks (40.96 uSec). interval between polling operations for corements every 16 core clocks, so the m	aximum real-time aximum real-time	



PAGE 62 of

CP_VIP_EOL_EOF_COUNTER (R/W) VIP End of Line / End of Frame Counter [RTEE]			
Field Name	Bit(s)	Description	
VIP_EOF_COUNTER	31:13	End of Frame Counter for VIP. This can be reset to any value and is used by the Real-Time Event Engine. It counts on every VIP_CP_EOF pulse from the VIP and can count 512K frames. The counter just rolls over at its terminal count. Default=0.	
VIP_EOL_COUNTER	12:0	End of Line Counter for VIP. This can be reset to any value and is used by the Real-Time Event Engine. It counts on every VIP_CP_EOL pulse from the VIP and can count up to 8K lines. The counter resets on the VIP_CP_EOF pulse. Default=0.	

CP_D1_EOL_SOF_COUNTER (R/W) Display 1 End of Line / Start of Frame Counter [RTEE]			
Field Name	Bit(s)	Description	
DISP1_SOF_COUNTER	31:13	Start of Frame Counter for Display 1. This can be reset to any value and is used by the Real-Time Event Engine. It counts on every DISP1_CP_SOF pulse from the Display Engine and can count 512K frames. The counter just rolls over at its terminal count. Default=0.	
DISP1_EOL_COUNTER	12:0	End of Line Counter for Display 1. This can be reset to any value and is used by the Real-Time Event Engine. It counts on every DISP1_CP_EOL pulse from the Display Engine and can count up to 8K lines. The counter resets on the DISP1_CP_SOF pulse. Default=0.	

CP_D2_EOL_SOF_COUNTER (R/W) Display 2 End of Line / Start of Frame Counter [RTEE]			
Field Name	Bit(s)	Description	
DISP2_SOF_COUNTER	31:13	Start of Frame Counter for Display 1. This can be reset to any value and is used by the Real-Time Event Engine. It counts on every DISP2_CP_SOF pulse from the Display Engine and can count 512K frames. The counter just rolls over at its terminal count. Default=0.	
DISP2_EOL_COUNTER	12:0	End of Line Counter for Display 1. This can be reset to any value and is used by the Real-Time Event Engine. It counts on every DISP2_CP_EOL pulse from the Display Engine and can count up to 8K lines. The counter resets on the DISP2_CP_SOF pulse. Default=0.	

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001		CP Spec: Version 0.26	63 of

#### 7.24 "Viz Query A" Registers (Update: 09-13-2002)

The following register hold the visibility results from the Scan Converter to be used by the Viz Query function. See the VIZ\_QUERY packet in the PM4 Specification for details on these bits.

CP_NV_FLAGS_0 (R/W) Not Visible Flags for Viz Query [PFP]				
Field Name	Bit(s)	Description		
NV_15	31:30	Bit 31: DISCARD (Default = 0) – Resets on Soft Reset. Bit 30: END RCVD (Default = 0) – Resets on Soft Reset.		
NV_14	29:28	See NV_15 Description.		
NV_13	27:26	See NV_15 Description.		
NV_12	25:24	See NV_15 Description.		
NV_11	23:22	See NV_15 Description.		
NV_10	21:20	See NV_15 Description.		
NV_9	19:18	See NV_15 Description.		
NV_8	17:16	See NV_15 Description.		
NV_7	15:14	See NV_15 Description.		
NV_6	13:12	See NV_15 Description.		
NV_5	11:10	See NV_15 Description.		
NV_4	9:8	See NV_15 Description.		
NV_3	7:6	See NV_15 Description.		
NV_2	5:4	See NV_15 Description.		
NV_1	3:2	See NV_15 Description.		
NV 0	1:0	See NV 15 Description.		

Note: CP\_NV\_FLAGS\_1 through CP\_NV\_FLAGS\_3 need to be added to the specification once the details of the Viz Query are established. The 4 NV flag registers assume that 64 NV flags are supported.

.25 Predicate Registers (U Field Name BIN_MASK_LO	-	CP_BIN_MASK_LO ( wer 32-bits of Bin Mas	sk [PFP]	
Field Name BIN_MASK_LO	Lov Bit(s)	wer 32-bits of Bin Mas	sk [PFP]	
	Lov Bit(s)	wer 32-bits of Bin Mas	sk [PFP]	
	1	Current driver defined bit		
BIN_MASK_LO	31:0	Current driver defined bin	Description	
			n category. Default=0xffffffff	
		CP BIN MASK HI (I	R/W)	
		per 32-bits of Bin Mas		
Field Name	Bit(s)		Description	
BIN_MASK_HI	31:0	Current driver defined bin	n category. Default=0xffffffff	
	C	P BIN SELECT LO	(R/W)	
		wer 32-bits of Bin Sele		
Field Name	Bit(s)		Description	
BIN_SELECT_LO	31:0	Bin category of subseque	nt command stream data. Default=0xffffff	f
	C	P BIN SELECT HI	(R/W)	
	Up	per 32-bits of Bin Sele	ct [PFP]	
Field Name	Bit(s)		Description	
BIN_SELECT_HI	31:0	Bin category of subseque	nt command stream data. Default=0xffffff	f
		_RT_BIN_MASK_LO		
	Lower 32	2-bits of Real-Time Bi	n Mask [PFP]	
Field Name	Bit(s)		Description	
RT_BIN_MASK_LO	31:0	Current driver defined bin	n category. Default=0xffffffff	
	CP	RT BIN MASK H	I (R/W)	
		2-bits of Real-Time Bi		
Field Name	Bit(s)		Description	
RT_BIN_MASK_HI	31:0	Current driver defined bin	n category. Default=0xffffffff	
	СР	RT BIN SELECT L	-O (R/W)	
		2-bits of Real-Time Bi		
Field Name	Bit(s)		Description	
RT_BIN_SELECT_LO	31:0	Bin category of subseque	nt command stream data. Default=0xffffff	f
	СР	RT_BIN_SELECT_H	HI (R/W)	
		2-bits of Real-Time Bi		
Field Name RT BIN SELECT HI	Bit(s)		Description	

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	65 of

## 7.26 2D Control Registers (Updated: 09-26-2002)

The following registers contain information that the CP uses to process the 2D PM4 packets.

CP_IB2D_BASE 2D Indirect Buffer Base [PFP]			
Field Name Bit(s) Description			
IB2D_BASE	31:5	2D Indirect Buffer Base Address. Double-Octword-Aligned.	

CP_IB2D_BUFSZ 2D Indirect Buffer Size [PFP]		
Field Name Bit(s) Description		Description
IB2D_BUFSZ	IB2D BUFSZ 19:0 2D Indirect Buffer Size in DWORDs.	
_		Writing to this register does not initiate the 2D indirect buffer fetch. The CP
		fetches the 2D indirect buffer when it encounters a 3D-to-2D mode switch.

CP_DEFAULT_PITCH_OFFSET (WO) 2D Default Pitch Offset [ME]			
Field Name Bit(s) Description		Description	
DEFAULT_PITCH_OFFSET	31:0	2D Pitch and Offset Default. Written to ME's Scratch[0] See the PM4 Specification for the format of this register. Value can be read via the ME_STATMUX.	

CP_DEFAULT2_PITCH_OFFSET (WO) 2D Default #2 Destination Pitch Offset [ME]				
Field Name	Bit(s)	Description		
DEFAULT2_PITCH_OFFSET	31:0	2D Pitch and Offset Default #2. Written to ME's Scratch[1] See the PM4 Specification for the format of this register. Value can be read via the ME_STATMUX.		

CP_DEFAULT_SC_BOTTOM_RIGHT (WO) 2D Default Clipping Extents [ME]		
Field Name         Bit(s)         Description		Description
DEFAULT_SC_BOTTOM_RIGHT	31:0	2D Clipping Extent Default. Written to ME's Scratch[2] See the PM4 Specification for the format of this register. Value can be read via the ME_STATMUX.

CP_DEFAULT2_SC_BOTTOM_RIGHT (WO) 2D Default #2 Clipping Extents [ME]		
Field Name Bit(s)		Description
DEFAULT2_SC_BOTTOM_RIGHT	31:0	2D Clipping Extent Defaults #2. Written to ME's Scratch[3] See the PM4 Specification for the format of this register. Value can be read via the ME_STATMUX.

	ORIGINATE DATE		EDIT DATE	DOCUMENT-REV. NUM.	PAG	
	13 March, 2001		[TIME \@ "d MMMM,	CP Spec: Version 0.26	66 of	
I						
			P_2D_BRUSH_BASE			
			ternal Brush Base Ad			
		it(s)	Darch Doors Address in E.	Description		
BRUSH_BASE	3	1:15	Brush Base Address in E Written to ME's Scratch			
			Value can be read via the			
		and the second	_2D_PALETTE_BAS ternal Palette Base Ad	· · · · · · · · · · · · · · · · · · ·		
Field		it(s)		Description		
PALETTE_BAS		1:15	Palette Base Address in E			
			Written to ME's Scratch			
			Value can be read via the	ME_STATMUX.		
	3D F		CP_2D_IMMD_BASE			
			ll Immediate Data Bas			
		it(s)	×	Description		
IMMD_BASE	3	1:19		dress in External Memory.		
			Written to ME's Scratch[ Value can be read via the	-		
			value call be read via the	ME STATMUA.		
	I		CP_2D_BOOLEANS ( 2D Booleans [ME			
	Va	C	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat	(WO)     ch[7])		
Field		() lue ca	CP_2D_BOOLEANS ( 2D Booleans [ME	(WO)   ch[7]) _STATMUX.		
Field B31_TO_B19	Name I	C	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat	(WO) ] ch[7]) <u>STATMUX.</u> Description		
	Name I	( lue ca it(s) 1:19 18	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat on be read via the ME	(WO) ] ch[7]) <u>STATMUX.</u> Description		
B31_TO_B19 B18 B17	Name I	( lue ca it(s) 1:19 18 17	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat in be read via the ME Written by Driver if anythin AA Font Destination. AA Font.	(WO) ] ch[7]) <u>STATMUX.</u> Description		
B31_TO_B19 B18 B17 B16	Name I	( lue ca it(s) 1:19 18 17 16	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat in be read via the ME Written by Driver if anythin AA Font Destination. AA Font. Source Alpha Blend.	(WO) ] ch[7]) <u>STATMUX.</u> Description		
B31_TO_B19 B18 B17 B16 B15	Name I	( lue ca it(s) 1:19 18 17 16 15	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat in be read via the ME Written by Driver if anythin AA Font Destination. AA Font. Source Alpha Blend. Constant Alpha Blend.	(WO) ] ch[7]) <u>STATMUX.</u> Description		
B31_TO_B19 B18 B17 B16 B15 B14	Name I	( lue ca it(s) 1:19 18 17 16 15 14	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat in be read via the ME Written by Driver if anythin AA Font Destination. AA Font. Source Alpha Blend. Constant Alpha Blend. Alpha Blend.	(WO) ] ch[7]) <u>STATMUX.</u> Description		
B31_TO_B19 B18 B17 B16 B15 B14 B13	Name I	( lue ca it(s) 1:19 18 17 16 15 14 13	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat in be read via the ME Written by Driver if anythin AA Font Destination. AA Font. Source Alpha Blend. Constant Alpha Blend. Alpha Blend. Gradient Fill.	(WO) ] ch[7]) <u>STATMUX.</u> Description g other than zero is needed.		
B31_TO_B19 B18 B17 B16 B15 B14 B13 B12	Name I	( lue ca it(s) 1:19 18 17 16 15 14 13 12	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat in be read via the ME Written by Driver if anythin AA Font Destination. AA Font. Source Alpha Blend. Constant Alpha Blend. Alpha Blend. Gradient Fill. Line. Set if the primitive is a	(WO) ] .ch[7]) _STATMUX		
B31_TO_B19 B18 B17 B16 B15 B14 B13 B12 B11	Name I	( lue ca it(s) 1:19 18 17 16 15 14 13 12 11	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat in be read via the ME Written by Driver if anythin AA Font Destination. AA Font. Source Alpha Blend. Constant Alpha Blend. Alpha Blend. Gradient Fill. Line. Set if the primitive is a Destination Rotate. Set if ro	(WO) ] .ch[7]) _STATMUX		
B31_TO_B19 B18 B17 B16 B15 B14 B13 B12 B11 B10	Name I	( lue ca it(s) 1:19 18 17 16 15 14 13 12 11 10	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat in be read via the ME Written by Driver if anythin AA Font Destination. AA Font. Source Alpha Blend. Constant Alpha Blend. Alpha Blend. Gradient Fill. Line. Set if the primitive is a Destination Rotate. Set if ro Source Rotate. Set on screen	(WO) ] .ch[7]) _STATMUX	ewed as a 11	
B31_TO_B19 B18 B17 B16 B15 B14 B13 B12 B11	Name I	( lue ca it(s) 1:19 18 17 16 15 14 13 12 11	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat in be read via the ME Written by Driver if anythin AA Font Destination. AA Font. Source Alpha Blend. Constant Alpha Blend. Alpha Blend. Gradient Fill. Line. Set if the primitive is a Destination Rotate. Set if ro Source Rotate. Set on screen	(WO) ] .ch[7]) _STATMUX	ewed as a 1E	
B31_TO_B19 B18 B17 B16 B15 B14 B13 B12 B11 B10	Name I	( lue ca it(s) 1:19 18 17 16 15 14 13 12 11 10	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat in be read via the ME Written by Driver if anythin AA Font Destination. AA Font. Source Alpha Blend. Constant Alpha Blend. Constant Alpha Blend. Alpha Blend. Gradient Fill. Line. Set if the primitive is a Destination Rotate. Set if ro Source Rotate. Set on screer Embedded Source. Set for F packed array.	(WO)		
B31_TO_B19 B18 B17 B16 B15 B14 B13 B12 B11 B10 B9	Name I	(1000 Caller Cal	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat in be read via the ME Written by Driver if anythin AA Font Destination. AA Font. Source Alpha Blend. Constant Alpha Blend. Constant Alpha Blend. Alpha Blend. Gradient Fill. Line. Set if the primitive is a Destination Rotate. Set if ro Source Rotate. Set on screen Embedded Source. Set for F packed array. Hilite. Set when the Color C register for the Trans_BitBI	(WO)		
B31_TO_B19 B18 B17 B16 B15 B14 B13 B12 B11 B10 B9 B8 B7 B6	Name I	() lue ca it(s) 1:19 18 17 16 15 14 13 12 11 10 9 8 7 6	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat in be read via the ME Written by Driver if anythin AA Font Destination. AA Font. Source Alpha Blend. Constant Alpha Blend. Constant Alpha Blend. Alpha Blend. Gradient Fill. Line. Set if the primitive is a Destination Rotate. Set if ro Source Rotate. Set on screer Embedded Source. Set for F packed array. Hilite. Set when the Color C register for the Trans_BitBI LUT8. Set when the source	(WO)		
B31_TO_B19 B18 B17 B16 B15 B14 B13 B12 B11 B10 B9 B8 B7	Name I	(1) 1) 1) 1) 1) 1) 1) 1) 1) 1)	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat in be read via the ME Written by Driver if anythin AA Font Destination. AA Font. Source Alpha Blend. Constant Alpha Blend. Constant Alpha Blend. Alpha Blend. Gradient Fill. Line. Set if the primitive is a Destination Rotate. Set if ro Source Rotate. Set on screer Embedded Source. Set for F packed array. Hilite. Set when the Color C register for the Trans_BitBI LUT8. Set when the source n Brush Present. Set when a ()	(WO)	CNTL	
B31_TO_B19 B18 B17 B16 B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4	Name I	C lue ca it(s) 1:19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat in be read via the ME Written by Driver if anythin AA Font Destination. AA Font. Source Alpha Blend. Constant Alpha Blend. Constant Alpha Blend. Alpha Blend. Gradient Fill. Line. Set if the primitive is a Destination Rotate. Set if ro Source Rotate. Set on screer Embedded Source. Set for F packed array. Hilite. Set when the Color C register for the Trans_BitBI LUT8. Set when the source n Brush Present. Set when a (i Source Fetch. Set when som	(WO)	CNTL e.	
B31_TO_B19 B18 B17 B16 B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3	Name I	C lue ca it(s) 1:19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat in be read via the ME Written by Driver if anythin AA Font Destination. AA Font. Source Alpha Blend. Constant Alpha Blend. Constant Alpha Blend. Gradient Fill. Line. Set if the primitive is a Destination Rotate. Set if ro Source Rotate. Set on screen Embedded Source. Set for F packed array. Hilite. Set when the Color C register for the Trans_BitBI LUT8. Set when the source n Brush Present. Set when a (i Source Mask. Set when the	(WO)  Check Constraints and the second secon	CNTL e. w.	
B31_TO_B19 B18 B17 B16 B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2	Name I	C           lue ca           it(s)           1:19           18           17           16           15           14           13           12           11           10           9           8           7           6           5           4           3           2	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat in be read via the ME Written by Driver if anythin AA Font Destination. AA Font. Source Alpha Blend. Constant Alpha Blend. Constant Alpha Blend. Gradient Fill. Line. Set if the primitive is a Destination Rotate. Set if ro Source Rotate. Set on screer Embedded Source. Set for F packed array. Hilite. Set when the Color C register for the Trans_BitBI LUT8. Set when the source n Brush Present. Set when a (i Source Mask. Set when the Brush Mask. Set when the brush Mask. Set when the brush Mask. Set when the source is a screen Constant of the Source is a screen of	(WO)  Characteristics  (WO)  Characteristics  Compare function is Hilite in the CLR_CMP_ T packet.  needs an 8-to-32 bit lookup.  eeds some kind of lookup/gamma correction. non-solid) brush is used.  te kind of BLT or Text operation is being don source is monochrome and 0 means don't draw.	CNTL e. w.	
B31_TO_B19 B18 B17 B16 B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3	Name I	C           lue ca           it(s)           1:19           18           17           16           15           14           13           12           11           10           9           8           7           6           5           4           3	CP_2D_BOOLEANS ( 2D Booleans [ME Written to ME's Scrat in be read via the ME Written by Driver if anythin AA Font Destination. AA Font. Source Alpha Blend. Constant Alpha Blend. Constant Alpha Blend. Gradient Fill. Line. Set if the primitive is a Destination Rotate. Set if ro Source Rotate. Set on screer Embedded Source. Set for F packed array. Hilite. Set when the Color C register for the Trans_BitBI LUT8. Set when the source n Brush Present. Set when a (i Source Mask. Set when the Brush Mask. Set when the brush Mask. Set when the brush Mask. Set when the source is a screen Constant of the Source is a screen of	(WO)  Check Constraints and the second secon	CNTL e. w.	

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[TIME \@ "d MMMM,	CP Spec: Version 0.26	67 of

# 7.27 DMA Control Registers (Updated: 05-09-2002)

CP_DMA_SRC_ADDR DMA Engine Source Address [DMA]		
Field Name	Bit(s)	Description
SRC_ADDR	31:0	Memory Address or Register-space Address where Source data begins, for the currently active descriptor that is being processed by the DMA engine. Written by the Non-RT Micro Engine.

CP_DMA_DST_ADDR DMA Engine Destination Address [DMA]		
Bit(s)	Description	
31:0	Memory Address or Register-space Address where Destination data begins, for the currently active descriptor that is being processed by the DMA engine. Written by the Non-RT Micro Engine.	
	Bit(s)	

CP_DMA_COMMAND (Initiator) DMA Engine Command [DMA]		
Field Name         Bit(s)         Description		Description
COMMAND	31:0	Command data portion of descriptor. <i>This register is an initiator for the DMA</i> . The source and destination addresses used will be those written to the CP_DMA_SRC_ADDR and CP_DMA_DST_ADDR registers. Written by the Non-RT Micro Engine.

CP_RT_DMA_SRC_ADDR Real-Time DMA Engine Source Address [DMA]		
Field Name	Bit(s)	Description
SRC_ADDR	31:0	Memory Address or Register-space Address where Source data begins, for the currently active descriptor that is being processed by the DMA engine. Written by the Real-Time Micro Engine.

CP_RT_DMA_DST_ADDR Real-Time DMA Engine Destination Address [DMA]		
Field Name	Bit(s)	Description
DST_ADDR	31:0	Memory Address or Register-space Address where Destination data begins, for the currently active descriptor that is being processed by the DMA engine. Written by the Real-Time Micro Engine.

CP_RT_DMA_COMMAND (Initiator) Real-Time DMA Engine Command [DMA]		
Field Name	Bit(s)	Description
COMMAND	31:0	Command data portion of descriptor. <i>This register is an initiator for the DMA</i> . The source and destination addresses used will be those written to the CP_RT_DMA_SRC_ADDR and CP_RT_DMA_DST_ADDR registers. Written by the Real-Time Micro Engine.

-	
A	ń

PAGE 68 of

CP_DMA_TABLE_ADDR (WO) / (Initiator) DMA Engine Descriptor Table Address [DMA]		
Field Name	Bit(s)	Description
TABLE_ADDR	31:4	Memory Address where the Descriptor Table begins. This register location is actually a port into the Descriptor Table Address Queue (DTAQ) FIFO of the DMA engine. Up to 8 pending table addresses can be stored in the DTAQ queue. <i>This is a trigger register, which starts the DMA engine.</i>
Unused	3:1	Unused
CP_SYNC	0	Synchronize with the <i>Non-Real-Time</i> Micro Engine. Indicates that the Micro Engine cannot proceed to write anything to the register backbone while this DMA is running.

CP_DMA_SRC_ADDR_STAT (RO) DMA Engine Source Address [DMA]		
Field Name	Bit(s)	Description
SRC_ADDR	31:0	Memory Address or Register-space Address where Source data begins, for the currently active descriptor that is being processed by the DMA engine. Read Only.

CP_DMA_DST_ADDR_STAT (RO) DMA Engine Destination Address [DMA]		
Field Name	Bit(s)	Description
DST_ADDR	31:0	Memory Address or Register-space Address where Source data is being written, for the currently active descriptor that is being processed by the DMA engine. Read Only.

2.1	
	$\mathbf{n}$
	$\mathcal{L}$

PAGE 69 of

CP_DMA_COMMAND_STAT (RO) DMA Engine Command (for Current Descriptor) [DMA]			
Field Name	Bit(s)	Description	
EOL	31	End Of List. Indicates that the currently active descriptor is the last one in the Descriptor Table.	
INTDIS	30	Interrupt Disable. This value is a don't care if the EOL bit is '0'. 1=Disable the EndOfList interrupt. 0=Don't disable interrupt.	
DAIC	29	Destination Address Increment Control. 0 = Increment the internal Destination Address with each data transfer. 1 = No increment.	
SAIC	28	Source Address Increment Control. 0 = Increment the internal Source Address with each data transfer. 1 = No increment.	
DAS	27	Destination Address Space. 0 = Destination Address is a memory-space address 1 = Destination Address is a register-space address	
SAS	26	Source Address Space. 0 = Source Address is a memory-space address 1 = Source Address is a register-space address	
DST_SWAP	25:24	Destination Endian Swap Control. 0 = No swap 1 = 16-bit swap: 0xAABBCCDD becomes 0xBBAADDCC 2 = 32-bit swap: 0xAABBCCDD becomes 0xDDCCBBAA 3 = Half-dword swap: 0xAABBCCDD becomes 0xCCDDAABB	
SRC_SWAP	23:22	Source Endian Swap Control. 0 = No swap 1 = 16-bit swap: 0xAABBCCDD becomes 0xBBAADDCC 2 = 32-bit swap: 0xAABBCCDD becomes 0xDDCCBBAA 3 = Half-dword swap: 0xAABBCCDD becomes 0xCCDDAABB	
QUEUED	21	Queued RBBM Path – Affects how DMA transactions through the RBBM are routed.         0 = DMA transactions go through the Non-Queued Path         1 = DMA transactions go through the Queued Path and are affected by the wait until condition.	
BYTE_COUNT	20:0	Number of Bytes remaining to be transferred from Source to Destination.	



ORIGINATE DATE 13 March, 2001

PAGE 70 of

CP_DMA_STAT DMA Engine Status [DMA]		
Field Name	Bit(s)	Description
SWAP	23:22	Endian Swap Control for fetching the Descriptor Table. 0 = No swap (Default) 1 = 16-bit swap: 0xAABBCCDD becomes 0xBBAADDCC 2 = 32-bit swap: 0xAABBCCDD becomes 0xDDCCBBAA 3 = Half-dword swap: 0xAABBCCDD becomes 0xCCDDAABB
ACTIVE	21	Indicates that the DMA engine is currently working on a descriptor table. <i>The DMA engine remains active until the last write of the last descriptor for</i> <i>the DMA table is past the point of arbitration in the Memory Hub.</i> It also indicates whether the CURRENT_TABLE_NUM field is a valid entry in the Descriptor Table Address Queue. Read Only.
ABORT_EN	20	1 = Abort the Descriptor Table Address Queue entry indicated by the CURRENT_TABLE_NUM field, and halt operation.         0 = Re-initialize (invalidate all entries in) the Descriptor Table Address Queue, and allow the DMA engine to accept new commands. Note that the programmer must wait for the ACTIVE bit to be '0' before writing a '0' to the ABORT_EN bit; otherwise the DMA engine may hang. Default = 0.
CURRENT_TABLE_NUM	14:12	This is a pointer into the Descriptor Table Address Queue, indicating which queue entry the DMA engine is currently processing. Read Only.
LAST_TABLE_NUM	10:8	This is a pointer into the Descriptor Table Address Queue, indicating which queue entry was the last one to be written. Read Only.
DTAQ_AVAIL	3:0	The number of available entries in the Descriptor Table Address Queue. Read Only.

CP_DMA_ACT_DSCR_STAT (RO) DMA Engine Active Descriptor Status [DMA]		
Field Name	Bit(s) Description	
TABLE_ADDR	31:4	Memory Address of the most recently active descriptor.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	71 of

## 7.28 BIOS Scratch Registers (Updated: 05-27-2002)

The BIOS scratch registers have been moved from the VIP to the CP in the CRAYOLA. These are general-purpose R/W registers.

BIOS_0_SCRATCH BIOS Scratch Register [RBIU]		
Field Name Bit(s) Description		
BIOS_SCRATCH	31:0	Scratch register used by the BIOS.

BIOS_1_SCRATCH BIOS Scratch Register [RBIU]		
Field Name	Field Name Bit(s) Description	
BIOS_SCRATCH	31:0	Scratch register used by the BIOS.

	BI	BIOS_2_SCRATCH OS Scratch Register [RBIU]
Field Name         Bit(s)         Description		Description
BIOS_SCRATCH	31:0	Scratch register used by the BIOS.

BIOS_3_SCRATCH BIOS Scratch Register [RBIU]		
Field Name Bit(s) Description		Description
BIOS_SCRATCH	31:0	Scratch register used by the BIOS.

	BI	BIOS_4_SCRATCH OS Scratch Register [RBIU]
Field Name Bit(s) Description		Description
BIOS_SCRATCH	31:0	Scratch register used by the BIOS.

BIOS_5_SCRATCH BIOS Scratch Register [RBIU]			
Field Name	Field Name Bit(s) Description		
BIOS_SCRATCH	31:0	Scratch register used by the BIOS.	

BIOS_6_SCRATCH BIOS Scratch Register [RBIU]		
Field Name Bit(s) Description		
BIOS_SCRATCH	31:0	Scratch register used by the BIOS.

AP	ORIGINATE DATE	2	EDIT DATE	DOCUMENT-REV. NUM.	PAG
	13 March, 2001		[ TIME $\[a]$ "d MMMM, CP Spec: Version 0.26		72 c
			BIOS_7_SCRATC		
			IOS Scratch Register [		
Fi BIOS SCRA		Bit(s) 31:0	Scratch register used by th	Description ne BIOS	
<u>5105_5610</u>	ii cii	51.0	Senden register used by u	N DION.	
		B	BIOS_8_SCRATC		
Fi	eld Name	Bit(s)		Description	
BIOS_SCRAT		31:0	Scratch register used by the l		
			BIOS 9 SCRATCI	Ħ	
		B	IOS Scratch Register [		
		Bit(s)		Description	
BIOS_SCRAT	ГСН	31:0	Scratch register used by the l	BIOS.	
			BIOS 10 SCRATC	Н	
		B	IOS Scratch Register		
Fi	eld Name	Bit(s)		Description	
BIOS_SCRAT	ГСН	31:0	Scratch register used by the l	BIOS.	
			BIOS 11 SCRATC	Н	
		B	IOS Scratch Register [		
		Bit(s)		Description	
BIOS_SCRAT	ICH	31:0	Scratch register used by the l	BIOS.	
			BIOS 12 SCRATC	Н	
		B	IOS Scratch Register [	RBIU]	
		Bit(s)		Description	
BIOS_SCRAT	СН	31:0	Scratch register used by the l	BIOS.	
			BIOS_13_SCRATC		
			IOS Scratch Register [		
Fi BIOS SCRAT		Bit(s)	Scratch register used by the l	Description	
DIUS_SUKAI		31:0	Scratch register used by the l	DIUS.	
			BIOS_14_SCRATC	H	
		B	IOS Scratch Register [		
	eld Name	Bit(s) 31:0	Scratch register used by the l	Description	
Fi BIOS SCRAT	COLL				

	ORIGINATE DATE 13 March, 2001	EDIT DATE	DOCUMENT-REV. NUM. CP Spec: Version 0.26	PAGE 73 of	
BIOS 15 SCRATCH					

BIOS_15_SCRATCH BIOS Scratch Register [RBIU]			
Field Name	Bit(s)	Description	
BIOS_SCRATCH	31:0	Scratch register used by the BIOS.	

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	74 of

# 7.29 Coherency Registers (Updated: 08-27-2003)

	PM4 Co	COHER_BASE_PM4 oherency Base Register [COHER]
Field Name	Bit(s)	Description
BASE	31:12	Default=0x0.

	COHER_SIZE_PM4 PM4 Coherency Size Register [COHER]		
Field Name	Bit(s)	Description	
SIZE	31:12	Default=0x0.	

COHER_STATUS_PM4 PM4 Coherency Status Register [COHER]				
Field Name	Bit(s)	Description		
MATCHING_CONTEXTS	7:0	Corresponding bit is set if the Base is used in that context (RO) Default=0x0.		
COLOR0_BASE_ENA	8	If enabled, the scan logic will test the written base against all valid context for color 0 bases.		
COLOR1_BASE_ENA	9	If enabled, the scan logic will test the written base against all valid context for color 1 bases.		
COLOR2_BASE_ENA	10	If enabled, the scan logic will test the written base against all valid context for color 2 bases.		
COLOR3_BASE_ENA	11	If enabled, the scan logic will test the written base against all valid context for color 3 bases.		
DEPTH_BASE_ENA	12	If enabled, the scan logic will test the written base against all valid context for depth bases.		
TILE_BASE_ENA	13	If enabled, the scan logic will test the written base against all valid context for tile bases.		
VC_ACTION_ENA	14	If enabled, the Vertex Cache will get a start pulse when the PM4 Base is written.		
TC_ACTION_ENA	15	If enabled, the Texture Cache will get a start pulse when the PM4 Base is written.		
RC_ACTION_ENA	16	If enabled, the Render Common will get a start pulse when the PM4 Base is written.		
STATUS	31	Designates whether the surface is ready to be used.		

	RT Col	COHER_BASE_RT nerency Base Register [COHER]
Field Name	Bit(s)	Description
BASE	31:12	Default=0x0.

	RT Col	COHER_SIZE_RT herency Size Register [COHER]
Field Name	Bit(s)	Description
SIZE	31:12	Default=0x0.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	75 of

		herency Status Register [COHER]
Field Name	Bit(s)	Description
MATCHING_CONTEXTS	7:0	Corresponding bit is set if the Base is used in that context (RO) Default=0x0.
COLOR0_BASE_ENA	8	If enabled, the scan logic will test the written base against all valid context for color 0 bases.
COLOR1_BASE_ENA	9	If enabled, the scan logic will test the written base against all valid context for color I bases.
COLOR2_BASE_ENA	10	If enabled, the scan logic will test the written base against all valid context for color 2 bases.
COLOR3_BASE_ENA	11	If enabled, the scan logic will test the written base against all valid context for color 3 bases.
DEPTH_BASE_ENA	12	If enabled, the scan logic will test the written base against all valid context for depth bases.
TILE_BASE_ENA	13	If enabled, the scan logic will test the written base against all valid context for tile bases.
VC_ACTION_ENA	14	If enabled, the Vertex Cache will get a start pulse when the PM4 Base is written.
TC_ACTION_ENA	15	If enabled, the Texture Cache will get a start pulse when the PM4 Base is written.
RC_ACTION_ENA	16	If enabled, the Render Common will get a start pulse when the PM4 Base is written.
STATUS	31	Designates whether the surface is ready to be used.

COHER_BASE_HOST HOST Coherency Base Register [COHER]		
Field Name	Bit(s)	Description
BASE	31:12	Default=0x0.

	HOST C	COHER_SIZE_ HOST oherency Size Register [COHER]	
Field Name	Field Name Bit(s) Description		
SIZE	31:12	Default=0x0.	

	ORIGINATE DATE 13 March, 2001	EDIT DATE	DOCUMENT-REV. NUM. CP Spec: Version 0.26	PAGE 76 of	
COHER_STATUS_HOST HOST Coherency Status Register [COHER]					

Field Name	Bit(s)	Description
MATCHING_CONTEXTS	7:0	Corresponding bit is set if the Base is used in that context (RO) Default=0x0.
COLOR0_BASE_ENA	8	If enabled, the scan logic will test the written base against all valid context for color 0 bases.
COLOR1_BASE_ENA	9	If enabled, the scan logic will test the written base against all valid context for color 1 bases.
COLOR2_BASE_ENA	10	If enabled, the scan logic will test the written base against all valid context for color 2 bases.
COLOR3_BASE_ENA	11	If enabled, the scan logic will test the written base against all valid context for color 3 bases.
DEPTH_BASE_ENA	12	If enabled, the scan logic will test the written base against all valid context for depth bases.
TILE_BASE_ENA	13	If enabled, the scan logic will test the written base against all valid context for tile bases.
VC_ACTION_ENA	14	If enabled, the Vertex Cache will get a start pulse when the PM4 Base is written.
TC_ACTION_ENA	15	If enabled, the Texture Cache will get a start pulse when the PM4 Base is written.
RC_ACTION_ENA	16	If enabled, the Render Common will get a start pulse when the PM4 Base is written.
STATUS	31	Designates whether the surface is ready to be used.



## **Host Programming Considerations**

#### 7.30 Starting the Indirect Streams & Restrictions (Updated: 05-08-2002)

The Indirect Buffers cannot be initiated via direct register writes. Only the Pre-Fetch Parser initiates indirect buffers.

The PFP writes to the CP\_IB1\_BUFSZ register to initiate fetching an indirect buffer from the Ring Buffer. The CP will fetch commands, starting at the address in the CP\_IB1\_BASE register, and continue until the CP\_IB1\_BUFSZ amount is exhausted. Then it will switch back to the Ring Buffer.

The PFP writes to the CP\_IB2\_BUFSZ register to initiate fetching an indirect buffer from the Indirect #1. The CP will fetch commands, starting at the address in the CP\_IB2\_BASE register, and continue until the CP\_IB2\_BUFSZ amount is exhausted. Then it will switch back to Indirect Buffer #1.

Here are the valid ways for the Driver to initiate indirect buffers:

- 1. Type-0 Packets Must be a single Type-0 packet where the BASE\_INDEX in the header is either the CP\_IB1\_BASE or CP\_IB2\_BASE register and it also writes the buffer size register. Note that initialization of an indirect buffer cannot be part of a larger Type-0 packet that writes other memory-mapped registers. Nor can it be two single-DWORD Type-0 packets. It is also assumed that the Driver will write both the base and size registers for every initiation.
- 2. Indirect\_Buffer Packet This is the preferred mode in CRAYOLA. The Indirect Buffer packet includes a "multipass" control flag that allows the indirect buffer to be fetched/executed more than once.

A Type-1 packet cannot be used to initiate an indirect buffer.

#### 7.31 Writing to the Micro Engine RAM (Updated: 01-30-2003)

In order to change a location in the Micro Engine RAM (i.e. micro code), first load the CP\_ME\_RAM\_WADDR Register with the address of the RAM into which data is to be written. Then write all the data to the CP\_ME\_RAM\_DATA port. The RAM's write address auto increments after each write to the data port. Note that the number of DWORDs written must be a multiple of the width of a micro instruction -3 DWORDs.

#### 7.32 Reading from the Micro Engine RAM (Updated: 06-24-2002)

In order to read a location in the Micro Engine RAM, first load the CP\_ME\_RAM\_RADDR Register with the address of the RAM from which data is to be read. This triggers the Command Processor to read the microcode value at that RAM location and transfer it to an internal holding register. Also, the RAM Read Address Register is auto-incremented to point to the next location in the RAM. Then read the CP\_ME\_RAM\_DATA register. Consecutive reads from this register will provide the data for successive RAM locations. If the last RAM location is read, the address will wrap back to zero.

#### 7.33 Writing to & reading from the Pre-fetch Parser's microcode RAM

There is a set of address & data registers for both the real-time & non-real-time  $PFP - CP_PFP_(RT_)UCODE_ADDR|DATA -$  for writing into and reading from the microcode RAMs. The HALT bit in  $CP_ME_CNTL$  needs be set any time these registers are being updated.

A write to the Address registers sets the 'address' for subsequent data writes into the RAM. Each write of the data (microcode) will cause the current address to be incremented to the next location in the RAM. A read will return the current address.

Reading the Data register returns the data (microcode) at the location pointed to by the current instruction pointer internal to the RISC processor. This value can be found by reading the PFPs debug bus. The instruction pointer cannot be set to a specific value, so the entire RAM may need to be read to get the contents of a specific location. Each read of the data will cause the instruction pointer to increment to the next location in the RAM and should therefore be used only in Debug mode.

#### 7.34 Registers Requiring CP Idling Before Writing (Update: 07-01-2003)

Writing certain registers in the Command Processor (CP) cause internal resetting to its control logic. The Host needs to ensure that the CP is idle before writing these registers. The following registers fall under this category:

	ORIGINATE DATE 13 March, 2001	EDIT DATE	DOCUMENT-REV. NUM. CP Spec: Version 0.26	PAGE 78 of
1	. CP_RB_CNTL			

- 2. CP\_RB\_BASE
- 3. CP\_RB\_RPTR\_WR
- 4. CP\_RB\_WPTR\_DELAY
- 5. CP\_QUEUE\_THRESHOLDS
- 6. CP\_MEQ\_THRESHOLDS
- 7. CP\_DEBUG



## 8. External Interfaces

The Command Processor actually does communicate with other modules of the Graphics Controller device.

#### 8.1 System Interface (Completed: 08-28-2002)

Pin Name	Vector	Туре	Description	Notes
RBBM_regclk_active		I	Clock Gate for Register Bus.	RBBM asserts this signal for a pending
				transaction. The CP uses this signal to enable its
				gated clock for the logic on the register bus.
CP_MH_memreq		0	CP has a pending request for the	The CP asserts this signal when it has a
			Memory Hub.	read/write request to the Memory Hub. It will
				wait until the MH_CP_memclk_active signal is
				asserted before issuing a request to the MH.
MH_CP_memclk_active		Ι	Clock Gate for Memory Bus	The Memory Hub asserts this signal to enable
				the clock to the flops connected to the memory
				return bus. The CP uses this signal to enable its
				gated clock. It waits for this signal to be active
				before issuing requests to the Memory Hub.
selk		Ι	Permanent Core Clock	RTEE Uses for Non-Polling Logic (~190 flops)
				RBIU Uses for Read Return Data (66 Flops)
srst		Ι	Hard Reset - Resets all control logic	Reset (Synchronized to SCLK)
			and resets registers to their default	
			values.	
CG_CP_pm_enb		Ι	Power Management Enable	Active Low

#### 8.2 CP -to- RBBM Interface (Updated: 08-28-2002)

The CP uses this interface to write to remote registers, which may reside in other functional blocks in the top-level chip. The same interface is used to transfer both Real-Time, Pre-Fetch Parser, and Non-Real Time Data to the RBBM.

Pin Name	Vector	Туре	Description
CP_RBBM_send		0	CP Send to RBBM
CP_RBBM_rt_send		0	CP Send Real-Time Stream Transaction
CP_RBBM_pf_send		0	CP Send Pre-Fetch Parser Transaction
CP_RBBM_a	16:2	0	Register Address for Read/Write transaction.
CP_RBBM_op		0	Opcode. Specifies a read or write transaction.
			(0=Read, 1=Write).
CP_RBBM_nq		0	Use Non-Queued Path
			0 = Transaction to go through "queued" path of RBBM.
			1 = Transaction to go through "non-queued" path of RBBM.
CP_RBBM_wd	31:0	0	DWORD Write Data Bus
CP_RBBM_be	3:0	0	Byte Mask (Valid for 32-bit Transfers). Note: The byte enables are only provided for
			DMA operations. The Micro Engine does not support byte write operations.
RBBM_CP_rdy		I	Non-Real-Time Ready to Receive
RBBM_CP_rt_rdy		I	Real-Time Ready to Receive.
RBBM_CP_pf_rdy		Ι	Pre-Fetch Parser Ready to Receive (Writes Only).
RBBM_CP_valid		I	RBBM read data valid. Note: Only one read transaction can be active at any given
			time. CP should sample the read-return data (oRBBM_RDO) the first clock that the
			valid is high on a read transaction.
RBBM_rd	31:0	I	Read Return Data.
RBBM_CP_soft_reset		I	Soft Reset – Resets all control logic, but does not reset the register state. Control registers retain their values.

	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	80 of

#### 8.3 RBBM -to- CP Interface (RBIU) (Updated: 04-25-2002)

This interface is used when the Host wishes to access registers in the CP.

The CP's input FIFO generates the CP\_RBBM\_nrtrtr signal. The FIFO is deep enough so that up to 3 additional repeater flops can be inserted between the RBBM and CP without modifying the CP.

The CP does not use the byte enables, so these do not appear as inputs.

Pin Name	Vector	Туре	Description	Note
RBBM_a	16:2	I	Register Address for Read/Write Transactions.	
RBBM_we		Ι	Write Enable (Address and Data are Valid)	
RBBM_wd	31:0	Ι	Write Data Bus.	
CP_RBBM_nrtrtr		0	Non-Real Time Ready to Receive	Up to 3 repeater flops can be added without modifying the CP
RBBM_re		Ι	Read Enable (Address is Valid, Data is "Don't Care"	
RBB_rsI		Ι	Read Return Strobe from Read Daisy Chain	
RBB_rdI	31:0	Ι	Read Return Data from Read Daisy Chain	
RBB_rsO		0	Output Read Return Strobe to Read Daisy Chain	
RBB_rdO	31:0	0	Output Read Return Data to Read Daisy Chain	
RBBM_out_a	16:2	0	Address output to be used for a repeater.	
RBBM_out_wd	31:0	0	Data output to be used for a repeater.	
RBBM_out_we		0	Write enable output to be used for a repeater.	
RBBM_out_re		0	Read enable output to be used for a repeater.	



#### 8.4 CP -to- Memory Hub Interface (Updated: 03-26-2002)

#### 8.4.1 Description

The CP uses this interface to read and write both the system and video (local) memories. The read return data can return out-of-order from how it was requested. The CP has re-ordering logic to handle out-of-order data returns.

The CP reads the following through this interface:

- 1. Ring Buffer Data
- 2. Indirect Buffer #1 and #2 Data
- 3. Real-Time Stream Data
- 4. Micro Engine Wait Semaphores (WAIT\_MEM)
- 5. Micro Engine Code
- 6. State Sub-Block, Constant, and Shader Instruction Data
- 7. DMA Reads from Memory

The CP writes the following data through this interface:

- 1. Semaphores for Synchronization (Ring Buffer Read Pointer, Scratch Registers, etc)
- 2. Micro Engine Semaphore Writes (MEM\_WRITE)
- 3. Constant State Data (From SET\_CONSTANT PM4 Packet)
- 4. 2D Immediate Data (Brush, etc)
- 5. DMA Writes to Memory

Pin Name	Vector	Туре	Description	Note
CP MH send		0	Send	
			Active for Duration of Transfer (Address and Data Phases).	
CP MH write		0	Write Enable: 0 => Read, 1=> Write.	
			Active only during address phase of the transfer.	
CP_MH_ad	31:0	0	Read Address & Command / Write Data	
			For Address & Command:	
			[31:4] – Octword Address of Request	
			[3] Memory/Register	
			0 – Memory	
			1 – Register (Not Used by CP)	
			[2] Transfer Size	
			0 – 128-bit Transfer (Not Used by CP)	
			1 – 256-bit Transfer	
			[1:0] – Endian	
			00 : No Swap	
			01 : 16-bit Swap - 0xAABBCCDD $\rightarrow$ 0xBBAADDCC	
			10 : 32-bit Swap - $0xAABBCCDD \rightarrow 0xDDCCBBAA$	
			11 : WORD Swap - $0xAABBCCDD \rightarrow 0xCCDDAABB$	
CP_MH_tagbe	7:0	0	Read Tag / Write Byte Enable (BE) / Write Confirm (WC)	
			For read operations the 8-bit bus contains tag information that is	
			returned with the return data. The CP puts information in tag to	
			identify where to store the return data.	
			For write operations, the write byte enable (BE) is the lower 4 bits	
			(3:0). The byte enables can change per clock within a 256-bit	
			write in order to support DWORD writes. The CP's MIU however	
			will group write requests if these fall into the same Double	
			Octword.	
			The most-significant bit (bit 7) of the tag is the "write confirm"	

CP Spec CRAYOLA.doc - 171521 Bytes \*\*\* <sup>©</sup> ATI Confidential. Reference Copyright Notice on Cover Page <sup>©</sup> \*\*\*

A A	ORIGINAT	E DATE		EDIT DATE	DOCUMENT-REV. NUM.	PA	
	13 March, 2001		[7	[TIME \@ "d MMMM, CP Spec: Version 0.26		82	
CP_MH_phas MH_CP_rtr CP_MH_rcd	e		0 I 0	write is needed. The MH v signal when the write trans Phase: 0 = Data Phase 1 = Address & Control Ph Ready to Receive Request <i>This is guaranteed to be a</i> <i>register the RTRn before a</i> <i>timing.</i> Read Combine Disable The CP asserts this signal	s. t least one request. The CP will at least using this signal in order to improve for all Ring Buffer read requests (i.e.		
MU CD art	aand		I		to Receive Data		
MH_CP_grb_ MH grb data		31:0	I	Read Data.	w Receive Data		
MH_grb_tag		7:0	I	Tag Returned. This is the	same information that was sent on the then the read request was issued.	Wired to lower 8 bits of a global 16-bit bus.	
MH_CP_write	cclean		I	with the "write confirm" ( de-assert the MH_CP_writer transaction is written to me write transactions with the MH_CP_write clean is de- write operations without the regardless of the status of This flag is used for 2D of Palette, and Immediate data	gnal when it receives a write transaction WC) flag set in the tag. The MH will teclean signal when that write emory. The CP will stall consecutive		
grb_out_data		31:0	0	Repeated Data for use as a	-		
grb out tag		7:0	0	Repeated Tag for use as a	Repeater.		

ORIGINATE DA	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	83 of

# 8.5 Renderer Common Interface (Updated 06-21-2002)

The Renderer Common (RC) sends the following signals to the CP for synchronization purposes.

Pin Name	Vector	Туре	Description	Note
RC_CP_cache_flush		Ι	Pulse from Renderer Common (RC) to indicate that the cache flush	
			operation is done. The CP will issue a DWORD write to memory as a	
			result from the "cache flush done" event logic.	
			The RC generates this signal as a result of receiving a	
			CACHE_FLUSH_TS event initiator.	
RC_CP_context_done		I	Pulse indicates that the RC is completed with a state context. The CP uses	RC de-
			this to de-allocate an assigned context. The CP stalls until its assigned	allocates
			context is available.	state in-
			The RC generates as a result of receiving a CONTEXT_DONE event	order.
			initiator.	

# **8.6 Coherency Interface (Updated: 04-10-2002)**

Pin Name	Vector	Туре	Description	Note
CP_RBBM_coherency_busy		0	Coherency logic busy signal that asserts when there is a base match and the matching context is still valid.	
TC START0		0	PM4 start signal to the TC to clean its cache of the written base.	
TC_START1		0	RT start signal to the TC to clean its cache of the written base.	
TC_START2		0	Host start signal to the TC to clean its cache of the written base.	
RC_START0		0	PM4 start signal to the RC to clean its cache of the written base.	
RC_START1		0	RT start signal to the RC to clean its cache of the written base.	
RC_START2		0	Host start signal to the RC to clean its cache of the written base.	
VC_START0		0	PM4 start signal to the VC to clean its cache of the written base.	
VC_START1		0	RT start signal to the VC to clean its cache of the written base.	
VC_START2		0	Host start signal to the VC to clean its cache of the written base.	
TC_CLEAN0		Ι	PM4 clean signal from the TC that its caches are clean of the	
			written base.	
TC_CLEAN1		Ι	RT clean signal from the TC that its caches are clean of the	
			written base.	
TC_CLEAN2		I	Host clean signal from the TC that its caches are clean of the	
			written base.	
RC_CLEAN0		I	PM4 clean signal from the RC that its caches are clean of the	
			written base.	
RC_CLEAN1		Ι	RT clean signal from the RC that its caches are clean of the written base.	
RC_CLEAN2		Ι	Host clean signal from the RC that its caches are clean of the written base.	
VC_CLEAN0		Ι	PM4 clean signal from the VC that its caches are clean of the written base.	
VC_CLEAN1		Ι	RT clean signal from the VC that its caches are clean of the written base.	
VC_CLEAN2 I			Host clean signal from the VC that its caches are clean of the written base.	

# 8.7 Scan Converter Interface

# 8.7.1 <u>"Viz Query A" Interface (Updated: 03-22-2002)</u>

The Scan Converter returns the "Discard" flags back to the CP through this interface.

Pin Name	Vector	Туре	Description	Note
SC_CP_vq_snd		Ι	SC is returning the visibility flag now.	
SC_CP_vq_index	5:0	Ι	Index to identify one of 64 VQ flags stored in the CP.	

CP Spec CRAYOLA.doc -- 171521 Bytes \*\*\* O ATI Confidential. Reference Copyright Notice on Cover Page O \*\*\*

<b>A</b> î	ORIGINATE DATE 13 March, 2001	[ TIME	DIT DATE	DOCUMENT-REV. NUM. CP Spec: Version 0.26	84	GE of
SC_CP_vq_discard		Ι	0=Keep, 1=Discar	d		

#### 8.7.2 <u>Multipass Flow Control (Updated: 03-22-2002)</u>

The Scan Converter tells the CP to loop or continue through this interface.

Pin Name	Vector	Туре	Description	Note
SC_CP_mp_snd		Ι	SC is sending the multi-pass command now.	
SC_CP_mp_loop		Ι	0=Continue, 1=Loop	

8.7.3 Write Confirm for Embedded Data (Updated: 07-20-2002)

The CP tells the Scan Converter (SC) that the write associated with 2D embedded immediate data is completed (i.e. confirmed by the Memory Hub). The SC uses this signal to increment a counter that it tests when waiting for a wait confirm event – sent by the CP. In turn, the SC sends back a decrement signal to the CP to indicate that it has processed the write confirmation.

The CP will stall processing packets that write to memory if its write confirm counter is at its maximum value.

Pin Name	Vector	Туре	Description	Note
CP_SC_wc_inc		0	Confirmation has been received by the Memory Hub for 2D immediate data	
			in the command stream.	
SC_CP_wc_dec		I	Confirmation has been processed by the Scan Converter.	

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	85 of

# 8.8 Status Interface (Updated: 08-05-2002)

The CP receives and sends status signals from/to other parts of the chip.

Signal Name	Vector	Туре	Description	Note
CP rts discretes	31:0	I	Discrete Signals for Real-Time Stream Initiation.	See
				CP_RTS_Connections.doc
DISP1_CP_eo1		Ι	End of Line from Display Engine #1 (Pulse)	Used in RTEE.
DISP2_CP_eo1		Ι	End of Line from Display Engine #2 (Pulse)	Used in RTEE.
DISP1_CP_sof		Ι	Start of Frame from Display Engine #1 (Pulse)	Used in RTEE.
DISP2_CP_sof		I	Start of Frame from Display Engine #2 (Pulse)	Used in RTEE.
VIP_CP_eol		Ι	End of Line from VIP (Pulse)	Used in RTEE.
VIP_CP_eof		I	End of Frame from VIP (Pulse)	Used in RTEE.
RBBM_CP_nrt_idle		Ι	Non-Real-Time Processing is Done	Used to clear the context valid bits for surface coherency.
RBBM_CP_rt_idle		Ι	Real-Time Processing is Done	Used to clear context #0 valid bit for surface coherency if real-time is enabled.
CP_RBBM_int		0	Command Processor Interrupt.	
CP_RBBM_nrt_busy		0	Command Processor is Processing Non-Real-Time. This is the CP_NRT_BUSY signal in the CP_STAT with the addition of including any pending register transactions in the CP.	
CP_RBBM_rt_busy		0	Command Processor is Processing a Real-Time stream.	Does not Include the RTEE Polling Operations.
CP_RBBM_dma_busy		0	Command Processor's DMA Engine is Busy.	
CP RBBM rt enable		0	Real-Time Streams are Enabled.	

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE	
	13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	86 of

# 8.9 Sequencer-to-CP Interface (Updated: 10-11-2002)

The invalidation of Vertex and Pixel shader code from the Sequencer is indicated over these interfaces. The Sequencer issues a pulse on the "event" signal and asserts the "eventid" signal to indicate the type of event. The encoding of the "eventid" is listed in the table below.

The Micro Engine (ME) will de-allocate the corresponding shader memory section when it receives a "Deallocate" event.

Signal Name	Vector	Туре	Description	
SQ_CP_vs_event		Ι	Vertex Shader Event	
SQ_CP_vs_eventid	4:0	Ι	Vertex Shader Event ID	
			$0x00 \rightarrow$ VsDeallocate (Result of a VS_DEALLOC Event Initiator)	
			$0x02 \rightarrow VsDoneEvent$ (Result of a VS_DONE_TS Event Initiator)	
			** All other Event IDs are Ignored **	
SQ_CP_ps_event		Ι	Pixel Shader Event	
SQ_CP_ps_eventid	4:0	Ι	Pixel Shader Event ID	
			$0x01 \rightarrow PsDeallocate$ (Result of a PS_DEALLOC Event Initiator)	
			0x03 → PsDoneEvent (Result of a PS_DONE_TS Event Initiator)	
			** All other Event IDs are Ignored **	

#### 8.10 Debug Bus Interface (Updated: 02-03-2003)

This following interface is to connect to the debug bus.

Signal Name	Vector	Туре	Description	Note
DEBUG_bus_in	11:0	Ι	Debug Bus Input	Async. Input
DEBUG_bus_out	11:0	0	Debug Bus Output	Async. Input
DEBUG_block_sel	5:0	Ι	Unit Select	CP = 0x03
DEBUG_group_sel	5:0	Ι	Selects Local Signals to Output	See the CP's Test
				Bus Specification.



# 9. Command Processor Implementation

# 9.1 Command Stream Fetcher (CSF) {Updated 05-01-2002}

The CSF for the CRAYOLA consists of five command stream fetcher(s):

- 1. Ring Buffer
- 2. Indirect Buffers in Ring Buffer
- 3. Indirect Buffers in Indirect #1
- 4. Non-Real-Time State Data Fetcher State data for Ring, Indirect #1, and Indirect #2 Buffers
- 5. Real-Time State Data Fetcher


Also in the CSF is the Ring Buffer Manager (RBM) logic. The RBM's responsibility is to track the read and write pointers to the Ring Buffer, and to calculate if there is any data present in the Ring Buffer. It also generates DWORD write requests to the Memory Interface Unit (MIU) in order to update the Host's copy of the Read Pointer to the Ring Buffer.

The fetchers keep track of the available space in the return data queues and will not issue a request to the Memory Hub if there is no space for the return data.

For Micro Engine can also issue read requests to the Memory Hub. These requests do not go through the CSF and the return data is sent directly to the Micro Engine.

For Real Time Streams, the CP has a separate data/command cache. The reason is to prevent the Ring and Indirect Buffer data from blocking the RTS data. Real Time streams are fetched based on output from an Event Engine that monitors real-time events.

Figure 9-2 shows a top-level block diagram of the Command Stream Fetcher (CSF).





# 9.2 Real-Time Event Engine (RTEE)

#### 9.2.1 General Description of Real-Time Streams (RTS) (Updated: 02-01-2002)

Support of Real-Time Streams is added to the CP for CRAYOLA. A Real-Time Stream (RTS) is defined as a high priority / low latency command stream that interrupts the non-RTS command processing. One typical use is Video Overlay Scaling. All of the CP micro-engine functionality is available and there is dedicated WAIT\_UNTIL logic in the RBBM for Real-Time streams.

The data for the RTS bypasses all the setup and is written directly to the Scan Converter via a dedicated path through the RBBM. The SC is interrupted to process the RTS data. The RTS can also include state data that is written to state set zero which is dedicated for real-time stream processing.

For Real Time Streams, the CP has a separate data/command cache from the Ring and Indirect Buffers and an independent path through the Micro Engine (ME). A separate path is also provided through the RBBM to the Global Register Bus (GRB). The reason is to prevent the Ring and Indirect Buffer streams from blocking the RTS data. Note that an independent Micro Engine for Real-Time Streams is not required. Rather, the only requirement is to have a stoppable non-RTS pipeline through the ME.

Real Time Streams are fetched based on output from an Event Engine (RTEE) that monitors real-time events. The RTEE is armed via register writes. Up to 16 independent events are supported.

When an event is triggered the CP will arbitrate that stream's request against other pending Real-Time streams. When the RT stream wins the arbitration, the stream will be fetched, parsed by the PFP and Micro Engine, and the resulting commands will be sent to the rest of the graphics pipeline.

Note that even while a real-time stream is active, the RTEE is still in operation. Multiple events may trigger at any time. The CP determines the RTS to activate at the time the current RTS completes. The determination is a fixed priority where RTS #0 is the highest and RTS #15 is the lowest. So, the order that the events trigger does not determine the order of processing. The highest-priority RTS that has triggered at the time the fetch is ready is the one that will be processed. The non-RTS command stream will only re-start if no Real-Time Streams are active.

Real-Time streams are set-up via control registers per stream in the CP. These are defined elsewhere in this specification. It is also possible for an active RT stream to re-program its control registers.

The triggers for the Event Engine can be either unary signals (conditioned in the RTEE) or status that the CP reads (polls) from a location elsewhere in the chip or external memory. If polling is desired, then the real-time stream has the choice of three different time interval values. These are selected in the CP\_RT\*\_COMMAND register. The time interval values are programmed in the CP\_RT\_POLL\_INTERVAL register. Note that the interval counters are free-running and if multiple RT streams select the same counter, then all will trigger at the same time.

The RT stream automatically disarms itself once activated. It is the responsibility of the stream to re-arm itself if needed.

There are certain restrictions for PM4 command packets with a Real-Time stream. See the "Specification of PM4 Command Packets in CRAYOLA" document for details.

A typical Real-Time Stream would contain the following:

WAIT\_RTS\_IDLE - RBBM holds-off RTS writes until prior RTS is completed in the RBBM.

User's Real-Time Code:


Set\_State (or Type-0 Packets)

Set\_Constant(s) (or Load\_Constant\_Context)

Im\_Load - Used to load Real-Time instruction code

Type-0 Packet(s) (Primitive)

Note that it is the responsibility of the real-time Drivers to insert the WAIT\_RTS\_IDLE at the beginning of the RT command stream.





#### 9.2.2 <u>Real-Time Stream State Management (Updated: 04-26-2001)</u>

The CRAYOLA has a dedicated state context for Real-Time Streams. The state context for RTS will be "0", which will allow increasing the number of contexts late in the design for non-RTS state management. The state set is a subset of one of the other state sets in the chip because Real-Time Streams bypass setup and therefore do not require state associated with that portion of the pipeline. By default, real-time streams are disabled. A status bit in the CP\_STATE\_CNTL bit is provided to determine if RT streams are enabled. The ME\_INIT packet is used to enabled/disable the RT stream processing.

The beginning section (i.e. Start address = 0) of the Instruction Memory is also dedicated to Real-Time Streams. The end of the RT stream instruction memory is programmable.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[TIME \@ "d MMMM,	CP Spec: Version 0.26	91 of

# 9.3 Register Backbone Interface Unit (RBIU) (Updated: 03-05-2002)

The Register Backbone Interface Unit (RBIU) contains the control logic to respond to transactions on the Global Register Bus (GRB) and contains a large number of the internal registers of the Command Processor. Registers in the CP are distributed. The RBIU forwards registers to other internal blocks of the CP via an internal register bus. The following diagram shows waveforms for a write and read transactions on this internal bus.

R400 CP Internal Register Bus Transactions
Write Transaction:         Clock
RBIU_READ
RBIU_WS
WR_HOLD
RBIU_ADDR OxA0 OxA1
RBIU_WD
Read Transaction:
RBIU_READ (4 Clocks) (4 Clocks)
RBIU_ADDR OxA0 OxA1
Read Data (To RBIU)
Read Strobe (RBIU)         (1 CIK)
CP_RBB_RS(1 CIK) (1 CIK)
CP_RBB_RD 0x00000000 X0xV0 0x00000000 X0xV1 0x00000000

#### Figure 9-3: Internal CP Register Bus Transactions.

Register writes to internal CP clients are held-off (via WR HOLD) for the following conditions:


- 1. Write to the VSD Address/Data FIFO when the FIFOs are full (In the ME).
- 2. Write to the PSD Address/Data FIFO when the FIFOs are full (In the ME).
- 3. Write to the CFD Address/Data FIFO when the FIFOs are full (In the ME).
- 4. Write to the Non-Real-Time Mem\_Write registers when a write is pending (In the ME).
- 5. Write to the Real-Time Mem\_Write registers when a write is pending (In the ME).
- 6. Write to the CP\_DMA\_TABLE\_ADDR when the DTAQ FIFO is full (In the DMA).
- 7. Write to the CP\_DMA\_SRC\_ADDR, CP\_DMA\_DST\_ADDR, or CP\_DMA\_COMMAND registers when the ME has a DMA init pending (In the ME).
- 8. etc...

Register reads from the RTEE's base/size memory are held-off if the RTEE fetcher is reading the memory.

The RBIU also contains the Scratch Registers and the associated logic necessary to write their contents out to the Memory Interface Unit (MIU).

The RBIU also has the interface to the Read Data Return bus. Read data from external clients is registered, bitwise OR'd with CP internal read data, and output to the RBBM.

CP Spec CRAYOLA.doc - 171521 Bytes \*\*\* C ATI Confidential. Reference Copyright Notice on Cover Page C \*\*\*



ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001		CP Spec: Version 0.26	93 of

# 9.4 Register Client Interface Unit (RCIU) (Updated: 03-07-2002)


The Register Client Interface Unit (RCIU) arbitrates among the internal CP requesters for reading/writing to the Global Register Bus (via the RBBM). The requesters include (In Priority Order):

- 1. Real-Time Stream Processing transactions for Real-Time Stream from the Micro Engine.
- 2. Real-Time Event Engine (RTEE) Polling of Registers within the Chip (Read-Only)
- 3. Pre-Fetch Parser Orders DMAs of indices to the VGT (Write Only).
- 4. Micro-Engine Constants, State Data, 2D Initiators, and Register Read/Writes.
- 5. DMA Engine Mem->Reg and Reg->Reg Data Transfers.

For the ME and DMA transactions, a round-robin arbitration policy is implemented.

The RCIU also gets the read data from the RBBM and sends it to the appropriate requester within the CP. Only one of the unary RRTRs is asserted with the return data. The RCIU will stall consecutive read transactions to the RBBM when a prior read operation is in-progress.

Below is a top-level diagram of the RCIU.





ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	94 of

# 9.5 Memory Interface Unit (MIU) (Updated: 04-22-2002)

The Memory Interface Unit (MIU) arbitrates between the internal CP's read requesters (Ring Buffer, Indirect Buffers, State Data, Real-Time Stream, Micro Engine, and DMA Engine) for reading from memory and between the CP's internal write requesters (Scratch Registers, Timestamps, Ring Buffer Read Pointer, DMA Engine, and Micro-Engine writes) for writing to memory.

The MIU also handles the conversion of the "flat" read/write requests from the internal CP units to the protocol and format that is required for interfacing to the Memory Hub.

The MIU also helps with the coherency between data writes and processes that read the written data (i.e. Set\_Constant and Load\_Constant\_Context). Writes from the micro engine can include a "write confirm" flag. The MIU will issue the write and generate a pulse back to the Micro Engine to indicate that the write was completed past the read/write arbiter in the Memory Hub. The MIU will stall consecutive "write confirm" transactions until there is not one in progress. Read operations and write operations without the "write confirm" flag set can be sent to the MH while a "write confirm" write operation is in-progress.


For write operations, the MIU has a "Data Packer" that will compress consecutive data writes that reside in the same double-octword into a single double-octword data transfer. The data packer is enabled by default, but can be disabled by setting a "pack disable" control bit in the CP\_DEBUG register.

The MIU also is the receiving point of all the read return data from the Memory Hub (MH). The MIU decodes the TAG information to determine the destination of the data (i.e. Ring buffer, Indirect Buffers, Real-Time Stream Data, etc.).

The MIU can support up to 48 outstanding read requests. This is enough to cover the expected AGP latency. See other section of this document that discusses AGP latency issues.

A top-level diagram of the MIU is shown below.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[date \@ "d MMMM,	Version 0.26	95 of



#### Figure 9-6: Memory Interface Unit Block Diagram.

CP\_Spec\_CRAYOLA.due -- 171521 Dytes \*\*\* @ ATI Confidential. Reference Copyright Notice on Cover Page @ \*\*\*

04/17/03 02:22 PM

AMD CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO THE PROTECTIVE ORDER

AMD1044\_0220950 ATI Ex. 2067 IPR2023-00922 Page 157 of 448



# 9.6 DMA Engine (Updated: 05-27-2002)

In prior CP designs, there were two DMA engines (GUI and VID). These were actually two instances of the same DMA design.

The CRAYOLA will have a single DMA engine that has the same functionality as one of the legacy DMA engines. The reasons for keeping a DMA engine in the CP are as follows:

- 1. R300 is considering using the DMA engine as a fast method to same chip state for an optimized Driver model. It is assumed that this could be used for CRAYOLA.
- 2. The DMA engines have been helpful for working-around bugs elsewhere in the chip.

#### 9.6.1 <u>DMA Engine Description</u>

The DMA Engine has several processes running in parallel. First is the Descriptor Table Walker, which is an address generator, seeded with the value from the bottom of the Descriptor Table Address Queue (DTAQ). It fetches a descriptor from memory, and passes it along to the DMA Command Interpreter. The Descriptor Table Walker also snoops on the End-Of-List (EOL) bit of the Descriptor's command to determine if it is done with the current table, and should look to the DTAQ for more work.

The DMA Command Interpreter takes in the 4-dword Descriptor, and generates a sequence of source and destination addresses, and keeps track of the Transfer Count for the DMA transfer.

The DMA Engine can perform the following transfers:

- 1. Memory-to-Memory
- 2. Memory-to-Register
- 3. Register-to-Memory
- 4. Register to Registers

The DMA Engine will do byte alignment of the data from the source to destination surfaces if they are different.

#### 9.6.2 Starting a DMA Operation

There are two methods to initiate a DMA operation - Descriptor Tables or Direct Descriptor Entry Register Writes.

To program a DMA operation via Descriptor Tables, the programmer has to build the table in the frame buffer first, being sure to mark the last entry of the list as "End Of List". Then, the programmer can write the starting address of the descriptor table into the Descriptor Table Address Queue (DTAQ) through the CP\_DMA\_TABLE\_ADDR port. The action of writing the first "start" address into the DTAQ will trigger the DMA operation. The CP can store up to 8 pending table addresses in its DTAQ.

The type of transfer operation depends on the CP\_DMA\_COMMAND DWORD in the Descriptor. It controls such variables as: the length of the transfer, whether the Source/Destination addresses are in memory-space or register-space, whether the Source/Destination addresses auto-increment with each transfer, and whether an interrupt is generated when the entire Descriptor Table has been processed.

The second method - Direct Descriptor Entry Register Writes – involves writing the three DMA Entry registers directly. Three registers are provided for each of the DMA engines (CP\_DMA\_SRC\_ADDR, CP\_DMA\_DST\_ADDR, CP\_DMA\_COMMAND). The contents of these registers have the same fields as the SRC\_ADDR, DST\_ADDR, and COMMAND DWORDs of the descriptor table entry. Except that the EOL is hard-coded TRUE in the COMMAND DWORD. Writing to the CP\_DMA\_COMMAND register initiates a DMA operation using the descriptor described in all three registers. A table of descriptors can be built from multiple Type-0 packets each containing the SRC, DST, and COMMAND data.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	$[ TIME \@ "d MMMM,$	CP Spec: Version 0.26	97 of

#### 9.6.3 Overview of DMA Operation

The DMA engine in the Command Processor fetches a command from the memory. This command tells the DMA Engine what to do. The command in memory is stored in a structure known as a *Descriptor*, having a four-DWORD format as shown below:

Ordinal	Name	Bit	Function
0	SRC_ADDR	31:0	Source address
1	DST_ADDR	31:0	Destination address
2	COMMAND	31:0	Command word. (See description below)
3	(Reserved)	31:0	

The COMMAND word has the following format:

31	EOL	End Of List Marker
30	INTDIS	End of List Interrupt Disable
29	DAIC	Destination Address Increment Control ( $0 \rightarrow$ Increment, $1 \rightarrow$ No Increment)
28	SAIC	Source Address Increment Control ( $0 \rightarrow$ Increment, $1 \rightarrow$ No Increment)
27	DAS	Destination Address Space ( $0 \rightarrow$ Memory, $1 \rightarrow$ Register)
26	SAS	Source Address Space $(0 \rightarrow \text{Memory}, 1 \rightarrow \text{Register})$
25:24	DST_SWAP	Destination Endian Swap Control ( $0 \rightarrow$ None, $1 \rightarrow 16$ -bit, $2 \rightarrow 32$ -bit, $3 \rightarrow$ Half DWORD)
23:22	SRC_SWAP	Source Endian Swap Control ( $0 \rightarrow$ None, $1 \rightarrow 16$ -bit, $2 \rightarrow 32$ -bit, $3 \rightarrow$ Half DWORD)
21	QUEUED	Queued vs. Non-Queued Path Control ( $0 \rightarrow$ Non-Queued, $1 \rightarrow$ Queued)
20:0	BYTE_COUNT[20:0]	Byte Count of Transfer

There are some constraints on the programming of the Descriptor, as follows: If either the Source or the Destination is in the register address space, or is programmed to be non-incrementing, then the atomic transfer unit is assumed to be a DWORD. Namely, the bottom two bits of the BYTE COUNT and the Address will be ignored (assumed "00").

Note that a BYTE COUNT of zero will perform no operation.


Multiple Descriptors may be stored contiguously in memory to make up a *Descriptor Table (DT)* (see Figure 9-8). The last Descriptor in the Descriptor Table must be marked as such so that the DMA engine knows when to stop consuming commands.

The programmer provides the DMA engine with a pointer to the beginning of the Descriptor Table, and the DMA engine fetches one Descriptor at a time, interprets the command to carry out a transfer, and then moves on to the next Descriptor in the table. As mentioned above, the DMA engine will stop when it reaches the last Descriptor in the table.

There is a bit called CP\_SYNC in the Descriptor Address register (CP\_DMA\_TABLE\_ADDR). If this bit is set, the DMA will "lock-out" the micro engine (ME) from performing any writes on the register backbone while the DMA is active.

A DMA channel may have its operation aborted by writing a '1' to the ABORT\_EN bit of the CP\_DMA\_STATUS register. It is important that the programmer then poll the ACTIVE bit of that same register, waiting for a value of '0', before writing a '0' to the ABORT\_EN bit. Once the ACTIVE bit is '0', the programmer is guaranteed to read-back stable state from all DMA registers.

The DMA engine generates an interrupt at the end of the DMA list (table) if the INTDIS is false. The DMA engine waits until the last write associated with the DMA has been accepted by the Memory Hub (MH) and is past the point of arbitration in the MH before raising the interrupt. The DMA raises the DMA\_INT\_STAT interrupt which is listed in the CP\_INT\_STATUS register. This will generate an interrupt out of the CP if the DMA\_INT\_MASK is set in the CP\_INT\_CNTL register.





# 9.7 Pre-Fetch Parser (PFP)

#### 9.7.1 Pre-Fetch Command Stream Queues (Updated 03-06-2002)

The PFP contains the memories that store the pre-fetched Ring Buffer Packets, Indirect Buffer Packets, Real-Time Stream Packets, and State Data. The associated control logic also performs the re-ordering the data from the Memory Hub. The outputs of the Ring, Indirect, and Real-Time command pre-fetch buffers go to the Pre-Fetch Parser. The output of the state data buffers go directly to the Micro Engine (ME) – they do not need to be interpreted. Each stream has a set priority for its access to the PFP.

Physically, there are two memories – one for Ring, Indirects in the Ring, and Indirect #2 data and a second for Ring/Indirect State, Real-Time, and Real-Time State data. Real-time streams are expected to be about 64 DWORDs in total.

Programmable thresholds for these memories allow the allocation to be changed to adjust the performance of the chip. See the CP\_QUEUE\_THRESHOLDS and CP\_MEQ\_THRESHOLDS registers.

#### 9.7.2 Command Buffer Pre-Fetching (Updated: 06-07-2002)

The Pre-Fetch Parser (PFP) is a new function that is added to the CP design for CRAYOLA. One of the main functions of the PFP is to parse through the fetched command streams for future dispatches of Indirect Buffers. It also performs the pre-fetching of data for the Set\_State, Load\_Constant\_Context, and Im\_Load packets.

When an indirect buffer request is found, the PFP immediately issues the fetch request to the Command Stream Fetcher (CSF). The intention is to hide the latency of fetching indirect buffers behind the parsing of the other command streams. The PFP will continue to parse the command streams past the first pre-fetch. It will stop when the fetched indirect data is available, it encounters a Draw Packet, it encounters a state packet in the Ring Buffer, or the maximum number of pre-fetches is met. The PFP also stops when processing a "multi-pass" indirect buffer.

The INDIRECT\_BUFFER packet has a disable bit that stops the PFP from immediately fetching the indirect buffers. When set the indirect buffer inits are pipelined out of the CP, through the RBBM and back to the CP. See the Pre-Fetch Disable.doc document for more details.

When an indirect buffer pre-fetch is issued, the PFP will consume the original packet that it parsed (Type-0 or INDIRECT\_BUFFER) and insert an IB\_PREFETCH\_START packet into the command stream to the Micro Engine (ME). The IB\_PREFETCH\_START packet tells the ME to start consuming the indirect data from the next-highest-priority buffer. Another packet – IB\_PREFETCH\_END – identifies the end of the indirect buffer for the ME.

The PFP also parses the DRAW\_INDX packet and will issue the request for indices to the VGT if the associated Viz Query test passes. It is expected that the indices will be available in the VGT by the time the associated DRAW\_INITIATOR is written by the Micro Engine (ME). The PFP writes the INDEX\_BASE and INDEX\_SIZE to the VGT and writes the DRAW\_INITIATOR as a Type-0 packet to the ME.

For state packets (Set\_State, Load\_Constant\_Context, and Im\_Load), the PFP remembers the last context's fetch pointers and sizes – Sub-Blocks, Vertex Shaders, Pixel Shaders, and constants. It compares the current pointers with the last context's and issues fetch requests to the CSF for the buffers that mismatch. Buffers that match the previous pointers are assumed to be identical and therefore will not be fetched. For every sub-block that is fetched, the PFP will insert a SUB-BLOCK\_PREFETCH packet into the command stream to the ME. When instruction data is fetched, the PFP will insert an INSTR\_PREFETCH packet into the command stream to the ME. When constant data is fetched, the PFP will insert an CONST\_PREFETCH packet into the command stream to the ME.

The Pre-Fetch Parser also performs the 2D state default context fetch. When the PFP detects a 3D-to-2D transition, the 2D default state is fetched issuing an indirect buffer. The 2D Indirect Buffer's Base and Size are programmed into the CP as part of the chip initialization. The PFP will insert an IB\_PREFETCH\_START packet into the command stream to tell the Micro Engine to get data from the appropriate indirect buffer. See the "CP\_Spec\_2D\_Appendix.doc" for how the PFP determines the 3D-to-2D transition.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	100 of

#### 9.7.3 <u>PFP Multi-Pass Operation (Updated: 01-27-2002)</u>

When the Pre-Fetch Parser (PFP) parses and INDIRECT\_BUFFER packet with the MULTIPASS flag set, it stops pre-parsing the command stream and waits for a signal from the Scan Converter that indicates whether it should loop or continue. If the PFP is told to loop, it will re-fetch the indirect buffer and the Micro Engine will then re-process its contents. If the PFP is told to continue, the PFP will then just continue parsing the next instruction in the command stream.

#### 9.7.4 PFP Constant Coherency Control (Updated: 04-22-2002)

The Pre-Fetch Parser (PFP) has an 8-bit counter that is incremented when it processes a Set\_Constant packet with the CONST\_WRITE\_ENABLE bit set. A non-zero value on this counter indicates that there is a constant write pending in the Command Processor. The PFP will stall processing a Load\_Constant\_Context (LCC) packet if the counter is not zero. This ensures that the LCC packet will fetch the correct constant data that was previously written by the Set\_Constant packet(s).

The PFP will likewise stall processing a Set\_Constant packet if the counter has reached is maximum value.

The Micro Engine (ME) does the actual writing of the constants to memory and will initiate a "write confirm" for the last DWORD of the constant. The ME will get the write confirmation from the Memory Interface Unit (MIU) and issue a pulse on a signal to the PFP, which will decrement the counter mentioned above.

#### 9.7.5 <u>PFP Packet Processing Summary (Updated: 03-06-2002)</u>


Here is the list of the packets that the PFP processes:

- 1. Type-0 Packets If initiates Indirect Buffers they are replaced with IB\_PREFETCH\_START packet.
- 2. Type-1 Packets Forwarded to the Micro Engine (Indirect Buffer Requests are Not Allowed via Type-1 Packets)
- 3. Type-2 Packets Completely Consumed by the Pre-Fetch Parser.
- 4. Type-3 Packets:
  - a. NOP Completely Consumed by the Pre-Fetch Parser
  - b. DRAW\_INDX Discarded if Not Visible, Otherwise DMA for Indices is Requested to the VGT
  - c. Set\_Constant Clear Constant Valid Flags if Write-Back is Disabled. Also increment constant coherency counter, which is tested by the Load\_Constant\_Context packet.
  - d. Set\_State Each Sub-Block is replaced with a SUB-BLOCK\_PREFETCH packet and the VS/PS requests are replaced with INSTR\_PREFETCH packets if the respective pointers mismatch.
  - e. Im\_Load Code is fetched and Im\_Load packet is replaced with INSTR\_PREFETCH packet if pointers mismatch.
  - f. Load\_Constant\_Context Replaced with CONST\_PREFETCH packet. The PFP waits for prior constant writes from Set\_Constant packets to be confirmed.
  - g. Invalidate\_State Consumed by the Pre-Fetch Parser. Clears selected valid bits for matching.
  - h. Indirect\_Buffer Replaced with IB\_PREFETCH packet. Also does MULTIPASS operation.
  - i. ME\_INIT Clears all valid pointers for the rematching logic.

All other packets are just forwarded to the Micro Engine.

If an Indirect Buffer #2 request is in the Ring Buffer, the PFP will fetch it as an Indirect Buffer #1.

	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	101 of
The following	RDs within a Packet for Each Stream. thin a packet except within a Real-Time Stream. 80] RB Packet Opcode [6 0] 10] IB1 Packet Opcode [6 0] 130] IB2 Packet Opcode [6 0]	el control that the PFP impleme R400 Pre-Fetch Par (BI BJFSZ FIO Empl && IB Preteched (BI BJFSZ FIO Empl && IB Preteched (BI BJFSZ FIO Empl && IB Preteched (BI BJFSZ FIO Empl && IB Preteched)	Ser State Machine	
Increment: PFP writes to the MI Decrement when the ME Reads PFP will process from the CSQ IB1 MEQ Avail Count (6:0) IB1 MEQ Avail Count (6:0) IB2 MEQ Avail Count (6:0) IB2 MEQ Avail Count (6:0) Indirect Buffer FIFOs: Loaded with BUFSZ		(Determine ** Read IB	and IB1 MEQ IAP (Detemined by IB2, BUFS2) (Read IB2 BUFS2) * Read IB2 BUFS2 FIFO * Put IB_PREFETCH_END in IB2 MEQ * Sing IB1 to y IB1 BUFS2) 18 UFS2 FIFO * Pro Command Command	cess IB2 Stream Queue ilable in Queue
IB1 BUFSZ         IB1 BUFSZ         IB1 BUFSZ           IB2 BUFSZ         IB2 BUFSZ         FIFO           182 BUFSZ         FIFO         2 x 23           Multi-Pass Indirect Buffer Store Holds Base and Sze         IB4 BUFSZ (20 0)         IB4 BUFSZ (20 0)	IB1_BUFSZ IB1_DW Count [22:0] IB2_BUFSZ IB2_DW Count [22:0] for Indirect Buffer with the MULTIPASS flag set.	Indirect_Buffer Packet		
The Pre-Fetch Parser (PFP) in packet transition. This IB conta 2D Indirect Buffer BUFSZ [23 2D Indirect Buffer BASE [31:2 Last Pointer, Size, and Valid FI	ings: IP Ponter, Sze, & Vald Base, Sze, & Vald Sae, Sze & Vald Base & Vald	Draw_indx Packet Uses Results A Viz_Query Packet Sets/Resets Results Tr	ant Write Control Flags (Sel/Cleared by both the ME_INIT and LCC Packets) LL_Const_Write_Enable const_Write_Enable Priogram 2007 Offs these together to make a single "Const_Write_Enable" <u>Aud Loome Write Enable</u> <u>Constant Write Enable</u> <u>Constant Write Enable</u>	
	Figure 9	9-8: Pre-Fetch Parser Top-Leve	l Control Flow.	
	-		n under the following conditions: e-fetch packet after an indirect buffer has alr	eady
be	en pre-fetched and not process	sed.		-
		etched indirect buffer data is av		
10. Sto	op pre-parsing it it has filled u	p the pre-fetch queue in the Co	mmand Sucam reicher (USP).	



CP Spec CRAYOLA.doc - 171521 Bytes \*\*\* O ATI Confidential. Reference Copyright Notice on Cover Page O \*\*\*



>> ■ ■ ■ ■

# 9.8 Micro-Engine (ME)

#### 9.8.1 <u>Overview – CRAYOLA (Updated 05-03-2002)</u>

The CP Micro-Engine (ME) is a programmable command parser. The compiled code for the ME is stored in an instruction cache/store on the chip and is loaded during chip initialization by discrete register writes.

Like prior designs, a custom compiler will be designed to support the compilation of code into the instruction code for the CP. The CRAYOLA CP ME design will support a super-set of the prior implementation's instructions and provide for a more general-purpose processor.

The ME operates on PM4 command packets that are documented in the "Specification of PM4 Command Packets CRAYOLA".

Other than the general-purpose functions, the ME has specific logic associated with State Management and 2D operations. The ME receives signals from the Renderer Common (RC) for de-allocating state sets and signals from the Sequencer for deallocating locations in the Shader Instruction Memory. The Micro Engine holds-off writing data associated with a newly assigned state set until that state set is available. Similarly, the ME will hold-off updating the Instruction Memory until space is available for the shader update.

The ME has a long-word instruction format, broken into fields which control handshaking with the input and output stream as well as the internal functional units.

There two instances of the micro engine (ME) – one for non-real-time and one for real-time (RT) streams. The non-RT ME reads from the fetched Ring, Indirect #1, and Indirect #2 data queues. The real-time micro engine reads from the fetched real-time data queue.

Each ME can additionally transfer pre-fetched state data (Renderstate, Shader Code, or Constants). A dedicated DMA engine is used to perform these transfers. The ME calculates the starting address and size of the transfer and initiates the DMA engine. The data does not flow through the core of the Micro Engine. The DMA engine also handles the wrapping of the memory-mapped register addresses for shader code updates.

The ME can read/write any memory-mapped register or external memory location. This allows the ME to poll on the contents of an address, write semaphores to synchronize its operations with the Drivers, and to perform simple DMAs of data.

In addition, the ME can generate an interrupt for the purpose of synchronization with the Drivers. The interrupt is set by the processing of the CP\_INTERRUPT PM4 command packet within a command stream.

For transactions to the memory-mapped registers, the ME has a 15-bit address bus [16:2], and a 32-bit data bus.

For transactions to the external memory locations, the CP supports a full 30-bit address A[31:2], a 2-bit swap code A[1:0], and a 32-bit data bus.

The Micro Engine has three register spaces that it can address: the Local register space, the Memory-Mapped register space, and the External Memory space. The Local register space includes all of the registers internal to the ME. The Memory-Mapped register space contains registers within the chip's register map. The External Memory space includes memory locations outside the chip (i.e. Local and System Memory). Not all of the "Local Registers" appear in the chip's register map, however an internal test bus allows visibility to these locations for debug purposes.

#### 9.8.2 ME Error Checking (Updated: 04-15-2002)

The ME does the RESERVED\_BIT, IB\_START\_CHECK, PROTECTED\_MODE, Invalid Opcode, and Miscellaneous error checking. See the section on Error Checking / Command Buffer Validation elsewhere in this specification.



#### 9.8.3 Micro Engine Instruction Set (Updated: 07-01-2003)

Below is the instruction set of the CP's Micro Engine (ME):

# Data Transfer:

- 1. Load / Store:
  - Read & Write External Memory, Memory-Mapped Registers, and CP Internal Registers.
    - i. GPR ← External Memory (WAIT\_REG\_MEM, COND\_MEM\_WRITE)
    - ii. GPR ← Memory-Mapped Register (WAIT\_REG\_MEM, REG\_TO\_MEM)
    - iii. GPR  $\leftarrow$  Micro Engine Scratch Memory
    - iv. GPRa ← GPRb (Implementation: Src0=GPRa;SRC1=GPRb;Oper=shl;Immed=0x0)
  - Default Constants supported as embedded in CP machine code.
  - 15-bit Memory-Mapped Addresses [16:2] supported as embedded in CP machine code immediate field.
- 2. Conditional Writes Based on bits set in Boolean register.
- 3. Word Swap: Swaps WORDs within a DWORD. Needed for Swapping DST\_X and DST\_Y terms in most of the 2D packets. This is implemented with a "rotate" by 16.

#### Integer Computations:

- 1. Addition/Subtraction (8-, 16-, 32-bit):
  - a. DST ← SRC0 ADD32 SRC1 –No Sign Extension
  - b. DST ← SRC0 ADD16 SRC1 Bit 15 of Sources Sign Extended to Bit 31
  - c. DST ← SRC0 ADD8 SRC1 Bit 7 of Sources Sign Extended to Bit 31
  - d. DST ← SRC0 SUB SRC1 –No Sign Extension
  - e. DST ← SRC0 SUB16 SRC1 Bit 15 of Sources Sign Extended to Bit 31
  - f. DST ← SRC0 SUB8 SRC1 Bit 7 of Sources Sign Extended to Bit 31
- 2. Min and Max Functions (16-bit Signed Value Comparison, 32-bit signed result):
  - a. DST[15:0] ← SRC0[15:0] MIN SRC1[15:0] Bit 15 of result is sign extended to bit 31 of DST.
  - b. DST[15:0] ← SRC0[15:0] MAX SRC1[15:0] Bit 15 of result is sign extended to bit 31 of DST.



- 3. Multiplication (14x14):
  - a. DST[27:0] ← SRC0[13:0] MULT SRC1[13:0]
- 4. Logical (Bitwise):
  - a. AND: DST← SRC0 AND SRC1
  - b. OR: DST← SRC0 OR SRC1
  - c. XOR: DST ← SRC0 XOR SRC1
  - d. NOT (One's Complement): DST ← SRC0 NOT
- 5. Register Shift/Rotate (Left, Right)
  - a. DST  $\leftarrow$  SRC0 shr <value>, DST  $\leftarrow$  SRC0 shl <value>, where value = {0,1,...,31}
  - b. DST  $\leftarrow$  SRC0 ror <value>, DST  $\leftarrow$  SRC0 rol <value>, where value = {0,1,...,31}
- 6. Increment/Decrement Register Content:
  - a. DST  $\leftarrow$  SRC0 INC (Implementation: Oper=Add32;Immed=0x00000001)
  - b. DST ← SRC0 DEC (Implementation: Oper=Sub32;Immed=0x00000001)
- 7. Bit Replication (1bpp to 32bpp):
  - a. DST  $\leftarrow$  SRC0 REPL <*value*>, where *value* is interpreted as the bit position in SRC0 to replicate (0 to 31).
- 8. Sign Extension
  - a. DST  $\leftarrow$  SRC0 SIGNEXT *<Bit Position>*, where the bit the bit indicated is replicated up through bit 31.
- 9. Fix-to-Float: 8-bit integers to IEEE floating point integers Not Normalized.
  - a. The normalization to of the numbers is performed in the graphics engine.
  - b. Implemented in output stage of the Micro Engine. The result can only be written to a Memory-Mapped Register.
  - c. Selected by setting one of the upper bits in the ME's output address.
- 10. Time-Out Timer
  - a. 16-bit loadable down-counter.
  - b. Decrements every 16 core clocks when non-zero (2.62 ms at 400MHz).
  - c. Microcode can test when the counter is zero via the Booleans register.
  - d. Used for polling interval and general-purpose timer.



. .....

#### Control Transfer:

- 1. Subroutines Support for up to 8 nested levels:
  - a. CALL[Adrs]
    - i. Stack ← IP+1
    - ii. IP  $\leftarrow$  Adrs
  - b. Return

i. IP  $\leftarrow$  Stack

- 2. Jumps:
  - Absolute:
    - i. Continue (IP  $\leftarrow$  IP+1)
    - ii. Goto (IP ← Micro)
  - Conditional Branching & Comparisons
    - i. Jump Boolean[n] Set (jbit)
    - ii. Jump Boolean[n] Not Set (jnbit)

See the Micro Engine Register Set section for a listing of the Booleans.



Special Commands:

- 1. GMC Decode (oper = gmcdecode) Decodes the 2D GUI\_CONTROL DWORD to get the following parameters:
  - a. Brush Foreground Color Present Bit 31. Brush\_Types = 0x0, 0x1, 0x6, 0x7, 0xD, 0xE
  - b. Brush Backgound Color Present Bit 30.  $Brush_Types = 0x0, 0x6$
  - c.  $Data\_Format[5:0] Bits 29:24$  of Result. Based on the SRC\_TYPE and DST\_TYPE fields.
  - d. Source Clip Disable = Bit 23. Set if the ROP code does not include a source: ROP = 0x00, 0x05, 0x0A, 0x0F, 0x50, 0x55, 0x5A, 0x5F, 0xA0, 0xA5, 0xAA, 0xAF, 0xF0, 0xF5, 0xFA, and 0xFF. The source clipping is disabled in the microcode for this condition.
  - e. ROP[7:4] = ROP[3:0] Flag Bit 22. Used to clear the C2.x Boolen.
  - f. Pixels/DWORD[5:0] (PPDW) Bits 21:16 of Result. Based on the SRC\_TYPE and DST\_TYPE fields.
  - g. Line\_32x1\_Brush Bit 15 of Result is set if Brush\_Type = 0x6 or 0x7 (32 x 1 Mono Pattern)
  - h. Number of Brush DWORDS[6:0] Bits 14:8 of Result.
    - i. Number Brush DWORDs = 0x02 for Brush\_Types = 0x0 and 0x1
    - ii. Number Brush DWORDs = 0x01 for Brush\_Types = 0x6 and 0x7
    - iii. Number Brush DWORDs = Function of DST\_TYPE for Brush\_Type = 0xA (See Table).
    - iv. Number Brush DWORDs = 0x00 Otherwise.

i. 2D Booleans - Bits 7:0 of the result are the respective 2D Booleans

The GUI\_CONTROL DWORD is loaded as the SRC0 for the instruction.

SRC\_TYPE = Bits [27,13:12]

DST\_TYPE = Bits [11:8]

BRUSH\_TYPE = Bits [7:4]

```
Byte_Pix_Order = Bit [14]
```

The Data\_Format, Pixels/DWORD (PPDW), and 2D Booleans are generated as follows:

# Data\_Format[5:0]:

```
If (SRC TYPE = Color)
                             // (i.e. Bits[27,13:12] = 01x)
   Data Format = '0' & DST TYPE; // SRC TYPE=DST TYPE
   PPDW = See Table for Calculating Based on DST TYPE; // PPDW = Function (DST TYPE)
     Monochrome or TLU Color
11
else {
   If SRC TYPE = 5 / / 8 bpp Source
    Data Format = 0 \times 02; // Fmt_8 (TLU)
                              // 8-bpp
     PPDW = 0 \times 04;
   Else If SRC TYPE = 6 // 32bpp Source
     Data_Format = 0x06; // FMT_8_8_8_8 (TLU)
                               // 32-bpp
     PPDW = 0 \times 01;
   Else {
     If (Byte Pix Order == 0) {
                                       \ \ Mono Format (SRC TYPE = 0 or 1)
       Data_Format = 0x00; // Fmt_1_Reverse
       PPDW = 0x20;
                            // 1-bpp
     } else {
       Data Format = 0x01; // Fmt 1
       PPDW = 0x20;
                             // 1-bpp
     }
   }
}
```

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[TIME \@ "d MMMM,	CP Spec: Version 0.26	108 of

Pixels/DWORD[5:0] (PPDW):

For Monochrome or TLU Color SRC\_TYPE, see the Data\_Format algorithm above.

For SRC\_TYPE = DST\_TYPE:

Destination Type (DST TYPE[11:8])	Number of Brush DWORDs	Pixels / DWORD (PPDW)
0 :- Reserved	0x00	0x20
1 :- Reserved	0x00	0x20
2 :- 8 bpp pseudocolor	0x10	0x04
3 :- 16 bpp aRGB 1555	0x20	0x02
4 :- 16 bpp RGB 565	0x20	0x02
5 :- Reserved	0x00	0x01
6 :- 32 bpp aRGB 8888	0x40	0x01
7 :- Reserved	0x00	0x01
8 :- Y8 greyscale	0x10	0x04
9 :- RGB8 greyscale	0x10	0x04
10 :- Reserved	0x00	0x01
11 :- YUV 422 packed (VYUY)	0x20	0x02
12 :- YUV 422 packed (YVYU)	0x20	0x02
13 :- Reserved	0x00	0x01
14 :- aYUV 444 (8:8:8:8)	0x40	0x01
15 :- aRGB4444	0x20	0x02

#### 2D Booleans [7:0]:

Boolean B4 is set by the microcode so is always output as zero.

Booleans B3, B6 and B7 are set based on the SRC\_TYPE as follows:

Source Type (SRC_TYPE[27,13:12])	В3	Вб	в7
0 :- Mono Opaque	0	0	0
1 :- Mono Transparent	1	0	0
2 :- Reserved	0	0	0
3 :- SRC_TYPE = DST_TYPE	0	0	0
4 :- Reserved	0	0	0
5 :- 8bpp TLU	0	1	1
6 :- 32 bpp TLU	0	1	0
7 :- Reserved	0	0	0


Boolean B0, B1, B2, and B5 are set based on the Brush\_Type field in the GUI\_CONTROL:

Brush_Type[7:4]	во	B1	B2	в5
0 :- 8x8 Monochrome	0	1	0	1
1 :- 8x8 Monochrome	0	1	1	1
2 :- Reserved	0	0	0	0
3 :- Reserved	0	0	0	0
4 :- Reserved	0	0	0	0
5 :- Reserved	0	0	0	0
6 :- 32x1 Monochrome	0	1	0	1
7 :- 32x1 Monochrome	0	1	1	1
8 :- Reserved	0	0	0	0
9 :- Reserved	0	0	0	0
10 :- 8x8 Color	0	0	0	1
11 :- Reserved	0	0	0	0
12 :- Reserved	0	0	0	0
13 :- Solid	Set if SRC_TYPE != 0 or 1	0	0	0
	(Set if SRC_TYPE != Mono)			
14 :- Solid	Set if SRC_TYPE != 0 or 1 (Set if SRC_TYPE != Mono)	0	0	0
15 :- No Brush	Set if SRC_TYPE = $2,3,5,6$	0	0	0

CP Spec CRAYOLA.doc -- 171521 Bytes \*\*\* O ATI Confidential. Reference Copyright Notice on Cover Page O \*\*\*


ATI Ex. 2067 IPR2023-00922 Page 170 of 448

MA A	ORIGINATE DATE	EDIT DATE		DOCUMENT-REV. NUM.	PAGE
AUU	13 March, 2001	[ TIME \@ "d MMM	М,	CP Spec: Version 0.26	109 of
	ack (oper = clrrepack) – Repack nd and Background packed colo			RGB8888. This is used for conve nemory.	erting the
	cked_Color[31:0]				
	t_Type[3:0]				
Result[31	-	_ , ,			
	If Dst_Type = 2 // 8b				
		4] = SRC0[7:0]	// Alpha		
			// Red		
		8] = SRC0[7:0]			
		0] = SRC0[7:0]	// Blue		
	If Dst_Type = 3 // 16				
	Result[24]		// Alpha		
		6] = SRC0[14:10]	// Red		
	Result[12:0	8] = SRC0[9:5]	// Green		
	Result[04:0	0] = SRC0[4:0]	// Blue		
	If Dst_Type = 4 // 16	bpp RGB565			
	Result[31:2	$4] = 0 \times 00$	// Alpha		
	Result[20:1	6] = SRC0[15:11]	// Red		
	Result[13:0	8] = SRC0[10:5]	// Green		
	Result[04:0	0] = SRC0[4:0]	// Blue		
	Else // 32bpp ARGB888	88			
	Result[31:0	] = SRC0[31:0]	// aRGB8	888	
** Note: A	All bits in result no <sup>.</sup>	t specified shoul	d be set	to zero.	




CP Spec CRAYOLA.doc - 171521 Bytes \*\*\* C ATI Confidential. Reference Copyright Notice on Cover Page C \*\*\*

ATI Ex. 2067 IPR2023-00922 Page 172 of 448



ATI Ex. 2067 IPR2023-00922 Page 173 of 448



# 9.8.6 <u>Register Set (Updated: 12-02-2002)</u>

The Register State of the Micro Engine (ME) is composed of the following registers.

Register Name	Width	Description
IP	10	Instruction Pointer.
Packet CNT	14	Count Register Maintains a count of the number of DWORDs remaining in a packet. Increments when a DWORD from the command stream is consumed by the ME.
DATA_OUT	32	Data Output Bus - Common for ADRS_OUT and ADRS_MMR.
ADRS_OUT	32	ADRS_OUT[31:2] – DWORD address. ADRS_OUT[1:0] – Swap Field.
STACK	Same as IP	Instruction Pointer Stack – Instruction Pointer is pushed/popped from the stack to support micro-code subroutines. The stack is 8-deep.
GPR0	32	General-Purpose Register 0 – Source or Destination for a Micro Engine Operation.
:	:	
GPR11	32	General-Purpose Register 11 – Source or Destination for a Micro Engine Operation.
BOOLEANS	32	Micro Engine's Control Flow Booleans: <u>User Defined</u> : User_Bool31User_Bool20 – Managed by the Microcode
		Fixed Booleans:         19 - Brush_Decode_Idle - Brush Support Logic is Idle         18 - Pix_Dealloc_FIFO_Not_Full         17 - Vtx_Dealloc_FIFO_Not_Full         16 - DMA_Idle - The Micro Engine's DMA engine is Idle         15 - Incremental_Update         14 -RT_Enabled - Real-Time is Enabled         13 - Read_Return_Valid - Read Data Valid from either Memory or Register Bus         12 - Cnt_Eq_Zero - Packet Count Equals Zero         11 - Timer Eq_Zero - Micro Engine's Delay Timer
		10 - Shift_Bit0 - Bit / Even (Odd) Tests 9- Alu_Sign - Sign of 32-bit ALU operation 8- Tied Low 7- Context_Dirty 6- Src0_Eq_Src1 5- Src0_Neq_Src1 4- Src0_Gt_Src1 3- Src0_Gt_Src1 2- Src0_Lt_Src1 1 - Src0_Lte_Src1 0- Tied Low
TIMER	16	Timer used for poll interval and general-purpose waiting.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	113 of

# 9.8.7 Scratch Memory (Updated: 08-06-2002)

The Micro Engine has access to a scratch memory for saving default values and temporary values. The GPRs can read/write these values. The Driver initializes some of these values with the ME\_INIT packet during chip initialization.

The contents of the first locations in the Non-RT ME's scratch memory are fixed as these locations are written by direct register writes. The following table lists the contents of these fixed addresses.

Scratch Memory	Register Name	Description
Address		
0	DEFAULT_PITCH_OFFSET	2D Default Pitch Offset #1
1	DEFAULT2_PITCH_OFFSET	2D Default Pitch Offset #2
2	DEFAULT_SC_BOTTOM_RIGHT	2D Default Source Clipping Parameters #1
3	DEFAULT2_SC_BOTTOM_RIGHT	2D Default Source Clipping Parameters #2
4	2D BRUSH_BASE	Brush Base Address [31:15]
5	2D PALETTE_BASE	Palette Base Address [31:15]
6	2D IMMD_BASE	Immediate Data Base Address [31:19]
7	2D BOOLEANS	Default Boolean Values[31:19] to Control the 2D Shader.
8 to 48	N/A	Other Variables.
		The location of these variables is managed by the microcode.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[TIME \@ "d MMMM,	CP Spec: Version 0.26	114 of

# 9.8.8 Instruction Format (Updated: 05-29-2003)

A micro instruction has 75 bits, which are categorized into different fields. The definitions of the fields and related bits are given in the following table.

Num Bits	Bit Position	Field Name	Description	Choices
32-bit Field	31:0	IMMED	Immediate Data	@ <address> @<value></value></address>
5-bit Field	36:32	SRC0	Source 0 for Operation. DST ← SRC0 [( <i>function</i> ) SRC1]	PM4 READ_RETURN GPR0 : GPR11 MICROL – Lower DWORD of uRAM MICROM – Middle DWORD of uRAM SCRATCH (To GPR Only) BOOLEAN MRL – Micro Read Low MRM – Micro Read Medium
5-bit Field	41:37	SRC1	Source 1 for Operation. See SRC0 Definition	CNT See SRC0 Definition
5-bit Field	46:42	DST	Destination: Destination register for operation.	NORE (Default) – Fixed Booleans Updated GPR0 : GPR11 MICRO (Micro Code RAM) SCRATCH (Scratch Memory) BOOLEAN (User Booleans ← Result) ADRS_OUT DATA_OUT TIMER CNT
1-bit Field	47	Spare	Spare for Future Use	CNI
5-bit Field	52:48	OPER	Operation: Selects operation to be performed on the two sources.	MOV (Default) – Shifer Passes SRC0 MULT ADD32 ADD16 – Bit 15 Sign Extended ADD8 – Bit 7 Sign Extended SUB32 (SRC0 – SRC1) – Bit 15 Sign Extended SUB8 (SRC0 – SRC1) – Bit 7 Sign Extended AND OR XOR NOT SHR SHL ROR ROL REPL Replicate Selected Bit of Src0 MIN – 16-bit Signed Operation MICROREAD SCOMP – 16-bit Signed Comparisons COMP – 16-bit Signed Comparisons SIGNEXT – Sign-Extend Selected Bit of Src0 GMCDECODE – See Spec for Details. CLRREPACK – See Spec for Details.
4-bit Field	56:53	IP	Instruction Pointer Select: Selects next instruction pointer. This field is modified by the Booleans.	$\begin{array}{l} & {\rm STAY} \ ({\rm IP} \leftarrow {\rm IP}) - {\rm Default} \\ {\rm CONT} \ ({\rm IP} \leftarrow {\rm IP}+1) \\ {\rm CCONT} \\ & {\rm If Bool_Sel=Cnt_Eq_Zero} \\ & {\rm If Boolean(Bool_Sel)=1} \ and {\rm PFP_ME\_XFC=1} \\ & {\rm Then } {\rm IP} \leftarrow {\rm IP+1} \\ & {\rm Else} \ ({\rm P} \leftarrow {\rm IP} + 1 \\ \\ & {\rm Else} \ ({\rm P} \leftarrow {\rm IP} + 1 \\ \\ & {\rm Else} \ ({\rm P} \leftarrow {\rm IP} + 0 \\ \\ & {\rm GOTO} \ ({\rm IP} \leftarrow {\rm Micro[8:0]} \\ \\ & {\rm CALL} \ ({\rm IP} \leftarrow {\rm Micro[8:0]} \\ \\ & {\rm MRRC0} \ ({\rm P} \leftarrow {\rm SRC0} - {\rm Computed Jumps}) \\ \\ & {\rm MBIT} \\ \\ & {\rm If Bool(Bool\_Sel) = 0, \ {\rm IP} \leftarrow {\rm Micro[8:0]} \\ \\ & {\rm Else} \ {\rm IP} \leftarrow {\rm IP+1} \\ \\ & {\rm BIT} \\ \\ & {\rm IBIT} \\ \\ & {\rm IFBool(Bool\_Sel) = 0, \ {\rm IP} \leftarrow {\rm Micro[8:0]} \\ \\ & {\rm Else} \ {\rm IP} \leftarrow {\rm IP+1} \\ \\ & {\rm BIT} \\ \end{array} $
5-bit Field	61:57	BOOL	Selects one of 32 Booleans to control the instruction flow.	1:18 · User_Bool31UserBool19       18 - Pix_Dealloc_FIFO_Full       17 - Vtx_Dealloc_FIFO_Full       16 - DMA_Idle       15 - Incremental_Update       14 - RT_Enabled       13 - Read_Return_Valid       12 - Cnt_Eq_Zero       11 - Timer_Eq_Zero       10 - Shift_Bit0       9 - Alu_Sign       8 - Alu Cout32

CP Spec CRAYOLA.doc -- 171521 Bytes \*\*\* O ATI Confidential. Reference Copyright Notice on Cover Page O \*\*\*

ATI Ex. 2067 IPR2023-00922 Page 176 of 448

<u> A</u> Î		IGINATE DATE 3 March, 2001	EDIT DATE [ TIME \@ "d MMMM,	DOCUMENT-REV. NUM. PAC CP Spec: Version 0.26 115 0
Num Bits	Bit Position	Field Name	Description	Choices
				7. Context_Dirty 6. Src0_Eq_Src1 5. Src0_Neq_Src1 4. Src0_GT, Src1 3. Src0_GT, Src1 2. Src0_Lt_Src1 1. Src0_Lte_Src1 0. ME_Halt
1-bit Field	62	IREQ	Data from PFP is needed as source for instruction.	IREQ
1-bit Field	63	IRDY	Assert Ready-to-Receive to Pre-Fetch Parser	IRDY
10-bit Field	74:64	JUMP	Jump Address	Jump Address

Figure 9-12 Micro Engine Instruction Fields

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[TIME \@ "d MMMM,	CP Spec: Version 0.26	116 of

# 9.8.9 Micro Engine Debugging Features (Updated: 11-08-2002)

When the ME\_HALT (or ME\_HALT\_RT) bit set in the CP\_ME\_CNTL register, the ME is halted to allow observation of the internal status.

The ME\_STATMUX field in the CP\_ME\_CNTL is a register test bus that provides the ability to read the Non-RT and Real-Time Micro Engine's operating registers. The selected data is read from the CP\_ME\_DEBUG\_DATA register.

ME_STATMUX[14:0]	Description
0-63	Contents of the Micro Engine's Scratch Memory at Address=ME_STATMUX[14:0]
64	Packet CNT[13:0]
65	Timer[15:0
66	GPR0[31:0]
67	GPR1[31:0]
68	GPR2[31:0]
69	GPR3[31:0]
70	GPR4[31:0]
71	GPR5[31:0]
72	GPR6[31:0]
73	GPR7[31:0]
74	GPR8[31:0]
75	GPR9[31:0]
76	GPR10[31:0]
77	GPR11[31:0]
78	BOOLEAN[31:0]
79	Adrs_Out[31:0]
80	Data_Out[31:0]
81	IP[9:0] – Instruction Pointer
82	SP[9:0] – Stack Pointer
83	uCODE_INSTR[31:0]
84	uCODE_INSTR[63:32]
85	uCODE_INSTR[uC_WIDTH-1:64]
86	uCODE_RDLOW[31:0]
87	uCODE_RDMED[31:0]
88	qSCRATCH[31:0]
89	SRC0[31:0]
90	SRC5[31:0] SRC1[31:0]
91	PRODUCT[27:0]
92	ALU[31:0]
93	SHIFTER[31:0]
94	LOGIC[31:0]
95	GMC_DECODE[31:0]
96	RESULT[31:0]
97	TIMER[15:0]
98	Sign-Extended SRC0

CP Spec CRAYOLA.doc -- 171521 Bytes \*\*\* O ATI Confidential. Reference Copyright Notice on Cover Page O \*\*\*

	RIGINATE DATE 13 March, 2001	EDIT DATE	DOCUMENT-REV. NUM. CP Spec: Version 0.26	PAGE 117 of			
ME_STATMUX	[[14:0]		Description				
- 99			•				
100	Sign Exten GMC_DEC						
101		COLOR					
102	Read Retur						
103		ug Signals (MSB to LSB) in cp_me_pa	Irser.V:				
	iME_HAL						
	ME_IP_ID	LE					
	iRD_RTRN	N_VALID					
	qRD_RTR						
		f_WDATA_CNT[1:0]					
		f_RDATA_CNT[1:0]					
	RAM_RAI						
		T_CNT[1:0]					
		PUSH_STACK_DATA POP_STACK_DATA					
		NEXT_INSTR_SEL[1:0] NEXT_RAM_IP_SEL[2:0]					
		iPFP_ME_RTS					
		ME_PFP_RTR					
		DATA_EXEC_RTR					
	ADRS_EX	ADRS_EXEC_RTR					
	BOOL	BOOL					
	MICRO_R	D_AVAIL					
		SUPPRESS_OUTPUT					
		STALL_MULTIPLY					
		FORWARD_SRC0 FORWARD_SRC1					
		DMA_SZ_WRITE DMA_SZ_WRITE_OUT					
	qDMA_SZ						
	DMA_BUS						
104		ug Signals (MSB to LSB) in cp_me_pa	irser.v:				
		NTAL_UPDATE					
	CNT_EQ_2	CNT_EQ_ZERO					
	TIMER_E0	TIMER_EQ_ZERO					
	CIN						
	OPER16BI						
	OPER8BI1						
	SRC1_SEI						
	OPER_SEI						
	REPLICAT SCOMP_S						

CP Spec CRAYOLA.doc-171521 Bytes \*\*\* O ATI Confidential. Reference Copyright Notice on Cover Page O \*\*\*

04/17/03 02-22 PM ATI Ex. 2067 IPR2023-00922 Page 179 of 448

	ORIGINATE DATE 13 March, 2001		EDIT DATE	DOCUMENT-REV. NUM.	PAGE	
			[ TIME \@ "d MMMM,	CP Spec: Version 0.26	118 of	
MF STA	TMUX[14:0]			Description		
	11107[14.9]					
		SHIFT_OF				
		LOGIC_O				
		MULT_OPER				
		GMCDEC_OPER				
		ADRS_CNT_XFC				
		1'd0				
		qKEEP_RESULT				
		PPDW_TABLE				
105						
		Parser Debug Signals (MSB to LSB) in cp_me_parser.v: GPR0_LOAD				
		_				
		GPR1_LOAD GPR2_LOAD				
		GPR3_LOAD				
		GPR4_LOAD				
		GPR5_LOAD				
		GPR6_LOAD				
		GPR7_LOAD				
		GPR8_LOAD				
		GPR9_LOAD				
		GPR10_LOAD				
		GPR11_LOAD DATA_EXEC_LOAD				
		ADRS_EXEC_LOAD				
		BOOLEAN_LOAD				
			CNT_LOAD			
		TIMER_LOAD				
		MICRO_LOAD				
		SCRATCH_LOAD				
		qEXEC_SRC0				
		qEXEC_SRC1				
		qDATA_EXEC_LOAD qADRS_EXEC_LOAD				
			CROREAD			
	106		ug Signals (MSB to LSB) in cp_me_par	Ser.V:		
		qEXEC_DEST				
		qEXEC_OPER				
		iME_BUS_RTR				
		qME_OUT_RTS				
		DATA_OU				
		ADRS_OU	JT_RTR			

CP Spec CRAYOLA.doc-171521 Bytes \*\*\* O ATI Confidential. Reference Copyright Notice on Cover Page O \*\*\*

ATI Ex. 2067 IPR2023-00922 Page 180 of 448

	ORIGINATE 13 March, 2		EDIT DATE	DOCUMENT-REV. NUM. CP Spec: Version 0.26	PAGE 119 of
ME_STA'	TMUX[14:0]			Description	
		SCRATCH	I_READ		
		SCRATCH	I_RE		
	SCRATCH		RATCH_RADDR		
	SCRAT		SCRATCH_WE		
		SCRATCH	I_WADDR		
		RBIU_SCH	RATCH_VALID		
		qINSTR_S	EL		
		1'd0			
	107	Flow Contr	ol Debug Signals		

## 9.8.10 Micro Engine Brush Decode Support Logic (Updated: 09-12-2002)

The CP needs to expand the compressed brush for 2D and write the uncompressed data to external memory. The CP uses the BRUSH\_TYPE field in the GUI\_CONTROL register of 2D packets to determine how to uncompress the data.

The decompression of the data is done by support hardware to the Micro Engine. The ME just writes the data as follows:

- 1. Brush\_External\_Address External Address where the uncompressed brush data will be written. The address includes the current context.
- 2. Brush\_GUI\_Control GUI Control DWORD from the 2D PM4 packet. The support hardware uses the BRUSH\_TYPE field (bits 7:4) to determine how to uncompress the data.
- 3. Brush\_Data The ME writes the uncompressed<sup>\*\*</sup> data to this local register to send it to the brush support logic.

Refer to the 2D Implementation spec and the PM4 spec for details of how the brush data is uncompressed.

\*\* Note that for Brush Types 0x6 and 0x7 (32x1 patterns), the CP just writes the single DWORD to memory and does not convert the pattern to 32bpp.


## 9.8.11 ME Error Checking (Updated: 02-22-2002)

The Micro Engine will raise an interrupt if it detects an illegal Opcode. The ME will simply stop when this happens. This is implemented entirely in the micro code's jump table.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
13 March, 2001	[ TIME \@ "d MMMM,	CP Spec: Version 0.26	120 of

# 10. Power Management Support from CP (Updated: 02-03-2003)

The CP gets a permanent SCLK (sclk\_global) from the Clock Generator (CG) and internally gates it for power management. The common "Master Clock Gater" circuit is instantiated several times to create gated clock domains in the CP. The diagram below shows the clock domains in the CP.



## Figure 10-1 CP Clock Structure

Each of the clock gaters has an "enable" which also includes the DYNAMIC\_CLK\_DISABLE signal from the CP\_DEBUG register. This can be used to disable the clock gating (i.e. Keep the clocks always on in the CP).

The overall power management function of the CRAYOLA can also be assisted by the CP. The CP receives status (i.e. "Idle" signals) from other parts of the chip and can poll registers for the purpose of initiating command streams (i.e. Real-Time Command Streams). Within these command streams it is possible for the CP to do the following via register read-modify-write operations:

- 1. Program the CG to turn on/off/reprogram clock branches.
- 2. Control of power switches to minimize leakage current in the chip.
- 3. Reprogramming voltage regulator on board.
- 4. Monitor an embedded temperature sensor in the chip and adjust settings of clocks.

There may be other possibilities, but they all involve using the CP's event-initiated command streams (i.e. RT streams) and its ability to perform read-modify-write operations on registers/memory locations within the chip.



# 11. Verification Plan (Updated: 01-18-2002)

The RBBM and CP are unit-tested with the same combined test bench. This test bench has a BIF model that supplies host transactions (Read & Write). The CP interfaces with a model of the Memory Hub (MH). Trackers are used at the output of the RBBM and CP to verify the transactions from both the BIF and CP are correctly forwarded to the register backbone.

The order of CP packet bring-up should be:

1. Debug with below packets:

Type 0,1,2 Packets

Type 3 Packets:


SET\_CONSTANT

IM\_LOAD

2. Continue debugging the following Type-3 packets

LOAD\_CONSTANT\_CONTEXT

SET\_STATE





# 14. Physical Aspects

## 14.1 Hard Macro Requirement (Updated: 09-23-2002)

Description	Memory	Cycle Time (ns)	Unit Area (umsq)
48 x 23 RAM for the Tag Memory in the Memory Interface Unit. (MIU)	rfsd2_48x23cm1sw0	1.055	22,374
48 x 6 RAM for the Tag Re-Use FIFO in the Memory Interface Unit (MIU)	rfsd2_48x6cm4sw0	0.924	12,454
228 x 128 RAM for the Re-Ordering Queues (CSQ, STQ, MEQ)	TBD (3)	TBD	TBD
1408 x 75 RAM for Micro Engine Micro Code. (ME)	High Density 1408 x 25(3)	TBD	TBD
Note: Bit 74 is not used by the Micro Engine.			
384 x 74 RAM for Real-Time Micro Engine Micro Code (ME)	TBD	TBD	TBD
48 x 32 RAM/Register File for Micro-Engine (ME) Scratch Memory	rfsd2_48x32cm1sw0 (2)	TBD	TBD
32 x 32 RAM for Real-Time Stream Base/Size Pairs (RTEE)	rfsd2_32x32cm1sw0	0.841	21,020
8 x 256 RAM for the DMA Engine (DMA)	rfsd2_8x256cm1sw0	1.134	61,805
16 x 32 RAM for RT (MEQ)	rfsd2_16x32cm1sw0	0.769	15,854
32 x 31 RAM for State Data Base/Size Fetcher FIFO (CSF)	TBD	TBD	TBD
16 x 31 RAM for Real-Time Base/Size Fetcher FIFO (CSF)	TBD	TBD	TBD

# 15. Appendices

## 15.1 2D Implementation in CP

Refer to the CP\_Spec\_2D\_Appendix.doc file for details of how 2D is implemented in the CP for CRAYOLA.

AUTHOR:	John	Carey
---------	------	-------

ISSUE TO

COPY NO.

# Specification of PM4 Command Packets Crayola

# THIS DOCUMENT CONTAINS CONFIDENTIAL INFORMATION THAT COULD BE SUBSTANTIALLY DETRIMENTAL TO THE INTEREST OF ATI TECHNOLOGIES INC. THROUGH UNAUTHORIZED USE OR DISCLOSURE.

APPR	OVALS	
Name/Dept	Signature/Date	
Remarks:		
1. Preserve this document's integrity:		
$\Rightarrow$ Do not reproduce any portions of it.		
$\Rightarrow$ Do not separate any pages from this cover.		
2. This document is issued to you alone. Do not transfer it to	another person.	
e e e e e e e e e e e e e e e e e e e	•	
3. Store this document in a locked cabinet or secure undergr	ound hunker. Do not leave it unattended	
5. Store this document in a focked cabinet or secure under gr	ound bunker. Do not kave it unattended.	
4. When you no longer need this document, return it to Kath	-	
	ocument constitutes an unpublished work created in 2001. The use of this copyright I work. The copyright notice is not an admission that publication has occurred. This	
	bart of this document may be used, reproduced, or transmitted in any form or by any	
means without the prior written permission of ATI Technologies Inc."		

ATI Ex. 2067 IPR2023-00922 Page 186 of 448

# 1 Table of Contents

<u>1</u>	TABLI	E OF CONTENTS	2
<u>2</u>	<u>REVIS</u>	ION HISTORY	4
<u>3</u>	<u>OPEN</u>	ISSUES / ITEMS TO COMPLETE (UPDATED: 05-07-2002)	5
4	DACK	ET TYPES	7
-			
		<u>'PE-0 PACKET</u>	
		<u>PE-1 PACKET</u>	
		<u>PE-2 PACKET</u>	
:	<u>4.4 Ty</u>	<u>PE-3 PACKET</u>	10
<u>5</u>	PACK	ET RESTRICTIONS (UPDATED: 03-20-2003)	11
:	5.1 <u>P</u> A	CKET LOCATION RESTRICTIONS (UPDATED: 03-20-2003)	
	5.2 RE	STRICTIONS FOR PACKET ADDITIONS AFTER CHIP RELEASE (UPDATED: 06-17-2002)	
<u>6</u>	DEFIN	ITION OF TYPE-3 PACKETS	
		PESTACKET SUMMART (UPDATED: 03-20-2003)	
-	<u>6.2.1</u>	<u>PAINT (Updated: 07-10-2002)</u>	
	$\frac{6.2.1}{6.2.2}$	SMALL TEXT (Updated: 09-18-2002)	22
	$\frac{6.2.2}{6.2.3}$	BITBLT (Updated: 04-14-2003)	
	$\frac{6.2.6}{6.2.4}$	HOSTDATA BLT (Updated: 04-14-2003)	
	6.2.5	POLYLINE (Updated: 09-10-2002)	
	6.2.6	POLYSCANLINES (Updated: 01-29-2003)	
	6.2.7	NEXTCHAR (Updated: 01-20-2003)	
	6.2.8	PLY NEXTSCAN (Updated: 01-20-2003)	
	6.2.9	SET SCISSORS (Updated: 10-17-2002)	
	6.2.10	PAINT MULTI (Updated: 07-10-2002)	
	6.2.11	BITBLT MULTI (Updated: 04-14-2003)	
	6.2.12	TRANS BITBLT (Updated 04-14-2003)	
	6.2.13	LOAD PALETTE (Updated: 11-21-2002)	
(	6. <u>3</u> 2D	PACKETS – NEW	
	<u>6.3.1</u>	HOSTDATA_BLT2 (Updated: 04-14-2003)	
	<u>6.3.2</u>	HOSTDATA_BLT_PNTR (Updated: 04-14-2003)	
	<u>6.3.3</u>	<u>GRADFILL (Updated: 11-18-2002)</u>	
	<u>6.3.4</u>	<u>ALPHABLEND (Updated: 02-11-2003)</u>	
	<u>6.3.5</u>	<u>AAFONT (Updated: 01-23-2003)</u>	
	<u>6.3.6</u>	<u>2D_ENDIAN_MODE (Updated: 01-22-2003)</u>	
	<u>6.3.7</u>	<u>DRAW_2D_COHER_RECT (Updated: 05-12-2003)</u>	
9		<u>) Packets</u>	
	<u>6.4.1</u>	<u>DRAW_INDX (Updated: 07-15-2002)</u>	
	<u>6.4.2</u>	<u>3D_DRAW_INDX_2</u>	
9		ATE MANAGEMENT PACKETS	
	<u>6.5.1</u>	<u>SET_STATE (Updated: 07-11-2002)</u>	
	<u>6.5.2</u>	<u>SET_CONSTANT (Updated: 05-14-2003)</u>	
	<u>6.5.3</u>	LOAD CONSTANT CONTEXT (Updated: 05-14-2003)	
	<u>6.5.4</u>	<u>IM_LOAD_(Updated: 11-13-2002)</u>	
	<u>6.5.5</u>	<u>IM_LOAD_IMMEDIATE (Updated: 11-13-2002)</u> INVALIDATE_STATE (Updated 04-04-2003)	
	6.5.6	<u>INVALIDATE_STATE (Updated 04-04-2005)</u>	
2	<u>6.6</u> <u>W</u> 6.6.1	REG_RMW (Updated: 01-08-2003)	
	$\frac{0.0.1}{6.6.2}$	<u>KEG_KMW (Opdated: 05-2003)</u> <u>WAIT_REG_MEM (Updated: 05-21-2002)</u>	
	0.0.2	<u>11111_100_111111 (Opunicu. 05-21-2002)</u>	

<u>6.6.3</u>	<u>MEM_WRITE (Updated: 04-01-2002)</u>	
6.6.4	<u>COND</u> WRITE (Updated: 12-04-2002)	
6.6.5	EVENT WRITE (Updated: 09-26-2002)	
<u>6.6.6</u>	<u>REG_TO_MEM (Updated: 08-29-2002)</u>	61
<u>6.6.7</u>	WAIT FOR IDLE (Updated: 03-11-2002)	
<u>6.6.8</u>	<u>CP_INTERRUPT (Updated: 03-25-2002)</u>	
<u>6.6.9</u>	VIZ_QUERY (Updated: 09-06-2002)	
<u>6.7</u> ]	MPEG PACKETS	64
<u>6.7.1</u>	<u>MPEG_INDEX (Updated: 03-06-2003)</u>	
<u>6.8</u>	MISCELLANEOUS PACKETS	65
<u>6.8.1</u>	<u>NOP (Updated: 03-11-2002)</u>	
<u>6.8.2</u>		
<u>6.8.3</u>	<u>INDIRECT_BUFFER_PFD (Updated: 03-20-2003)</u>	
<u>6.8.4</u>		
<u>6.8.5</u>	<u>LOAD_EXECUTE (Updated: 10-28-2002) – Not Currently Supported</u>	67
<u>6.8.6</u>		
<u>6.8.7</u>	FIX2FLT_REG (Updated: 09-24-2002)	
<u>6.9</u>	INTERNAL CP PACKETS	71
<u>6.9.1</u>	<u>IB_PREFETCH_START (Updated: 12-13-2002)</u>	
<u>6.9.2</u>		
<u>6.9.3</u>		
<u>6.9.4</u>		
<u>6.9.5</u>		
<u>6.9.6</u>		
<u>6.9.7</u>	<u>MICRO_PREFETCH (Updated: 10-28-2002) – Not Currently Supported</u>	73

# 2 Revision History

24 Oct 2001	Version 0.01	Baseline from Version 1.12 from Khan (R300). Information in 0.01 CRAYOLA PM4 spec is all subject to change.
	Added STATE_L	OAD and LOAD_EXECUTE command packets as a proposal J. Carey.
8 Nov. 2001	Version 0.03	Removed packets that are no longer needed for CRAYOLA & Added Others. Version 0.02 was not officially released.
28 Feb. 2002	Version 0.04	Set State and Load Constant Context can be used within Real-Time Streams. Write-back of constants does not occur
	for a Set Constar	nt packet within a Real-Time stream. MPEG packet needs update. Added back 3D DRAW INDX 2 packet. Updated 2D
		n section. Added diagram for character mapping for Small Text packet. Added SMALL TEXT CRAYOLA and
		T CRAYOLA packets. Clarified sizes of fields in the Set State packet. Removed AGP FENCE packet; a Type-0 packet
		ad. Removed the RT_WAIT_* packets; the WAIT_* packets can just be used within a real-time stream. Removed
		ALL_STATE; the INVALIDATE_STATE can be used to invalidate all of the state remembered by the CP. Sizes of sub-
		Set State Packet. Removed MULTIPASS start and end packets. The multi-pass operation is performed with the
		FER packet. Remove the Data_Buffer packet. Added instruction immediate data packet for 2D processing.
07 Mar. 2002	Version 0.05	Renamed 2D Scratch Memory to 2D Defaults Memory. Update to the IB_PREFETCH_START packet format. Set_State
		packets are "2D State" packets and will only assign a new context if they are the first packets after a 2D/3D "draw" packet.
15 Mar 2002	Version 0.06	Updates to Internal CP Packets for the PFP-to-ME communication. Moved Type-3 NOP packet to the miscellaneous
	section. Added M	IICRO_PREFETCH packet for Load_Execute command.
04 April. 2002	Version 0.07	Updates from the PM4 Design Review and 2D Discussions with Andy Gruber. Added VGT_INDX_OFFSET to 3D
	Draw Packets. U	pdated GUI Control with Renderer Backend registers that will be written. Update to POLYLINE packet – CP breaks into
	multiple draw pa	ckets to do brush offset modulation. Updated brush conversion table for 32x1 brushes – brush is written twice to memory to
	fill the entire 64-	DWORD brush. Fix equations in Load Constant Context packet. Clarifications for 2D GMC table w.r.t. C0 and C1
		ed CP Interrupt packet to accommodate micro engine design. Updated order of invalidates for Invalidate State packet.
		of "single" ring mode for Instruction Memory management. Updated packets for "write confirmation".
July 2nd 2002	Version 0.08	HostData Blt Pntr only supports one BIGCHAR per 2D design review. Added new 2D packets from J. Cheng, Set State
oury 200 200 2		locks with a size encoding as a multiple of 8. Added Set CF Constant packet. Updated ME INIT packet. Instruction load
		size to load the full 12,288 DWORDs of instruction memory. Updated number formats for 2D packets. Updated compare
		h for Cond Mem Write and Wait Reg Mem. Text Updates to MPEG Index packet. Updates to 2D packets for 4KByte
		t. Changed COND MEM WRITE to COND WRITE. Added GMC to new packets. Set State and Load Constant Context
		of be within the 2D stream as they are used to determine the 2D-to-3D mode switch. Strike through out-of-date packets.
Out 2 2002		
Oct. 3 2002	Version 0.09	Update Draw Indx text for Pre-Fetch Parser algorithm. Updated ME_INIT packet. Updated pseudocode related to the
		vent initiators to the Scan Converter. Updated the pitch format to be Pixels/32 and update the 2D packets with source to set
		etch) 2D Boolean. Added sign extension note for the PLY_NEXTSCAN packet. Updates to AlphaBlend packet to add
	source data forma	
Nov. 4 2002	Version 0.10	Update format of the MPEG_INDX packet to support the use of rectangle lists.
Nov. 5 2002	Version 0.11	Updated format of the Grad_Fill Packet.
Nov. 13 2002	Version 0.12	Im_Load and Im_Load_Immediate packets write the SQ_PS_PROGRAM register for real-time.
Nov. 18 2002	Version 0.13	Set RB_BLENDCONTROL.COLOR_DITHER_MODE to DITHER_LUT for Grad_Fill packets with DST_TYPE !=
	32bpp.	
Nov. 20 2002	Version 0.14	Add Register Read/Mod/Write Packet. Add Note to Load_Palette Packet.
Nov. 21 2002	Version 0.15	Update to Register Read/Mod/Write Packet.
Dec. 3 2002	Version 0.16	Update IB BASE in the Indirect Buffer PM4 packet to be 31:5.
Dec. 13 2002	Version 0.17	Dummy values in IB Prefetch packets are 0xdeadbeef by the pre-fetch parser.
Dec. 18 2002	Version 0.18	AA Font and AlphaBlend PM4 Packet Updates.
Jan. 6 2003	Version 0.19	Clarification to Invalidate State packet w.r.t. use of Mem Write.
Jan 8 2003	Version 0.20	Update Reg RMW packet to include register source for and mask and or mask. Add note that scan count should be
		for the Polyscanlines packet.
Jan. 13 2003	Version 0.21	Add new packet to control endian mode for 2D.
Jan. 17 2003	Version 0.22	Updated Booleans and Description for AlphaBlend packet.
Jan. 20 2003	Version 0.23	Added note to Ply NextScan and NextChar about requiring a proceeding packet with a GMC to set-up the 2D state.
Jan. 20 2003	Version 0.24	Update AlphaBlend with equations and new RB BlendControl settings. Update AAFONT for setting the B6 Boolean.
Jan. 22 2003	Version 0.25	Update to 2D ENDIAN MODE packet. AlphaBlend update for sources without Alpha term.
Jan. 24 2003	Version 0.26	Add note to LCC packet for the constant write enable behavior.
Jan. 29 2003	Version 0.27	HostData Blt and PolyScanLines can specify a number of zero.
Jan. 30 2003	Version 0.28	ME INIT in non-RT stream invalidates matching pointers and constant write enables.
Feb. 11 2003	Version 0.29	
Feb. 23 2003	Version 0.29	Removed SRC=DST (H/W) restriction for non-stretch Alphablend packets. Write Confirm Interval is for Future Use Only.
March 12, 2003	Version 0.31	Add Pre-Fetch Disable to the Indirect_Buffer packet. Added note to the HostData_Blt2 and HostData_Blt_Pntr packets
Marah 20, 2002		e CP outputs a rectangle primitive per scan line to improve texture fetch performance.
March 20, 2003	Version 0.32	Added new Indirect Buffer PFD packet which does the pre-fetch disable implied instead of a control bit in the packet.
April 2, 2003	Version 0.33	RB_CLRCMP_MSK_HI and RB_CLRCMP_DST_HI written by 2D indirect buffer and not the microcode. The
1 1 4 2002		O format is based on the pixel type.
April 4, 2003	Version 0.34	Add matching logic for the Loop and Boolean Constants in the LCC packet. Set_Constant also writes to memory.
April 14, 2003	Version 0.35	Document some setting restrictions to BitBlt and HostData_Blt packets.
April 17, 2003	Version 0.36	Addition to ME_INIT to allow checking for Type-0 and Type-1 packets in Indirect Buffers.
May 12, 2003	Version 0.37	Added New Type-3 to view 2D coherency rectangle generated by CP.
May 14, 2003	Version 0.38	Miscellaneous Clarifications.
May 19, 2003	Version 0.39	Correct values that ME_INIT sets the 2D coherency rectangle.
May 20, 2003	Version 0.40	Correction to GradFill's primitive type for rectangles.

- 3 Open Issues / Items to Complete (Updated: 05-07-2002)
  - 1. Possible addition of 2<sup>nd</sup> default DST\_PITCH\_OFFSET value for the CRTC #2. <u>A: Yes.</u>
  - In PM4 design review (03-13-2002) S. Morein stated that the Sub-Block size encoding may change. On 03-28-2002, Steve Morein stated that the sub-block size issue will be resolved within 2 weeks (by 04-24-2002). <u>A: 05-06-2002:</u> <u>Set\_State will support 8 sub-blocks & the Size encoding is (N+1)\*8</u>.
  - 3. May define more 2D packets that use the 3D engine resources so that CP does not initiate 2D Indirect Buffer between the 2D's use of the 3D pipe <u>2D GRADFILL, 2D ALPHABLEND, 2D AAFONT.</u>
  - 4. For a POLYLINE packet with a single line segment, if X0=Y0 the entire packet should be discarded (J. Cheng). <u>A: 04-</u> 23-2002. No. The graphics pipeline hardware will take care of filtering this condition.
  - 5. How is the swap field supplied for Index Buffer in the Draw\_Index packet? <u>A: It is provided as the upper bits of ordinal</u> <u>#6.</u>
  - 6. A Conditional\_Write\_Mem packet was discussed at the PM4 design review (03-13-2002) by S. Morein. <u>A: The</u> <u>COND\_MEM\_WRITE packet has been added.</u>
  - 7. Need to determine if the Ib\_Preamble packet should contain anything more complicated than a fixed signature value. <u>A:</u> <u>This will be a fixed value for CRAYOLA.</u>
  - 8. Does the CP need to perform the bytes-to-pixels conversion of the pitch? <u>A: 03-15-2002: No. The pitch supplied will be</u> in terms of pixels.
  - 9. MPEG packet needs update. The registers it wrote for R300 may not exist in the CRAYOLA. <u>A:03-13-2002: The MPEG</u> packet will be the same format as R300. The mask however needs to be zero.
  - The Load\_Palette packet may not be needed. Jeffrey Cheng will look into existing Driver code to see if it is ever used. It is believed that it is not used in the 9x/NT Drivers. <u>A: The LOAD\_PALETTE packet is used for bitmaps with 4bpp or 8bpp, so it is needed.</u>
  - 11. Reasons for removal of the Data\_Buffer (a.k.a. Indx\_Buffer) packet: <u>DRAW INDX can be used to fetch indices in</u> separate buffer, Im Load can be used to fetch shader code, and Load Constant Context can be used to fetch constants.
  - 12. Definition of a Type-3 packet that is placed at the beginning of buffers to validate the buffer as "valid". <u>A:</u> <u>IB PREAMBLE packet.</u>
  - 13. Possibly the DRAW\_INDX packet may need to support having the CP fetch the indices instead of the VGT. This will either be a separate packet or a new bit in the  $2^{nd}$  ordinal of the packet. Tim Kelley will provide feedback. <u>A: No.</u>
  - 14. Need a definition of the "Null" packet for Viz Query. A: Event initiators indicate Viz Query Begin and End.
  - 15. Need a review of the Multi-Pass packets. I think there are difficulties with these packets considering that we are now doing pre-fetching of command streams. A: INDIRECT BUFFER packet has a flag to indicate multi-pass.
  - 16. What is the Base and Size restrictions for Index Buffers? A: Same as prior designs.
  - 17. Get confirmation on the need for a LOAD\_EXECUTE packet. A: CP will support this packet.
  - 18. Can the sub-block sizes be a power of 2? <u>A: 01-22-2002 Yes per Phil Rogers. The sizes are also embedded within the</u> <u>Set\_State packet.</u>
  - 19. Do we need separate Real-Time equivalent packets for the WAIT\_REG/WAIT\_MEM packet? <u>A: No. The packet can be</u> used in the Real-Time stream as well.
  - 20. Should we have a separate Set\_State packet equivalent for Real-Time Streams? <u>A: No. The Set\_State packet can be used</u> in a Real-Time stream with some restrictions.
  - 21. Since the CP still has a general-purpose DMA engine, is there still a need for the Reg\_to\_Mem packet? A: Sure.
  - 22. Is there a need for the "fine" grain Invalidation control (Invalidate\_State packet)? <u>A: Yes. In fact the INVALIATE\_STATE</u> packet can be used to invalidate all state, so the INVALIDATE\_ALL\_STATE packet can be removed.


- 23. Can the Invalidate\_All\_State packet be removed and just use the Invalidate\_State packet with all its control bits set? <u>A:</u> <u>Yes.</u>
- 24. Which register in the BIF does the "AGP FENCE" command packet write to? Why cannot the "AGP Fence" packet be just replaced with a Type-0 packet? <u>A: AGP Fence packet removed.</u>
- 25. Information needs to be added to the Draw Calls to associate them to a Per-Draw-Call Constant set. <u>A: 10-30-2001: Per</u> Steve Morein, there is no longer a requirement for PDCCs.
- 26. Command Packet Set\_State\_Base\_Ptr should be implemented as a Type-0 command packet (E-mailed question to S. Morein on 10-01-2001)? <u>A: This packet is not needed. All the sub-block pointers are full memory addresses, so they do not need an base address.</u>
- 27. Is there a need to support the Type-1 packet? <u>A: Yes for legacy reasons.</u>
- Is there a need for the "3D\_Clear\_\*" PM4 packets <u>A: 11-13-2001: No. Instead, primitives will be rendered with parameters set such that the CRAYOLA memories will be cleared. This is faster than discrete writes (8x8 can be processed per clock).</u>
- 29. What form are the 2D packets for CRAYOLA? Are they the same and the CP does the translation to shader format or does the driver send new packets that have the data in a native CRAYOLA format? <u>A: The POR is that the command packets are the same. Steve Morein will work through the PM4 conversion requirements which we will review on September 19<sup>th</sup>.</u>
- 30. Because the Plan-Of-Record (POR) is that the CP does not have immediate data, a plan needs to be determined as to how this data now gets into the chip for the following packets: 3D\_DRAW\_IMMD & 3D\_DRAW\_INDX & Host\_Blit & Small\_Text. A: CP would perhaps fetch the data, but then skip over the data instead of parsing. The CP instead would send a command do the Vertex/Index fetcher to fetch the data. If the data set is too large, the CP stream fetcher may also skip over fetching the data.
- Proposed new Type-3 packet used for dispatching Indirect Buffers for the Pre-Fetch Parser in the CP. E-mail sent on 09-24-2001. <u>A: 09-25-2001 – Approved by Phil Rogers.</u>
- 32. Can the existing opcodes that are not being used be re-assigned to the new packets being added for CRAYOLA? <u>A: 09-25-2001 Yes. Per Phil Rogers.</u>

ATI Ex. 2067 IPR2023-00922 Page 191 of 448

# 4 Packet Types

When programming in the PM4 mode, we do not need to write directly to registers to carry out drawing operations on the screen. Instead, what we need to do is to prepare data in the format of PM4 *Command Packets* in either system or video (a.k.a. local) memory, and let the Micro Engine to do the rest of the job.

Three types of PM4 command packets are currently defined. They are types 0, 2 and 3 as shown in the following figure. A PM4 command packet consists of a *packet header*, identified by field HEADER, and an *information body*, identified by IT\_BODY, that follows the header. The packet header defines the operations to be carried out by the PM4 micro-engine, and the information body contains the data to be used by the engine in carrying out the operation. In the following, we use brackets [.] to denote a 32-bit field (referred to as DWORD) in a packet, and braces {.} to denote a size-varying field that may consist of a number of DWORDs. If a DWORD consists of more than one field, the fields are separated by '|'. The field that appears on the far left takes the most significant bits, and the field that appears on the far right takes the least significant bits. For example, DWORD [HI\_WORD | LO\_WORD] denotes that HI\_WORD is defined on bits 16-31, and LO\_WORD on bits 0-15. A C-style notation of referencing an element of a structure is used to refer to a sub-field of a main field. For example, MAIN\_FIELD.SUBFIELD refers to the sub-field SUBFIELD of MAIN\_FIELD.



ATI Ex. 2067 IPR2023-00922 Page 192 of 448

# 4.1 *TYPE-0 PACKET*

## Functionality

Write N DWORDs in the information body to the N consecutive registers, or to the register, pointed to by the BASE\_INDEX field of the packet header.

## Format

Ordinal	Field Name
1	[HEADER ]
2	[REG_DATA_1]
3	[REG_DATA_2]
N+1	[REG_DATA_N]

## **Header Fields**

Bit(s)	Field Name	Description
14:0	BASE_INDEX	The BASE_INDEX[14:0] correspond to byte address bits [16:2].
		The BASE_INDEX is the DWORD Memory-mapped address.
		This field width supports a memory map up to 32K DWORDs (128K Bytes).
15	ONE_REG_WR	0:- Write the data to N consecutive registers.
		1:- Write all the data to the same register.
29:16	COUNT	Count of DWORDs in the information body. Its value should be N-1 if there
		are N DWORDs in the information body.
31:30	TYPE	Packet identifier. It should be zero.

Note: Symbol ':-' reads "defined as."

## **Information Body**

Bit(s)	Field Name	Description
31:0	REG_DATA _x	The bits correspond to those defined for the relevant register. Note the suffix x
		of REG_DATA_x stands for an integer ranging from 1 to N.

#### Comment

The use of this packet requires the complete understanding of the registers to be written.

# 4.2 **TYPE-2** PACKET

## Functionality

This is a filler packet. It has only the header, and its content is not important except for bits 30 and 31. It is used to fill up the trailing space left when the allocated buffer for a packet, or packets, is not fully filled. This allows the CP to skip the trailing space and to fetch the next packet.

## Format

Ordinal	Field Name
1	[HEADER]

## Header fields

Bit(s)	Field Name	Description
29:0	Reserved	Reserved
31:30	TYPE	Packet identifier. It should be 2.

# 4.3 **TYPE-3 PACKET**

## Functionality

Carry out the operation indicated by field IT\_OPCODE.

## Format

Ordinal	Field Name
1	[HEADER ]
2	{IT_BODY}

## Header fields

Bit(s)	Field Name	Description
0	PREDICATE	Predicated version of packet when bit 0 is set.
7:1	Reserved	This field is undefined, and is set to zero by default.
		** 3D Packet Additions After Chip Release must Set bit 7.
15:8	IT_OPCODE	Operation to be carried out. See section 6 for details.
29:16	COUNT	Number of DWORDs -1 in the information body. It is N-1 if the information body contains N DWORDs.
31:30	TYPE	Packet identifier. It should be 3.

## **Information Body**

The information body IT\_BODY will be described extensively in the following sections.

ATI Ex. 2067 IPR2023-00922 Page 195 of 448

## 5 Packet Restrictions

## 5.1 Packet Location Restrictions (

The following lists the restrictions for the usage of the packets:

- 1. Real-Time Packet Limitations:
  - a. SET\_STATE Allowed in a Real-Time Stream, but no pointer matching occurs. All the sub-blocks are unconditionally fetched if not disabled. The vertex and pixel shader pointers are ignored. See Im\_Load and Im Load Immediate packets for loading real-time shader code.
  - IM\_LOAD Allowed in a Real-Time Stream, but no pointer match occurs. The shader code is unconditionally fetched.
  - c. SET\_CONSTANT Allowed in a Real-Time Stream, but no write-back to memory occurs.
  - LOAD\_CONSTANT\_CONTEXT Allowed in a Real-Time Stream, but no matching occurs. The constant data is unconditionally fetched.
- 2. Packets Not Allowed in a Real-Time Stream:
  - a. Any 2D Packets
  - b. DRAW INDX
  - c. 3D\_DRAW\_INDX\_2
  - d. WAIT\_FOR\_IDLE -- No NQ WAIT function in RBBM for Real-Time Streams
  - e. VIZ\_QUERY
  - f. INDIRECT\_BUFFER -- Includes Multi-Pass Operations
  - g. INDIRECT\_BUFFER\_PFD
  - h. MPEG\_PACKET
  - i. IB\_PREAMBLE As a Result of No INDIRECT\_BUFFER
  - j. INVALIDATE STATE No "Last Pointers" for Real-Time
  - k. EVENT\_WRITE
- 3. Packets Not Allowed in Indirect Buffer #2
  - a. INDIRECT BUFFER Not a 3<sup>rd</sup> Level of Command Buffers
  - b. Any 2D Packet (Requires a 2D Indirect Buffer Fetch)
- 4. Packets not allowed in a 2D stream:
  - a. LOAD\_CONSTANT\_CONTEXT Used for 2D-to-3D mode switch determination.
  - b. SET STATE Used for 2D-to-3D mode switch determination.
- 5. Only the following packets can be used to load the instruction memory: Set\_State, Im\_Load, and Im\_Load\_Immediate. The use of Type-0 packets to load instruction memory is not allowed, as the Driver does not have visibility to the pointers that the CP maintains within its microcode.
- 6. The following methods can be used to initiate indirect buffers:
  - a. Type-0 Packets Must be a single Type-0 packet where the BASE\_INDEX in the header is either the CP\_IB1\_BASE or CP\_IB2\_BASE register and it also writes the buffer size register. The Header's COUNT field needs to be 0x01 and the Header's ONE\_REG\_WR field needs to be '0'.
  - b. INDIRECT\_BUFFER Packet This is the preferred mode in CRAYOLA. The Indirect Buffer packet includes a "multi-pass" control flag that allows the indirect buffer to be fetched/executed more than once.

ATI Ex. 2067 IPR2023-00922 Page 196 of 448

# 5.2 Restrictions for Packet Additions after Chip Release (Updated: 06-17-2002)

The programmability of the CP allows the addition of PM4 packets after the chip is produced. Because 2D packet translation is performed in the Command Processor, the following restrictions are imposed on new packets:

1. New Type-3 2D packets must have bit 15 set in the Header (i.e. GMC Processing Required).

# 6 Definition of Type-3 Packets

Type-3 packets have a common format for their headers. However, the size of their information body may vary depending on the value of field IT\_OPCODE. The size of the information body is indicated by field COUNT. If the size of the information is N DWORDs, the value of COUNT is N-I. In the following packet definitions, we will describe the field IT\_BODY for each packet with respect to a given IT\_OPCODE, and omit the header. The MSB of the IT\_OPCODE identifies whether this packet requires the GUI\_CONTROL field (described later). A "1" in the MSB of the IT\_OPCODE indicates that GUI control is required. A "0" in the MSB of the IT\_OPCODE indicates that GUI control is required. A "0" in the MSB of the IT\_OPCODE indicates that the GUI\_CONTROL should be omitted.

Opcode assignment POR: For CRAYOLA, all packets that are used from prior designs will keep their existing opcodes. All new packets that are being defined for CRAYOLA will re-use opcodes from packets that are "retired" (i.e. packets have not been used since before Rage 6).

Packet Name	IT_OPCODE	Description	Status
NOP	0x10	Skip N DWORDs to get to the next packet.	Supported
PAINT	0x91	Paint a number of rectangles with a color brush.	Supported
SMALL_TEXT	0x93	Draw a string of small characters on the screen.	Supported
BITBLT	0x92	Copy a source rectangle to a destination rectangle.	Supported
HOSTDATA_BLT	0x94	Draw a string of large characters on the screen, or copy a number of bitmaps to the video memory.	Supported
POLYLINE	0x95	Draw a polyline (lines connected with their ends).	Supported
SCALE.	0.26	Scale the river rectangular sover meas by a factor, This product is resultly both 217 and 307 operations.	Not Supported Space Bofore Ruge 6
TRANS_SCALE	0.577	A transport score generation in which the information of the source rectangle nuces with the destination. This packet is actually used only by 3-D graphics.	hot Supported Since Before Roye o
POLYSCANLINES	0x98	Draw polyscanlines or scanlines.	Supported
NEXTCHAR	0x19	Print a character at a given screen location using the default foreground and background colors.	Supported
PLY NEXTSCAN	0x1D	Draw polyscanlines using current settings.	Supported
SET SCISSORS	0x1E	Set up scissors.	Supported
SLI MODE 21871	asu -	sit ibr 1 iopimon. Bay	
PAINT_MULTI	0x9A	Paint a number of rectangles on the screen with one color. The difference between this function and PAINT is the representation of parameters.	Supported
BITBLT_MULTI	0x9B	Copy a number of source rectangles to destination rectangles of the screen respectively.	Supported
TRANS BITBLT	0x9C	2D transparent bitblt operation.	Supported
AD SAVE CONTENT	120	Save He 3-D drawing contest to memory Physical sprevent saved 3-D contest	N.9 Supported Since Refere Rage o
U PLAY CONTEXT	0.21	Phy back a previous saved 3-10 centeral	Not Supported Since Bellers Rogs 6
NU UNDER GEN INDX PRIM	0.000	Analysis of the stand of the values walker and the transmission of the standard standa	Not Supported Since defore hage a
WAIT_FOR_IDLE	0x26	Wait for the IDLE state of the engine.	Supported
LOAD PALETTE	0x2C	Load a palette for 2D scaling.	Supported
R. R. R	0.20	Piree die prei cache	Not Supported Since Before Rage S
NEXT VERTEX BUNDET MPEC HXT MACROBLOCK	0.26	And more variances to the end of a PD READER ALEX, DEDX, PRIM (method Despite and the end of the end of the PD READER ALEXANDER AND A PD READER AND Construct of ADD Co2 Which require	Not Supported Spee Balore Rape 6 Removed for R 300
MPEA HET MALROHEEK KORS	19(3)	according to Activate According to MPEC stream and monon compensation. This packet for must describe availability of MPEC stream and monon compensation. This packet reverses the UD(1), 15 VeL writes we Report IX MPEC: While Paper.	Renewed for K309
TO ORANG YORA		Craik primitive using writer builter	Kenner al bor en la Maria.
AD DEAN IMME ID DEAN INFN	0.23	Draw pamatous using improduce cellic is in the packet Draw primitives using vertex bulker and indices in this packet	Removed for URAYOLA Removed for URAYOLA
NO LONG VERVIR		and pantiens to verify hullers	Ranoved for CEAVOLA
		Excod functions to sing finding of Buffler #2	Removed DRAW INDX can be used to load indices separate For communication, fin Total can be used to leads only, and Load Constant Context on be used
ITTOR AVEC BUILD		Surges SDEDESWESTREE OF SUBJECT SERVER THE PMT	fe load indices Removed for CRAYOLA
SU DRAW BOAD . Do clear zmase	0.63 0.52	Sone is 30 DRAW, NAIDone widen UNPATY FAIT	Removed for CRAYOLA Removed for CRAYOLA, Zmask
UL TERVINZ	383	Control Control Institution One 161 Methods	nemory external to chip Removed for CRAYOLA Hiz
II. CLEAR CMAN	16.38	See performents the Color Mars, Construction	Removed for CRAYOLA Count
ID DRAW 12		Prove packet to write to 128 day VAP data port.	Removed fer Clayon
3D_DRAW_INDX_2	0x36	Same as 3D_DRAW_INDX, but without VAP_VTX_FMT	Modified: Draw_Initiator replaces Vf_Cntl.

# 6.1 TYPE-3 PACKET SUMMARY

ATI Ex. 2067 IPR2023-00922 Page 198 of 448

Packet Name	IT_OPCODE	Description	Status
MPEG_INDEX	0x3A	MPEG Packed Register Writes and Index Generation	Format Redefined for
			Crayola
REG_RMW	0x21	Register Read/Modify/Write	New for Crayola
DRAW INDX	0x22	Initiate Fetch of Index Buffer	New for Crayola
VIZ_QUERY	0x23	Begin/End Initiator for Viz Queury Extent Processing	New for Crayola
LOAD_EXECUTE	0x24	Load Custom ME Code and Execute	Experimental Use Only.
SET_STATE	0x25	Fetch State Sub-Blocks and Initiate Shader Code DMAs	New for Crayola
IM_LOAD	0x27	Load Sequencer Instruction Memory (Pointer-Based)	New for Crayola
IM_LOAD_IMMEDIATE	0x2B	Load Sequencer Instruction Memory (Code Embedded in Packet)	New for Crayola
SET_CONSTANT	0x2D	Load Constant into Chip and to Memory	New for Crayola
CONST_PREFETCH	0x49	Internal Packet Used Only by CP	New for Crayola
LOAD_CONSTANT_CONTEXT	0x2E	Load Constants from a Location in Memory	New for Crayola
INVALIDATE STATE	0x3B	Selective Invalidation of State Pointers	New for Crayola
WAIT REG MEM	0x3C	Wait Until a Register or Memory Location is a Specific Value.	New for Crayola
WAIT REG EQ	0x52	Wait Until a Register Location is equal to a Specific Value.	New for Crayola
WAIT REG GTE	0x53	Wait Until a Register Location is greater than or equal to a Specific Value.	New for Crayola
MEM_WRITE	0x3D	Write DWORD to Memory For Synchronization	New for Crayola
COND MEM WRITE	0x45	Conditional Write to Memory	New for Crayola
EVENT WRITE	0x46	Generate an Event that Creates a Write to Memory when Completed	New for Crayola
EVENT WRITE SHD	0x58	Generate a VSPS Done Event.	Supported
EVENT WRITE CFL	0x59	Generate a Cach Flush Done Event.	Supported
EVENT WRITE SER	0x5A	Generate a Screen Extent Report Event.	Supported
EVENT WRITE ZPD	0x5B	Generate a Z-Pass Done Event.	Supported
REG TO MEM	0x3E	Reads Register in Chip and Writes to Memory	New for Crayola
INDIRECT BUFFER	0x3F	Indirect Buffer Dispatch – Pre-fetch parser uses this packet type in	Supported
—		determining to pre-fetch the indirect buffer.	
INDIRECT BUFFER PFD	0x37	Indirect Buffer Dispatch – Same as Indirect Buffer, but init is pipelined.	Supported
CP INTERRUPT	0x40	Generate Interrupt from the Command Stream	New for Crayola
HOSTDATA BLT2	0xC1	Same as HOSTDATA BLT, but one BIG CHAR and CP Skips Data	New for Crayola
HOSTDATA BLT PNTR	0xC2	Same as HOSTDATA BLT, but embedded data is replaced with a pointer.	New for Crayola
IB PREAMBLE	0x43	Preamble Packet for IBs for Error Checking	New for Crayola
IB PREFETCH START	0x16	Internal Packet Used Only by CP	New for Crayola
IB PREFETCH END	0x17	Internal Packet Used Only by CP	New for Crayola
SUB-BLK PREFETCH	0x1F	Internal Packet Used Only by CP	New for Crayola
INSTR PREFETCH	0x20	Internal Packet Used Only by CP	New for Crayola
INSTR MATCH	0x47	Internal Packet Used Only by CP	New for Crayola
MICRO PREFETCH	0x44	Internal Packet Used Only by CP	Experimental Use Only.
INCR UPDATE STATE	0x55	Internal Packet Used Only by CP	New for Crayola
INCR UPDATE CONST	0x56	Internal Packet Used Only by CP	New for Crayola
INCR UPDATE INSTR	0x57	Internal Packet Used Only by CP	New for Crayola
ME INIT	0x48	Initialize CP's Micro Engine	New for Crayola
FIX2FLT REG	0x4D	Convert Fixed Integer Value to Float (0.0 to 255.0) and Write to Register	New for Crayola
GRADFILL	0xCA	Draw Gradient Filled Primitive	New for Crayola
ALPHABLEND	0xCB	Do Alpha Blending Blit	New for Crayola
AAFONT	0xCC	Draw an AA font string.	New for Crayola
2D ENDIAN MODE	0x4E	Update the 2D SRC and DST Endian Swapping Controls	New for Crayola
DRAW 2D COHER RECT	0xFF	Draw 2D Coherency Rectangle Maintained by CP (Debug Use Only)	New for Crayola
MEM WRITE CNTR	0x4F	Write CP PROG COUNTER value to memory	New for Crayola
SET BIN MASK	0x50	Sets the 64-bit BIN MASK register in the PFP	New for Crayola
SET BIN SELECT	0x51	Sets the 64-bit BIN SELECT register in the PFP	New for Crayola
SET_DIR_SPECT	0/10/1		1 town for Orayona

## 6.2 2D PACKETS -- LEGACY

The information body IT\_BODY of 2-D packets may have the following format:

Ordinal	Field Name
1	{SETTINGS}
2	{DATA_BLOCK}

## SETTINGS

This field consists of 2 sub-fields, GUI CONTROL and SETUP BODY.

Ordinal	Field Name
1	[ GUI_CONTROL ]
2	{SETUP_BODY}

## • SETTINGS.GUI\_CONTROL


This field will be used to setup the register DP\_GUI\_MASTER\_CNTL, and it also decides the content of SETTINGS.SETUP\_BODY.

The CP has 2D default registers. If the default is requested in the GUI\_CONTROL, the CP will use the values from these registers, otherwise the data must be supplied in the command packet. Note that values that override the defaults will not overwrite the default values. The default values are loaded into the CP via Type-0 packets and/or direct register writes by the Driver. They are stored in the same format as they are written.

Where the CP is writing constant data, the fields constant (ALU or Texture Fetch) do not have to be modified will have default values embedded in the CP microcode.

Refer to the CP's power-up initialization section of the CP unit spec for details the minimum 2D initialization.

The figure below illustrates the meaning of some of the fields related to 2D packets:





Bit(s)	Field Name	Description	Notes
0	SRC_PITCH_OFF	The bit controls the pitch and offset of the blitting source. 0:- Use the DEFAULT_PITCH_OFFSET from CP's 2D Defaults Memory, and no datum [SRC_PITCH_OFFSET] is supplied in SETUP_BODY. 1:- Use the datum [SRC_PITCH_OFFSET] supplied in SETUP_BODY to set up a new pitch offset.	CP writes the Pitch and Tile to DW#0 of the T0 constant. It also sets the "2D Texture" flag in T0 if it is not a Small_Text or HostData_Blt* packet. The CP writes the Offset[21:0] value to bits [31:12] of DW#1 of the T0 constant. The CP also calculates and writes the DATA_FORMAT field in DW#1 of the T0 constant.
1	DST_PITCH_OFF	The bit controls the pitch and offset of the blitting destination. 0:- Use the DEFAULT_PITCH_OFFSET from CP's 2D Defaults Memory, and no datum [DST_PITCH_OFFSET] is supplied in SETUP_BODY. 1:- Use the datum [DST_PITCH_OFFSET] supplied in SETUP_BODY. The pitch may mean the bitmap pitch and the offset may points the off-screen area of the video memory.	CP writes this value to the RB_2D_BASE_PITCH register in the RB. The CP does not change the format of the value that it writes to the RB.
2	SRC_CLIPPING	This bit controls the clipping parameters of the blitting source. 0:- Use the default clipping parameters from the CP_DEFAULT_SC_BOTTOM_RIGHT register and no relevant clipping data supplied in SETUP_BODY. 1:- Use datum [SRC_SC_BOTTOM_RIGHT] supplied in SETUP_BODY to set up the bottom and right edges of the clipping rectangle.	The CP stores the DEFAULT_SC_BOTTOM_RIGHT in the Micro Engine's Scratch Memory for use with source clipping (BitBLT, BITBLT_MULTI, and Trans_Blt packets).
3	DST_CLIPPING	This bit controls the clipping parameters of the blitting destination. 0:- Use the default clipping parameters from the CP_DEFAULT_SC_BOTTOM_RIGHT register and no relevant clipping data supplied in SETUP_BODY. Top/Left is set to (0,0). 1:- Use data [SC_TOP_LEFT] and [SC_BOTTOM_RIGHT] supplied in SETUP_BODY to set up a new clipping rectangle.	The CP writes (0,0) to the PA_SC_SCREEN_SCISSOR_TL register and the DEFAULT_SC_BOTTOM_RIGHT value to the PA_SC_SCREEN_SCISSOR_BR register in the PA.
7:4	BRUSH_TYPE	Types of brush used in drawing. The type code determines how to supply data to the sub-field BRUSH_PACKET in SETUP_BODY. See detailed definition of BRUSH_TYPE in the following.	The CP writes the DATA_FORMAT field of DW#1 of the T1 constant based on the Brush Type. The CP also writes the external memory base address of the brush data for the assigned Brush offset to the BASE_ADDRESS field in DW#1 of the T1 constant. The FG and BG colors that are associated with the brush are unpacked, converted to floating point, and are written to the Pixel ALU constants C0 and C1 respectively. <u>See the Brush Packet Content section later in this document.</u> The raster data associated with the brush is written to external memory at a pitch of 32 texels This means that the brush conversion function writes the first 8 values then skips the next 24 DWORDs to get to the next line. <u>See the Brush</u> Table later in this document for details. The CP also sets the following brush Booleans depending on the BRUSH_Type: B0, B1, B2, B5. <u>See the Brush Table later in this</u> <u>document for details.</u>
11:8	DST_TYPE	The pixel type of the destination. 01: - (reserved) 2:-8 bpp pseudocolor 3:-16 bpp aRGB 1555 4:-16 bpp RGB 565 5:-reserved 6:-32 bpp aRGB 8888 7:-8 bpp RGB 332 (Not Supported in CRAYOLANot since R128) 8:-Y8 greyscale 9:-RGB8 greyscale (8 bit intensity, duplicated for all 3 channels. Green channel is used on writes) 10:- (reserved) 11:-YUV 422 packed (VYUY)	CP writes this GUI Control DWORD to the RB_2D_FORMAT_ROP3 register in the Renderer Backend. This takes care of initializing the DST_TYPE and ROP3 code. The field is also used in determining the DATA_FORMAT field of that is written to the T0 constant.

		12 :- YUV 422 packed (YVYU)	
		13 :- (reserved) 14 :- aYUV 444 (8:8:8:8)	
		15 :- aRGB4444 (Intermediate format only. Not understood by the Display	
		Controller)	
		Note: Choices 7-15 are only supported by BitBlt, BitBlt_Multi,	
		Trans_BitBlt, HostData_Blt, HostData_Blt2, and HostData_Blt_Pntr.	
13:12	SRC_TYPE	The field indicates the pixel type of blitting source.	CP analyses the SRC_TYPE[2:0] and as
	(See bit 27 for 3 <sup>rd</sup> bit)	0:- The source data type is mono opaque, and the fore- and back-ground	a result sets the following Booleans:
		colors need to be redefined.	Set B3 (Src Mask) if SRC_TYPE=1
		1:- The source data type is mono transparent, and only the foreground color needs to be redefined.	(Mon Transparent) Set B6 (LUT) if SRC TYPE=5 or 6
		2:- Reserved.	Set B0 (LUT8) if SRC_TYPE=5
		3:- The source pixel type is the same as that given in field DST TYPE.	
		If bit 27 (SRC_TYPE) is one then the following sources are available:	
		4:- 4bpp source (Not Supported in CRAYOLA)	
		5:- 8bpp source (Boolean LUT in Shader Code)	
		6:- 32 bpp source (Boolean LUT in Shader Code)	
		7:- 64 bpp Obuffer blit (Not Supported in CRAYOLA) Note: In mode 3, all source formats are supported as the destination formats,	
		where they are supported as the source.	
14	BYTE_PIX_ORDER	The bit decides the order of bits (or pixels) in DWORD to be consumed.	The CP uses the BYTE_PIX_ORDER
		Only applicable to the monochrome mode.	field in determining the
		0 :- Bits to be consumed from the Most Significant Bit (MSB) to the Least	DATA_FORMAT field of the Texture
		Significant Bit (LSB).	T0 constant.
15	DEFAULT SEL	1 :- Bits to be consumed from LSB to MSB.       Selects which set of default values to use when processing the GMC.	1 => Use Default #2
15	DEFAULI_SEL	DEFAULT PITCH OFFSET vs DEFAULT2 PITCH OFFSET	$1 \rightarrow 0$ se Default #2
		DEFAULT SC BOTTOM RIGHT vs. DEFAULT2 SC BOTTOM RIGHT	
23:16	ROP3	This field tells the GUI engine how the raster operation to be carried out. The	See the DST_TYPE field defined above.
		code of this field follows the ROP3 code defined by Microsoft. See WIN31	
		DDK for reference.	
26:24	DP_SRC_SOURCE	The field indicates where the source data come from. 0.1 :- Reserved	DP_SRC_SOURCE = 4 only supported
		2 :- Loaded from the video memory (rectangular trajectory)	for color sources.
		3 :- Loaded through the HOSTDATA registers (linear trajectory)	CRAYOLA does not support
		4 :- Loaded through the HOSTDATA registers (linear trajectory & byte-	DP SRC SOURCE = $4$ for
		aligned)	Monochrome sources.
		Note that during 3D/Scale Operations (whenever	
		SCALE_3D_FCN@MISC_3D_STATE_REG is non-zero), this field is ignored and data is always loaded from the 3D/Scaler pipeline.	
27	SRC DATATYPE	Third bit of SRC TYPE	See bits 13:12
27	CLR FCN DIS	0 :- No change to CLRCMP FCN SRC and CLRCMP FCN DST fields.	If set the CP will write the
20		1 :- Clear CLRCMP_FCN_DST and CLRCMP_FCN_SRC to zero.	RB_CLRCMP_CONROL register to
			zero. This will clear the
			CLRCMP_FCN_SRC and
			CLRCMP_FCN_DST fields. The
			CLRCMP_FCN_SEL will also be cleared, but this is a "don't care" in this
			case.
29	Reserved	Reserved	Reserved
30	WR_MSK_DIS	0 :- No Change to the RB_PLANE_MASK and	If set, the CP will write the
		RB_CLRCMP_MSK_LO	RB_PLANE_MASK and
		1 :- Set RB_PLANE_MASK to 0xffffffff	RB_CLRCMP_MSK_LO registers in the
		RB_CLRCMP_MSK_LO according to pixel type.	Renderer Backend (RB).
31	BRUSH_FLAG	Note:         RB_CLRCMP_MSK_HI is zero'd in the 2D Indirect Buffer.           This field indicates whether there is a field BRUSH Y X field in the	If the BRUSH FLAG is set, the BRUSH
51		SETTINGS.SETUP BODY.	X and Y values are unpacked, converted
		0:- No such a field in SETTINGS.SETUP BODY.	to floating point (0.0 to 31.0), and
		1:- There is a field in SETTINGS.SETUP_BODY.	written to the Vertex ALU C0.xy
			constant:
			$Brush_X = C0.x$
			$Brush_Y = C0.y$ The Brush_Official is also initialized from
			The Brush_Offset is also initialized from bits 20:16 in the CP.
			Uns 20.10 III IIIC CF.

## • SETTINGS.SETUP\_BODY

This field may contain the following sub-fields. Their presence depends on the bits 0-7 of **SETTINGS**.GUI\_CONTROL.

Ordinal	Field Name	Description					
1	[SRC_PITCH_OFFSET]	Bit 31: Select between untiled(0) and tiled (1)					
		Bits 30:22 Pitch in (Pixels/32) {Up to 16,384 Pixels}					
		bits 21:0 Offset in units of 1KB, 0 to 4GB-1K					
		Note: In CRAYOLA, surfaces are 4KByte aligned so bits 1:0 of the offset need to be zero.					
2	[DST_PITCH_OFFSET]	Bit 31: Select between untiled(0) and tiled (1)					
		Bits 30:22 Pitch in (Pixels/32) {Up to 16,384 Pixels}					
		Bits 21:0 Offset in units of 1KB, 0 to 4GB-1K					
		Note: In CRAYOLA, surfaces are 4KByte aligned so bits 1:0 of the offset need to be zero.					
3	[SRC_SC_BOTTOM_RIGHT]	The parameters are used to setup the clipping area of the source.					
		The implied coordinate of the top-left corner of the clipping rectangle is the same as the source.					
		Both parameters have the range: -8,192 to +8,191.					
		[15:0] :- X-coordinate of the right edge of the clipping rectangle (in number of pixels).					
		[31:16] :- Y-coordinate of the bottom edge of the clipping rectangle (in number of scan lines).					
4	[SC_TOP_LEFT]	The parameters are used to setup the clipping area of destination.					
	[SC_BOT_RITE]	See the PA_SC_SCREEN_SCISSOR_TL and PA_SC_SCREEN_SCISSOR_BR definitions					
		in the PA register spec for the format of the SC_TOP_LEFT and SC_BOT_RITE values					
		respectively.					
5	[BRUSH_PACKET]	The content of this field is determined by field SETTINGS.GUI CONTROL.BRUSH TYPE.					
		See the following table for the possible content.					
6	[BRUSH_Y_X]	[2:0] :- X-coordinate for brush alignment (0.0 to 7.0).					
		[10:8] :- Y-coordinate for brush alignment (0.0 to 7.0).					
		[20:16] :- BRUSH_X Initial Value (0.0-31.0).					
		The CP uses the BRUSH_X Initial Value as a starting offset for the brush when processing the					
		first line segment of a POLY_LINE PM4 packet. The brush for lines is 32x1.					

## • SETTINGS.SETUP\_BODY.BRUSH\_PACKET

All Brush Types but 6 and 7 are not available for lines, and 6 and 7 are only usable for lines.

The CP sets Booleans based on the Brush Type. The Brush Booleans are defined as follows:

- $\rm B0-Solid$ Brush
- B1 Mono Brush
- B2 Brush Mask
- B5 Brush Present

For Monochrome, the brush data is converted to 32bpp and written to external memory. Note that the pitch of the brush data is set to 32, so after the 8 DWORDs are written, the CP skips 24 DWORDs to the next brush line in external memory.

BRUSH_TYPE	Description of the brush	Boolean Settings	BMP Conversion & Source Type	Packet size	Packet content
0	A 8 x 8 mono pattern with the foreground and background colors specified in the packet. Here the matrix is represented in the format <i>column-by-row</i> .	B0 = 0 B1 = 1 B2 = 0 B5 = 1	CP converts to 32bpp for a total of 64 DWORDs. Conversion is MSB to LSB within each byte, where the MSB of the byte is the left- most pixel. DATA_FORMAT = 6 in the DW #1 of the T1 Const.	4 DWORDs	[BKGRD_COLOR] [FRGRD_COLOR] [MONO_BMP_1] [MONO_BMP_2]
1	A 8 x 8 mono pattern with the foreground color specified in the packet and the background color the same as that of the area to be painted. Background left alone.	B0 = 0 B1 = 1 B2 = 1 B5 = 1	CP converts to 32bpp for a total of 64 DWORDs. Same conversion as Brush_Type 0. DATA_FORMAT = 6 in the DW #1 of the T1 Const.	3 DWORDs	[FRGRD_COLOR] [MONO_BMP_1] [MONO_BMP_2]
2	Reserved	N/A	N/A	N/A	Not Applicable
3	Reserved	N/A	N/A	N/A	Not Applicable
4	Reserved	N/A	N/A	N/A	Not Applicable
5	Reserved	N/A	N/A	N/A	Not Applicable
6	A 32 x 1 mono pattern with the foreground and background colors specified in the packet. This pattern corresponds to the PEN of Win95 DDK and is only usable for lines.	B0 = 0 B1 = 1 B2 = 0 B5 = 1	CP converts to 32 bpp. Same conversion as Brush_Type 0. The CP writes the converted brush <i>wice</i> for a total of 64 DWORDs, where the second 32 DWORDs are identical to the first 32 DWORDs. DATA_FORMAT = 6 in the DW #1 of the T1 Const.	3 DWORDs	[BKGRD_COLOR] [FRGRD_COLOR] [MONO_BMP_1]
7	A 32x1 mono pattern with the foreground color specified in the packet and the background color the same as that of the area to be painted. This is PEN as well. And is only usable for lines.	B0 = 0 B1 = 1 B2 = 1 B5 = 1	CP converts to 32 bpp. Same conversion as Brush_Type 0. The CP writes the converted brush <i>twice</i> for a total of 64 DWORDs, where the second 32 DWORDs are identical to the first 32 DWORDs. DATA_FORMAT = 6 in the DW #1 of the T1 Const.	2 DWORDs	[FRGRD_COLOR] [MONO_BMP_1]
8	Reserved	N/A	N/A	N/A	Not Applicable
9	Reserved	N/A	N/A	N/A	Not Applicable
10	A 8x8 color pattern. The pixel type = DST_TYPE	B0 = 0 B1 = 0 B2 = 0 B5 = 1	CP just writes 16*N DWORDs of brush to external memory. DATA_FORMAT in the DW #1 of the T1 Const equals the DST_TYPE.	16* N DWORDs, where N stands for the number of bytes per pixel with exception that a 24- BPP pixel is still represented by 4 bytes.	[COLOR_BMP_1] [COLOR_BMP_2]  [COLOR_BMP_16*N]
11	Reserved	N/A	N/A	N/A	Not Applicable
12	Reserved	N/A	N/A	N/A	Not Applicable
13	Use the color specified in the packet as the	B0 = 1	No Brush Written to Memory.	1	[FRGRD COLOR]

ATI Ex. 2067 IPR2023-00922 Page 204 of 448

BRUSH_TYPE	Description of the brush	Boolean Settings	BMP Conversion & Source Type	Packet size	Packet content
	solid (plain) color for the brush (i.e. a color brush without a pattern).	B1 = 0 B2 = 0 B5 = 0	DATA_FORMAT = 6 in the DW #1 of the T1 Const.	DWORD	
14	Use the color specified in the packet as the solid (plain) color for the brush (i.e. a color brush without a pattern). Used for Lines.	B0 = 1 B1 = 0 B2 = 0 B5 = 0	No Brush Written to Memory. DATA_FORMAT = 6 in the DW #1 of the T1 Const.	1 DWORD	[FRGRD_COLOR]
15	No brush used.	B0 = 0B1 = 0B2 = 0B5 = 0	N/A	0	N/A

## **Brush Packet Content**

Field Name	Description
[BKGRD_COLOR]	The background color of the text in the DST_TYPE format.
	Formats 2 (8bpp), 3 (16bpp aRGB1555), 4 (16bpp RGB565), and 6 (32bpp aRGB8888) are supported.
	If the DST_TYPE is not 2, 3, 4, 6, then aRGB8888 is assumed.
	The CP converts each of these integer terms to floating point (0.0 to 255.0).
	For the 8bpp format, the CP replicates the same value for the Red, Green, and Blue channels and sets Alpha to 255.
	For the 16bpp RGB565 format, the Alpha term is set to zero.
	Bits [7:0] :- Intensity of Blue – Written to Pixel ALU C1: Logical #0, DW#6
	Bits [15:8] :- Intensity of Green – Written to Pixel ALU C1: Logical #0, DW#5
	Bits [23:16] :- Intensity of Red – Written to Pixel ALU C1: Logical #0, DW#4
	Bits [31:24] :- Reserved – Written to Pixel ALU C1: Logical #0, DW#7 (ALPHA Term)
	Upper bits of "Reserved" field assumed to be zero for float conversion.
[FGGRD_COLOR]	The foreground color of the text in the DST_TYPE format.
	Formats 2 (8bpp), 3 (16bpp aRGB1555), 4 (16bpp RGB565), and 6 (32bpp aRGB8888) are supported.
	If the DST_TYPE is not 2, 3, 4, 6, then aRGB8888 is assumed.
	The CP converts each of these integer terms to floating point (0.0 to 255.0).
	For the 8bpp format, the CP replicates the same value for the Red, Green, and Blue channels and sets Alpha to 255.
	For the 16bpp RGB565 format, the Alpha term is set to zero.
	The foreground color of the text in the DST_TYPE format.
	Bits [7:0] :- Intensity of Blue – Written to Pixel ALU C0: Logical #0, DW#2
	Bits [15:8] :- Intensity of Green – Written to Pixel ALU C0: Logical #0, DW#1
	Bits [23:16] :- Intensity of Red – Written to Pixel ALU C0: Logical #0, DW#0
	Bits [31:24] :- Reserved – Written to Pixel ALU C0: Logical #0, DW#3 (ALPHA Term)
	Upper bits of "Reserved" field assumed to be zero for float conversion.
[MONO_BMP_x]	Raster data of monochrome pixels. One bit represents one pixel. If the number of pixels for the field is less than 32, the
	pixels take the lower bits. The remaining bits should be filled with 0's.
[COLOR_BMP_x]	Raster data of color pixels. The representation depends on the pixel type.

## DATA\_BLOCK

The composition of this field depends on the operation code IT\_OPCODE given in the header. Section B.2 gives details of DATA\_BLOCK with respect to IT\_OPCODE. In the following, the field SETTINGS may appear in the definition of a packet, but will not be described further.

## 6.2.1 PAINT (Updated: 07-10-2002)

## Functionality

Paint a number of rectangles with a color brush.

Set geometry base address to the first DWORD of data block, and select the paint vertex shader.

The paint vertex shader fetches two pairs of 16-bits for every vertex output, and outputs a rectangle point sprite with the fetched coordinates.

## **Pseudocode:**

- 1. Send single DRAW\_INITIATOR to the *VGT\_DRAW\_INITIATOR* register representing all of the paint rectangles in the packet. The primitive is set as a 2D\_FILL\_RECT\_LIST and the NUM\_INDICES is computed as follows:
  - a. NUM INDICES =  $((COUNT + 1) \div 2) * 3$

Where COUNT is the N-1 count of DWORDs after the SETTINGS field is processed.

- For every paint rectangle, the Micro Engine (ME) computes and outputs the Upper Left, Upper Right, and Lower Left compound indices to the VGT. See the "Specification of the CP's 2D Implementation in CRAYOLA" document for details.
  - a. DST X = LEFT
  - b.  $DST_Y = TOP$
  - c. WIDTH = RIGHT LEFT
  - d. HEIGHT = BOTTOM TOP

Format:

Ordinal	Field Name
1	[HEADER]
2	{SETTINGS}
3	{DATA_BLOCK}

Ordin al	Field Name	Description
1	[TOP_1   LEFT_1]	The coordinates of the top-left corner of the 1st rectangle to be painted. LEFT_1: [15:0]:- x-coordinate, ranging from -8192 to 8191. Bits 14 and 15 should be copies of bit 13. TOP_1: [31:16]:- y-coordinate, ranging from -8192 to 8191. Bits 30 and 31 should be copies of bit 29.
2	[BOTTOM_1 RIGHT_1]	The coordinates of the bottom-right corner of the 1st rectangle to be painted. RIGHT_1: [15:0]:- x-coordinate, ranging from -8192 to 8191. Bits 14 and 15 should be copies of bit 13. BOTTOM_1: [31:16]:- y-coordinate, ranging from -8192 to 8191. Bits 30 and 31 should be copies of bit 29.
2n-1	[TOP_n LEFT_n]	The coordinates of the top-left corner of the n-th rectangle to be painted.
2n	[BOTTOM_n RIGHT_n]	The coordinates of the bottom-right corner of the n-th rectangle to be painted.

## 6.2.2 SMALL\_TEXT (Updated: 09-18-2002)

### Functionality

Print a string of characters on the screen in the format of the bit-packed Small Glyph.

All characters in the SMALL\_TEXT packet are processed within the same context. Because the amount of raster data per character is cannot be determined by the HEADER of the packet, a DRAW\_INITIATOR is issued for each of the character.

Note that the Driver will never supply a brush for a Small\_Text packet.

#### **Microcode:**

- 1. Unpack and Convert the FRGD\_COLOR to floating point and write the values to the ALU C0 constant.
- 2. Set B9 (Embedded Source) Boolean.
- 3. If ROP[7:4] == ROP[3:0], then set B4 and C2.x (Source Fetch Booleans).
- Write the BASE\_ADDRESS field in the DW#1 of the Texture T0 with the base address of the small text data in external memory for the assigned context.
- 5. Write the 2D Booleans to the assigned context.
- 6. For every Small Text Character:
  - a. Calculate and send the UL, UR, LL compound indices to the VGT. See the "Specification of the CP's 2D Implementation in CRAYOLA" document for details.
  - b. Send an EVENT\_INITIATOR with ID = SC\_WAIT\_WC to the Scan Converter to tell it to wait for the write confirmation before processing the subsequent draw initiator.
  - c. Write the raster data to external memory. The last DWORD is written with a write confirmation.
  - d. Send single DRAW\_INITIATOR to the VGT\_DRAW\_INITIATOR register. The primitive is set as a 2D\_COPY\_RECT\_LIST\_SRC\_V0. The NOT\_EOP flag in the VGT\_DRAW\_INITIATOR is set for every initiator but the last.
  - e. Calculate DST\_X, DST\_Y, and SRC\_OFFSET for the next character's Uper-Left Corner.
    - i. DST\_X<sub>n+1</sub> = DST\_X<sub>n</sub> +  $\Delta$ X<sub>n+1</sub> (Accumulated per Character)
    - ii. DST\_Y<sub>n+1</sub> = BAS\_Y  $\Delta Y_{n+1}$  (No Accumulation)
    - iii. SRC\_OFFSET  $_{n+1}$  = SRC\_OFFSET  $_n$  + (RASTER\_COUNT  $_n$  \* 32) (Raster Count Accumulates per Character)

#### Format

Ordinal	Field Name
1	[HEADER]
2	{SETTINGS}
3	{DATA_BLOCK}

Ordinal	Field Name	Description
1	[FRGD_COLOR]	The foreground color of the text in the RGBQUAD format.
		BLUE: [7:0] :- Intensity of the blue component.
		GREEN: [15:8] :- Intensity of the green component.
		RED: [23:16] :- Intensity of the red component.
		Bits [31:24] :- Reserved.
2	[BAS_Y   BAS_X]	The base coordinates of the text rectangle in the screen coordinate system. See the following
		illustration for details.
		BAS_X: [15:0] :- X-coordinate8,192 to +8,191, Sign Extended to 16 bits.
		BAS_Y: [31:16] :- Y-coordinate8,192 to +8,191, Sign Extended to 16 bits.
3	{SMALLCHAR_1}	The 1st character of the text.
n+2	{ SMALLCHAR _n}	The n-th character of the text, i.e. the last character.


## • DATA\_BLOCK.SMALLCHAR\_x

Ordinal	Field Name	Description
1	[Η   W  ΔY   ΔX]	<ul> <li>The geometry of the bitmap and the deviation of its top-left corner from the base coordinates.</li> <li>ΔX: [7:0] :- Deviation from the BAS_X-coordinate of the preceding glyph.</li> <li>ΔY: [15:8] :- Deviation from the BAS_Y-coordinate to the Upper Left Corner.</li> <li>W: [23:16] :- Width of the character bitmap (Can be Zero for Space Characters).</li> <li>H: [31:24] :- Height of the character bitmap (Can be Zero for Space Characters).</li> <li>ΔX and ΔY have the range: -128 to 127, where the 8<sup>th</sup> bit is the sign.</li> </ul>
2	[RASTER_1]	The 1st DWORD of the mono bitmap data.
m+1	[RASTER_m]	The m-th DWORD of the mono bitmap data.

## Parameters H, W, $\Delta Y$ and $\Delta X$

The relationship between the parameters and the reference coordinates BAS\_X and BAS\_Y is shown in the following figure. In the figure, the starting position of text is at (*BAS\_X, BAS\_Y*). The actual sizes of characters 'b', 'o' and 'y' respectively are  $4 \times 8$ ,  $4 \times 5$ , and  $6 \times 9$ . Therefore, the related parameters are:

$$H_1 = 8, W_1 = 4, \Delta x_1 = 0, \text{ and } \Delta y_1 = +8$$
  
 $H_2 = 5, W_2 = 4, \Delta x_2 = 6, \text{ and } \Delta y_1 = +5$   
 $H_3 = 9, W_3 = 6, \Delta x_3 = 5, \text{ and } \Delta y_1 = +5$ 



RASTER\_m ٠

Raster\_m represents the data block of a mono bitmap. The bitmap represents the raster image of a character

The raster data is mapped as follows:

# R400 Small Text Character Packing

0

1

1


1


1


1

1

Updated: 3/1/2002 John A. Carey







DW0: 1100 0110 1111 1111 0110 0011 0111 0100 DW0: C6 FF 63 74

DW1: 0000 0000 0000 0000 0000 0000 0011 0001 DW1: 00 00 00 31

RASTER\_COUNT<sub>0</sub> = int [((H \* W) + 31) / 32] = ((8 \* 5) + 31) / 32 = 2  $SRC_X_0 = 0$ 

 $SRC_X_1 = 64 \{RASTER_COUNT_0 * 32\}$ 

## 6.2.3 BITBLT (Updated: 04-14-2003)

## Functionality

Copy a source rectangle to a destination rectangle of the screen. It is assumed that the geometry of the destination is identical to its source.

## **Settings Restrictions:**

A BitBlt with a mono opaque source, SRC\_TYPE=0, or a mono transparent source, SRC\_TYPE=1, and a ROP code set to source copy, 0xCC, is not supported.

## **Pseudocode:**

See microcode description for BITBLT\_MULTI. The BITBLT opcode jumps to the same microinstructions as BITBLT\_MULTI.

### Format

Ordinal	Field Name
1	[HEADER]
2	{SETTINGS}
3	{DATA_BLOCK}

Ordinal	Field Name	Description
1	[SRC_X1   SRC_Y1]	The coordinates of the top-left corner of the 1st source bitmap.
		SRC_Y1: [15:0]:- y-coordinate, ranging from -8192 to 8191. Bits 14 and 15
		should be copies of bit 13.
		SRC_X1: [31:16]:- x-coordinate, ranging from -8192 to 8191. Bits 30 and
		31 should be copies of bit 29.
2	[DST_X1   DST_Y1]	The coordinates of the top-left corner of the 1st destination.
		The definition of bits is the same as SRC_X1 and SRC_Y1.
3	[SRC_W1 SRC_H1]	The width and height of the 1st source bitmap, expressed in unsigned
		integers.
		SRC_H1: [13:0]:- Height.
		SRC_W1: [29:16]:- Width.

## 6.2.4 HOSTDATA\_BLT (Updated: 04-14-2003)

#### Functionality

Copy a number of bit-packed bitmaps to the Video Memory. It can be used to print a string of large characters on the screen or load texture maps.

All BIGCHARs in the HOSTDATA\_BLT packet are processed in the same context.

## **Settings Restrictions:**

If the ROP is set to source copy, 0xCC, then the "settings" portion of this packet should not include a brush.

#### **Microcode:**

- 1. Unpack and Convert the FRGD\_COLOR to floating point values and write them to the ALU Constant CO.
- 2. Unpack and Convert the BKGD\_COLOR to floating point values and write them to the ALU Constant C1.
- 3. Set the B9 (Embedded Source) Boolean.
- 4. If ROP[7:4] == ROP[3:0], then set B4 and C2.x (Source Fetch Booleans).
- 5. Write the BASE\_ADDRESS field of the Texture T0 Constant with the base address of the raster data in external memory where the BIGCHAR data will be written for the assigned context. Bits [31:19] is the base address and bits [18:16] is the current context.
- 6. For Every Big Character:
  - a. Send an EVENT\_INITIATOR with ID = SC\_WAIT\_WC to the Scan Converter to tell it to wait for the write confirmation before processing the subsequent draw initiator.
  - b. Write the raster data to external memory. The last DWORD is written with a write confirmation. The next big character in the packet is written to the next consecutive address.
  - c. Write the DRAW\_INITIATOR to the VGT\_DRAW\_INITIATOR register. The PRIM\_TYPE is set to 2D\_COPY\_RECT\_LIST\_V0. The NOT\_EOP flag in the VGT\_DRAW\_INITIATOR is set for every initiator but the last. Note also that the raster order is arbitrary, as the source data will not overlap the destination for this primitive.
  - d. Calculate the UL, UR, LL compound indices and send them to the VGT. See the "Specification of the CP's 2D Implementation in CRAYOLA" document for details.

#### Format

Ordinal	Field Name	
1	[HEADER]	
2	{SETTINGS}	
3	{DATA_BLOCK}	

Ordinal	Field Name	Description
1	[FRGD_COLOR]	Foreground color in the RGBQUAD format. For mono-to color expansion only. The field is ineffective if field SRC_TYPE at SETTINGS.GUI_CONTROL is set to a
		type other than mono opaque or mono transparent (0 or 1).
2	[BKGD_COLOR]	Background color in the RGBQUAD format. For mono-to color expansion only. The field is ineffective if field SRC_TYPE at SETTINGS.GUI_CONTROL is set to a type other than mono opaque or mono transparent (0 or 1).
3	{BIGCHAR_1}	Data block of the 1st character.
m+2	{BIGCHAR _m}	Data block of the m-th character.

## • DATA\_BLOCK.BIGCHAR\_x

Ordinal	Field Name	Description
1	[BaseY   BaseX]	The coordinate of the top-left corner of the character's bitmap.
		BaseX: [15:0] :- X-coordinate8,192 to +8,191, Sign Extended to 16 bits.
		BaseY: [31:16] :- Y-coordinate8,192 to +8,191, Sign Extended to 16 bits.
2	[HEIGHT   WIDTH]	The geometry of the bitmap.
		WIDTH: [13:0] :- Width of the bitmap.
		HEIGHT: [29:16] :- Height of the bitmap.
3	[NUMBER[13:0]]	The number of DWORDs in the bitmap. It should be <i>m</i> in this case.
		The HostData_Blt packet is limited to 16384 DWORDs by the COUNT field in the packet header.
		The maximum RASTER DWORDs for a HostData_Blt packet with a single BIGCHAR is 0x3F97.
		A value of zero is acceptable, but this is assumed to be the end of the packet.
4	[RASTER_1]	The 1st DWORD of the mono bitmap data.
m+3	[RASTER_m]	The m-th DWORD of the mono bitmap data.

## 6.2.5 POLYLINE (Updated: 09-10-2002)

### Functionality

Draw a polyline specified by a set of coordinates  $(x_0, y_0)$ ,  $(x_1, y_1)$ , ...,  $(x_n, y_n)$ , where coordinate  $(x_0, y_0)$  is the beginning of the polyline, and coordinate  $(x_n, y_n)$  is the end.

## Pseudocode:

- 1. The CP calculates the number of draw packets that will be generated for the POLYLINE packet. A maximum of 127 line segments (128 Indices) per draw packet is allowed so as not to overflow the brush offset calculation. The number of draw packets is computed as follows:
  - a. Number Draw Packets =  $COUNT \div 128$
- Set the Line (B12) Boolean. This applies to all draw packets that are submitted. Note that the CP does not change the state context between draw packets within a POLYLINE packet.
- 3. Write the 2D Booleans to the assigned context.
- 4. For each draw packet:
  - a. Compose the DRAW\_INITIATOR and write it to the *VGT\_DRAW\_INITIATOR* register with the primitive type set to 2D LINE STRIP.
  - b. If not the last draw packet, the NUM\_INDICES field in the DRAW\_INITIATOR is set to 129 (0x81). Note that the N-1<sup>st</sup> indice is repeated at the subsequent draw packet. The first draw packet will have the 0<sup>th</sup> indice written twice.
  - c. For the last draw packet, the NUM\_INDICES field in the DRAW\_INITIATOR is set to COUNT+2. This includes either the 0<sup>th</sup> indice replicated twice or the N-1<sup>st</sup> indice from the previous draw initiator from this packet.
  - d. Calculate and send the VGT the Line's compound indices. See the "Specification of the CP's 2D Implementation in CRAYOLA" document for further details.
    - i. DST X:
      - 1. First line segment of  $2^{nd}$  and Subsequent Draw Packets within POLYLINE packet: a. DST  $X_n = DST X_{n-1}$
      - 2. Otherwise:
        - a. DSX  $X_n = X_n$
    - ii. DST\_Y:
      - 1. First line segment of 2<sup>nd</sup> and Subsequent Draw Packets within POLYLINE packet:
        - a.  $DST_Y_n = DST_Y_{n-1}$
      - 2. Otherwise:
      - a.  $DSX_Y_n = Y_n$
    - iii. BRUSH\_OFFSET = Accumulated offset into the line brush pattern.
      - 1. First line segment of first draw packet generated:
        - a. BRUSH\_OFFSET = Bits 20:16 in the BRUSH\_Y\_X of the GMC.
      - 2. First line segment of 2<sup>nd</sup> and Subsequent Draw Packets generated:
        - a.  $BRUSH_OFFSET_n = BRUSH_OFFSET_{n-1}$
      - 3. Second line segment of  $2^{nd}$  and Subsequent Draw Packets generated:
        - a. BRUSH\_OFFSET<sub>n</sub> = BRUSH\_OFFSET<sub>n-1</sub> &  $0x3F + MAX(|\Delta X|, |\Delta Y|)$ Otherwise:
      - 4. Otherwise:
      - a. BRUSH\_OFFSET<sub>n</sub> = BRUSH\_OFFSET<sub>n-1</sub> + MAX( $|\Delta X|$ ,  $|\Delta Y|$ )
  - e. Update DWORD Count: COUNT ← COUNT 128

Note that the VGT generates the "Line Strips" for the POLYLINE packet. The CP just sends a single "compound index" per line coordinate.

ATI Ex. 2067 IPR2023-00922 Page 213 of 448

## Write Format

Ordinal	Field Name
1	[HEADER]
2	{SETTINGS}
3	{DATA_BLOCK}

Ordinal	Field Name	Description
1	[Y0   X0]	The starting coordinate of the polyline.
		X0: [15:0] :- X-component of the coordinate8,192 to +8,191, Sign Extended to 16 bits.
		Y0: [31:16]:- Y-component8,192 to +8,191, Sign Extended to 16 bits.
2	[Y1   X1]	The 2nd coordinate of the polyline. Definition of bits is the same as above.
n+1	[Yn   Xn]	The ending coordinate of the polyline. Definition of bits is the same as above.

## 6.2.6 POLYSCANLINES (Updated: 01-29-2003)

### Functionality

Draw a number of scanlines. The number can be one.

All scanlines in the POLYSCANLINES packet are processed within the same context. Because the NUM\_LINEs per SCAN\_n cannot be determined by the HEADER of the packet, a DRAW\_INITIATOR is issued for each of the SCAN\_n subsections.

It is assumed that  $End_n \ge Start_n$  in the microcode that processes this packet.

## **Pseudocode:**

- 1. For Every SCAN\_n:
  - a. Send single DRAW\_INITIATOR to the *VGT\_DRAW\_INITIATOR* register representing all of the scanlines in the SCAN\_N sub-packet. The primitive is set as a 2D\_FILL\_RECT\_LIST and the NUM\_INDICES is computed as follows:

## NUM INDICES = NUM LINE \* 3

- b. For each scan line within the SCAN\_n:
  - 1. Calculate the UL, UR, LL compound indices and send these to the VGT. See the "Specification of the CP's 2D Implementation in CRAYOLA" document for details.
    - 1. HEIGHT is applied globally to each of the scanline primitives.
    - 2. WIDTH =  $End_n Start_n$ .

## Format

Ordinal	Field Name
1	[HEADER ]
2	{SETTINGS}
3	{DATA_BLOCK}

#### DATA\_BLOCK

Ordinal	Field Name	Description
1	[SCAN_COUNT]	The number of scan subpackets identified by SCAN_x, where x denotes the ordinal number of a SCAN subpacket.
		A number of zero is acceptable, but no scanlines should follow.
2	{ SCAN_1 }	The 1st scanline/polyscanline.
n+1	{ SCAN_n }	The n-th scanline/polyscanline.

## DATA\_BLOCK.SCAN\_x

Ordinal	Field Name	Description
1	[NUM_LINE[13:0]]	The number of line segments in a polyscanline. Minimum is 0x0001, Maximum is 0x3fff.
2	[HEIGHT   TOP ]	TOP: [15:0] :- Y-coordinate of the polyscanline8,192 to +8,191, Sign Extended to 16 bits. HEIGHT: [29:16] :- The thickness of the line measured in pixels. 0 to 16,383 Pixels
3	[END_1   START_1]	START_1: [15:0] :- The starting x-coordinate of the 1st line segment. -8,192 to +8,191, Sign Extended to 16 bits. END_1: [31:16]:- The ending x-coordinate of the 1st line segment. -8,192 to +8,191, Sign Extended to 16 bits.
n+2	[END_n  START_n]	START_n: [15:0] :- The starting x-coordinate of the n-th line segment. END_n: [31:16]:- The ending x-coordinate of the n-th line segment.

## 6.2.7 NEXTCHAR (Updated: 01-20-2003)

## Functionality

Print a character at a given screen location using the default foreground and background colors.

Note: The NextChar packet relies on the Driver issuing one of the HostData\_Blt packet variants immediately before hand to set-up the necessary 2D state. This is required because the NextChar packet does not execute the GMC microcode (i.e. the MSB of its opcode is not set).

## **Pseudocode:**

- 1. Set the B4 (Source Fetch) and B9 (Embedded Source) Booleans. Write the 2D Booleans to the assigned context.
- 2. Write the BASE\_ADDRESS field in the Texture T0 Constant (Source Texture Info) with the base address of the raster data in external memory where the BITMAP data will be written for the assigned context. Bits [31:19] is the base address and bits [18:16] is the current context.
- 3. Send an EVENT\_INITIATOR with ID = SC\_WAIT\_WC to the Scan Converter to tell it to wait for the write confirmation before processing the subsequent draw initiator.
- 4. Write the raster data to external memory. The last DWORD is written with a write confirmation.
- 5. Write the DRAW\_INITIATOR to the *VGT\_DRAW\_INITIATOR* register. The PRIM\_TYPE is set to 2D\_COPY\_RECT\_LIST\_V0. Note that the raster order is arbitrary, as the source data will not overlap the destination for this primitive.
- 6. Calculate the UL, UR, LL compound indices and send them to the VGT. See the "Specification of the CP's 2D Implementation in CRAYOLA" document for details.

#### Format

Ordinal	Field Name
1	[HEADER]
2	{DATA_BLOCK}

Ordinal	Field Name	Description
1	[DST_Y   DST_X]	The coordinates of the top-left corner of the destination bitmap.
		DST_X: [15:0]:- x-coordinate, ranging from -8192 to 8191. Bits 14 and 15
		should be copies of bit 13.
		DST_Y: [31:16]:- y-coordinate, ranging from -8192 to 8191. Bits 30 and 31
		should be copies of bit 29.
2	[DST_H   DST_W]	The width and height of the destination bitmap, expressed in unsigned
		integers.
		DST_W: [13:0]:- Width.
		DST_H [29:16]:- Height.
3	[BITMAP_DATA_1]	The 1st DWORD of the bitmap data.
N+2	[BITMAP_DATA_n]	The n-th DWORD of the bitmap data.

# 6.2.8 PLY\_NEXTSCAN (Updated: 01-20-2003)

### Functionality

Draw a number of scanlines or polyscanlines using the current settings.

Note: The Ply\_NextScan packet relies on the Driver issuing a PolyScanLines packet immediately before hand to set-up the necessary 2D state. This is required because the Ply\_NextScan packet does not execute the GMC microcode (i.e. the MSB of its opcode is not set).

### Microcode Pseudopodia:

- 1. Send single DRAW\_INITIATOR to the VGT\_DRAW\_INITIATOR register representing all of the scanlines in the packet.
  - a. NUM\_INDICES = COUNT \* 3

Where COUNT is the N-1 count of the number of DWORDs in the HEADER (Assumes no SETTINGS).

- 2. For every scan line:
  - a. Calculate the UL, UR, LL compound indices and send these to the VGT. See the "Specification of the CP's 2D Implementation in CRAYOLA" document for details.
    - 1. HEIGHT is applied globally to each of the scanline primitives.
    - 2. WIDTH =  $End_n Start_n$ .

Ordinal	Field Name	Description
1	[HEADER]	The packet header
2	[HEIGHT   TOP ]	TOP: [15:0] :- Y-coordinate of the scanline/polyscanline.
		-8,192 to +8,191, Sign Extended to 16 bits.
		HEIGHT: [29:16] :- The thickness of the line measured in pixels.
		0 to 16,383 Pixels
3	[END_1   START_1]	START_1: [15:0] :- The starting x-coordinate of the 1st dash.
		-8,192 to +8,191, Sign Extended to 16 bits.
		END_1: [31:16]:- The ending x-coordinate of the 1st dash.
		-8,192 to +8,191, Sign Extended to 16 bits.
n+2	[END_n  START_n]	START_n: [15:0] :- The starting x-coordinate of the 1st dash.
		END_n: [31:16]:- The ending x-coordinate of the 1st dash.

# 6.2.9 SET\_SCISSORS (Updated: 10-17-2002)

### Functionality

Set the scissors to the given parameters.

The PA performs the operations for scissoring.

This packet is considered a "2D State" packet. A new context is assigned only if this is the first state update packet processed after a prior 2D/3D "draw" packet.

# Pseudocode:

- 1. Write the [TOP\_LEFT] value to the *PA\_SC\_SCREEN\_SCISSOR\_TL* register for the assigned context.
- 2. Write the [BOTTOM\_RIGHT] value to the PA\_SC\_SCREEN\_SCISSOR\_BR register for the assigned context.

Ordinal	Field Name	Description
1	[HEADER]	The packet header
2	[TOP_LEFT]	See the PA register spec for the format of the PA_SC_SCREEN_SCISSOR_TL register.
3	[BOTTOM_RIGHT]	See the PA register spec for the format of the PA_SC_SCREEN_SCISSOR_BR register

# 6.2.10 PAINT\_MULTI (Updated: 07-10-2002)

### Functionality

Paint a number of rectangles on the screen with one color. The color used is specified in field SETTINGS while the location and geometry of the rectangles are specified in field DATA\_BLOCK.

The number of rectangles can be computed from the HEADER of the packet, so all of the paint rectangles are sent to the VGT with a single DRAW\_INITIATOR using the same context.

### **Pseudocode:**

1. Send single DRAW\_INITIATOR to the *VGT\_DRAW\_INITIATOR* register representing all of the paint rectangles in the packet. The primitive is set as a 2D\_FILL\_RECT\_LIST. The number of indices in the DRAW\_INITIATOR is computed as follows:

NUM\_INDICES =  $((COUNT + 1) \div 2) * 3$ 

Where COUNT is the N-1 DWORD count after the SETTINGS section is processed.

2. For every paint rectangle, the Micro Engine (ME) computes and outputs the Upper Left, Upper Right, and Lower Left compound indices to the VGT. See the "Specification of the CP's 2D Implementation in CRAYOLA" document for details.

#### Format

Ordinal	Field Name
1	[HEADER]
2	{SETTINGS}
3	{DATA_BLOCK}

Ordinal	Field Name	Description
1	[DST_X1   DST_Y1]	The coordinates of the top-left corner of the 1st rectangle.
		DST_Y1: [15:0]:- y-coordinate, ranging from -8192 to 8191. Bits 14 and 15
		should be copies of bit 13.
		DST_X1: [31:16]:- x-coordinate, ranging from -8192 to 8191. Bits 30 and
		31 should be copies of bit 29.
2	[DST_W1]	The width and height of the 1st rectangle, expressed in unsigned integers.
	DST_H1]	DST_H1: [13:0]:- Height.
		DST_W1: [29:16]:- Width.
2n-1	[DST_Xn   DST_Yn]	The coordinates of the top-left corner of the n-th rectangle.
		DST_Yn: [15:0]:- y-coordinate, ranging from -8192 to 8191. Bits 14 and 15
		should be copies of bit 13.
		DST_Xn: [31:16]:- x-coordinate, ranging from -8192 to 8191. Bits 30 and
		31 should be copies of bit 29.
2n	[DST_Wn   DST_Hn]	The width and height of the n-th rectangle, expressed in unsigned integers.
		DST_Hn: [13:0]:- Height.
		DST_Wn: [29:16]:- Width.

# 6.2.11 BITBLT\_MULTI (Updated: 04-14-2003)

### Functionality

Copy a number of source rectangles to destination rectangles of the screen respectively. It is assumed that the geometry of the destination is identical to its source.

Each of the BLIT primitives can have a different rasterization order – because of the source-to-destination relationship. Therefore each of the blit primitives are sent with

#### **Settings Restrictions:**

A BitBlt\_Multi with a mono opaque source, SRC\_TYPE=0, or a mono transparent source, SRC\_TYPE=1, and a ROP code set to source copy, 0xCC, is not supported.

### Microcode Pseudopodia:

1. If ROP[7:4] == ROP[3:0], then set B4 and C2.x (Source Fetch Booleans).

2. For each Bit Blit in the packet the CP does the following:

- 1. The Micro Engine (ME) computes and outputs the Upper Left, Upper Right, and Lower Left compound indices to the VGT. See the "Specification of the CP's 2D Implementation in CRAYOLA" document for details.
- 2. Check for surface coherency overlap and issue flush request if needed.
- 3. Compose the DRAW\_INITIATOR settings and write this value to the *VGT\_DRAW\_INITIATOR* register for the assigned context. The primitive type is set as a 2D\_COPY\_RECT\_LIST\_V\*. The primitive type represents the rasterization order that is determined by the CP. The NUM\_INDICES field in the DRAW\_INITIATOR = 3.

#### Format

Ordinal	Field Name
1	[HEADER]
2	{SETTINGS}
3	{DATA_BLOCK}

Ordinal	Field Name	Description
1	[SRC_X1   SRC_Y1]	The coordinates of the top-left corner of the 1st source bitmap.
		SRC_Y1: [15:0]:- y-coordinate, ranging from -8192 to 8191. Bits 14 and 15 should
		be copies of bit 13.
		SRC_X1: [31:16]:- x-coordinate, ranging from -8192 to 8191. Bits 30 and 31 should be copies of bit 29.
2	[DST_X1   DST_Y1]	The coordinates of the top-left corner of the 1st destination.
		The definition of bits is the same as SRC_X1 and SRC_Y1.
3	[SRC_W1 SRC_H1]	The width and height of the 1st source bitmap, expressed in unsigned integers.
		SRC_H1: [13:0]:- Height.
		SRC_W1: [29:16]:- Width.
3n-1	[SRC_Xn   SRC_Yn]	The coordinates of the top-left corner of the n-th source bitmap.
		SRC_Yn: [15:0]:- y-coordinate, ranging from -8192 to 8191. Bits 14 and 15 should be copies of bit 13.
		SRC Xn: [31:16]:- x-coordinate, ranging from -8192 to 8191. Bits 30 and 31 should
		be copies of bit 29.
3n-2	[DST_Xn   DST_Yn]	The coordinates of the top-left corner of the n-th destination.
		The definition of bits is the same as SRC_Xn and SRC_Yn.
3n	[SRC_Wn SRC_Hn]	The width and height of the n-th source bitmap, expressed in unsigned integers.
		SRC_Hn: [13:0]:- Height.
		SRC_Wn: [29:16]:- Width.

# 6.2.12 TRANS BITBLT (Updated 04-14-2003)

### Functionality

Copy pixels from the source rectangle to the destination with transparency.

### **Settings Restrictions:**

A Trans\_BitBlt with a mono opaque source, SRC\_TYPE=0, or a mono transparent source, SRC\_TYPE=1, and a ROP code set to source copy, 0xCC, is not supported.

#### **Pseudocode:**

- 1. Write [CLR\_FCN\_CNTL] DWORD to the RB\_CLRCMP\_CONTROL register in RB.
- CP will set the Source Fetch (B0) and Hilite (B8) Booleans if the CLRCMP\_FCN\_SEL field in the CLR\_FCN\_CNTL DWORD = 3. 2.
- 3.
- 4.
- Write [SRC\_REF\_CLR] DWORD to the RB\_CLRCMP\_SRC register in RB. Write [DST\_REF\_CLR] DWORD to the RB\_CLRCMP\_DST\_LO register in RB. Jump to the BITBLT\_MULTI microcode because ordinal 4-6 is the same format as the BITBLT packet. 5.

#### Format

Ordinal	Field Name
1	[HEADER]
2	{SETTINGS}
3	{DATA_BLOCK}

DATA BLOCK

Ordinal	Field Name	Description
1	[CLR_FCN_CNTL]	This field decides how the transparent blitting is done.
2	[SRC_REF_CLR]	Source reference color in the RGBQUAD format. This is the color to be stripped off from the source.
3	[DST_REF_CLR]	Destination reference color in the RGBQUAD format. This is the color to be preserved at the destination.
4	[SRC_X1   SRC_Y1]	The coordinates of the top-left corner of the 1st source bitmap. SRC_Y1: [15:0]:- y-coordinate, ranging from -8192 to 8191. Bits 14 and 15 should be copies of bit 13. SRC_X1: [31:16]:- x-coordinate, ranging from -8192 to 8191. Bits 30 and 31 should be copies of bit 29.
5	[DST_X1   DST_Y1]	The coordinates of the top-left corner of the 1st destination. The definition of bits is the same as SRC_X1 and SRC_Y1.
6	[SRC_W1  SRC_H1]	The width and height of the 1st source bitmap, expressed in unsigned integers. SRC_H1: [13:0]:- Height. SRC_W1: [29:16]:- Width.

# • DATA\_BLOCK.CLR\_FCN\_CNTL

This field controls how the source pixels are written to the destination, depending on the source and destination reference colors and comparison settings. The source pixels may be filtered against the source reference color, and the destination pixels with a specific color may be preserved according to field CLRCMP\_FCN\_DST.

Bit(s)	Bit-Field Name	Description
2:0	CLRCMP_FCN_SRC	Strip off the source reference color from the source pixels.
		0 :- Do not strip off source pixels. All source pixels are written to the destination.
		1 :- Block the blitting source. No source pixel is written to the destination.
		2, 3 :- reserved.
		4 :- The source pixels whose color is NOT equal to the reference color are written to the destination. (DRAW_ON_NEQ)
		5 :- The source pixels whose color is equal to the reference color are written to the destination. (DRAW_ON_EQ)
		6 :- Reserved.
		7 :- The source pixels whose color is equal to the reference color will be XORed
		with the foreground color of a mono bitmap, and then written to the destination. That is, destPixel = srcPixel XOR foregrndColor if srcPixel is equal to the foreground
		color of a mono bitmap, specifically text. This is referred to as flipping sometimes.
		(FLIP_ON_EQ)
7:3	Reserved	Reserved
10:8	CLRCMP_FCN_DST	Preserve pixels at the destination.
		0 :- Do not preserve the destination pixels. All pixels from the source are written to
		the destination. (FALSE)
		1 :- Preserve all the destination pixels. No source pixel is written to the destination.
		(TRUE)
		2, 3 :- Reserved.
		4 :- The destination pixels whose color is equal to the reference color are preserved. No source pixel is written on top of the pixels. (DRAW ON NEQ)
		5 :- The destination pixels whose color is NOT equal to the reference color are
		preserved. (DRAW ON EQ)
		6, 7 :- Reserved.
23:11	Reserved	Reserved
25:24	CLRCMP_FCN_SEL	Source for Color Key
		0 :- Destination: Use destination compare.
		1 :- Source: Use source compare.
		2 :- Source and Destination: Use AND of source and destination compare.
		3 :- Hilite (CP sets Hilite Boolean (B8) if the CLRCMP_FCN_SEL = 3)
31:26	Reserved	Reserved

# 6.2.13 LOAD\_PALETTE (Updated: 11-21-2002)

### Functionality

Load a palette for future 2D operations.

This packet is considered a "2D State" packet. A new context is assigned only if this is the first state update packet processed after a prior 2D/3D "draw" packet.

### Microcode Pseudopodia:

- 1. The CP skips the SCALE\_DATATYPE information.
- 2. The CP writes an EVENT\_INITIATOR with ID = SC\_WAIT\_WC to the Scan Converter. The SC will wait for the write confirmation before processing the next packet.
- 3. The CP writes the palette data to external memory. The last DWORD is written with a write confirmation.
- 4. The CP writes the external memory address to the BASE\_ADDRESS field in the Texture T2 constant (LUT Texture Info Constant). This address is: BASE\_ADDRESS[31:12] = Palette\_Base[31:15] & Current\_Context[14:12].

Ordinal	Field Name	Description
1	[HEADER]	The packet header
2	[SCALE_DATATYPE]	1:- The palette has 16 entries (4 bpp palette) ( <i>Not supported in CRAYOLA</i> )
		2:- The palette has 256 entries (8 bpp palette).
3	[COLOR_1]	The 1 <sup>st</sup> entry of the palette.
		Data is in destination format (i.e. ARGB8888, RGB565, RGB555,)
		Note that 16bpp formats need to be packed to 2 entries per DWORD.
4	[COLOR_2]	The $2^{nd}$ entry of the palette. Bits are defined as above.
n+2	[COLOR_n]	The n-th entry of the palette.

# 6.3 2D PACKETS – NEW

# 6.3.1 HOSTDATA\_BLT2 (Updated: 04-14-2003)

### Functionality

This packet has similar functionality as the legacy HOSTDATA\_BLT packet. This version has only one set of raster data (i.e. One Big Character).

The CP skips over the raster data and the graphics pipe is responsible for fetching the data from the command stream.

Driver cannot wrap the Ring Buffer within the packet.

### **Settings Restrictions:**

If the ROP is set to source copy, 0xCC, then the "settings" portion of this packet should not include a brush.

### **Pseudopodia:**

- 1. Unpack and Convert the FRGD\_COLOR to floating point values and write them to the ALU Constant CO.
- 2. Unpack and Convert the BKGD\_COLOR to floating point values and write them to the ALU Constant C1.
- 3. Set the B9 (Embedded Source) 2D Boolean.
- 4. If ROP[7:4] == ROP[3:0], then set B4 and C2.x (Source Fetch Booleans).
- 5. Write the BASE\_ADDRESS field of the Texture T0 Constant with bits [31:12] of the RASTER\_POINTER.
- 6. Write the DRAW\_INITIATORs to the *VGT\_DRAW\_INITIATOR* register for every scan line \*\*. The PRIM\_TYPE is set to 2D\_COPY\_RECT\_LIST\_V0. Note that the raster order is arbitrary, as the source data will not overlap the destination for this primitive.
- 7. Calculate the UL, UR, LL compound indices and send them to the VGT. See the "Specification of the CP's 2D Implementation in CRAYOLA" document for details.
- 8. Skip over the raster data.

\*\* Note for texture fetch performance, the CP generates a rectangle primitive for every scan line of the destination. This forces the texture fetch requests to be sequential for the 1D texture map.

#### Format

Ordinal	Field Name
1	[HEADER]
2	{SETTINGS}
3	{DATA_BLOCK}

Ordinal	Field Name	Description
1	[FRGD_COLOR]	Foreground color in the RGBQUAD format. For mono-to color expansion only. The field is ineffective if field SRC_TYPE at SETTINGS.GUI_CONTROL is set to a type other than mono opaque or mono transparent (0 or 1).
2	[BKGD_COLOR]	Background color in the RGBQUAD format. For mono-to color expansion only. The field is ineffective if field SRC_TYPE at SETTINGS.GUI_CONTROL is set to a type other than mono opaque or mono transparent (0 or 1).
3	[BaseY   BaseX]	The coordinate of the top-left corner of the character's bitmap. BaseX: [15:0] :- X-coordinate8,192 to +8,191, Sign Extended to 16 bits. BaseY: [31:16] :- Y-coordinate8,192 to +8,191, Sign Extended to 16 bits.
4	[HEIGHT   WIDTH]	The geometry of the bitmap. WIDTH: [13:0] :- Width of the bitmap. HEIGHT: [29:16] :- Height of the bitmap.
5	[RASTER_POINTER]	Address [31:2] in the command buffer where the raster data is located.
6 to End	[RASTER_DATA]	Embedded bitmap data.

# 6.3.2 HOSTDATA\_BLT\_PNTR (Updated: 04-14-2003)

# Functionality

This packet has the same functionality as the HOSTDATA\_BLT2 packet.

This packet however does not include the RASTER\_DATA. The RASTER\_DATA is in a separate buffer than the command buffer. In addition, only one BIGCHAR is supported.

# **Settings Restrictions:**

If the ROP is set to source copy, 0xCC, then the "settings" portion of this packet should not include a brush.

# **Pseudopodia:**

- 1. Unpack and Convert the FRGD\_COLOR to floating point values and write them to the ALU Constant CO.
- 2. Unpack and Convert the BKGD\_COLOR to floating point values and write them to the ALU Constant C1.
- 3. Set the B9 (Embedded Source) 2D Boolean.
- 4. If ROP[7:4] == ROP[3:0], then set B4 and C2.x (Source Fetch Booleans).
- 5. Write the BASE\_ADDRESS field of the Texture T0 Constant with bits [31:12] of the RASTER\_POINTER.
- 6. Write the DRAW\_INITIATORs to the *VGT\_DRAW\_INITIATOR* register for each scan line \*\*. The PRIM\_TYPE is set to 2D\_COPY\_RECT\_LIST\_V0. Note that the raster order is arbitrary, as the source data will not overlap the destination for this primitive.
- 7. Calculate the UL, UR, LL compound indices and send them to the VGT. See the "Specification of the CP's 2D Implementation in CRAYOLA" document for details.

\*\* Note for texture fetch performance, the CP generates a rectangle primitive for every scan line of the destination. This forces the texture fetch requests to be sequential for the 1D texture map.

### Format

Ordinal	Field Name
1	[HEADER]
2	{SETTINGS}
3	{DATA_BLOCK}

Ordinal	Field Name	Description
1	[FRGD_COLOR]	Foreground color in the RGBQUAD format. For mono-to color expansion
		only. The field is ineffective if field SRC_TYPE at
		SETTINGS.GUI_CONTROL is set to a type other than mono opaque or
		mono transparent (0 or 1).
2	[BKGD_COLOR]	Background color in the RGBQUAD format. For mono-to color expansion
		only. The field is ineffective if field SRC_TYPE at
		SETTINGS.GUI_CONTROL is set to a type other than mono opaque or
		mono transparent (0 or 1).
3	[BaseY   BaseX]	The coordinate of the top-left corner of the character's bitmap.
		BaseX: [15:0] :- X-coordinate8,192 to +8,191, Sign Extended to 16 bits.
		BaseY: [31:16] :- Y-coordinate8,192 to +8,191, Sign Extended to 16 bits.
4	[HEIGHT   WIDTH]	The geometry of the bitmap.
		WIDTH: [13:0] :- Width of the bitmap.
		HEIGHT: [29:16] :- Height of the bitmap.
5	[RASTER PNTR]	Address [31:2] of the 1st DWORD of the mono bitmap data.

# 6.3.3 GRADFILL (Updated: 05-20-2002)

#### Functionality

Draw gradient filled triangle or rectangle using the vertex colors supplied. The triangle or rectangle is defined by three or four vertices, each with a format:  $\{x, y, and color\}$ . No source surface is used/defined.

The primitive type is set to a triangle if there are only three vertices supplied. If there are four vertices supplied the primitive type is set to be a rectangle list.

For 16bpp mode (i.e. 5:6:5:0), the Driver expands the colors to fit into the 32bpp format (i.e. 8:8:8:8). For this mode, each color cannot exceed its ordinal resolution. – 5 bits for Red, 6 bits for Green, and 5 bits for Blue. The Driver is responsible for ensuring that this is the case.

Also, for non-32bpp destination types, the CP sets RB\_BLENDCONTROL.COLOR\_DITHER\_MODE to DITHER\_LUT. For 32bpp destination types, the GMC sets this field to DITHER\_TRUNC.

The ROP code used for this packet should be 0xCC (Source Copy).

### Microcode Pseudopodia:

- 1. Set 2D Booleans B0, B13, and C2.X
- 2. Compose and Send the Draw Initiator:
  - a. The Primitive Type is set depending on the number of indices supplied:
    - i. 3 (Triangle): DI\_PT\_2D\_TRI\_STRIP
    - ii. 4 (Rectangle): DI\_PT\_2D\_COPY\_RECT\_LIST. Note Color term is sent as the [SRC\_X | SRC\_Y] term. The shader program interprets the color value correctly.
  - b. The Num\_Indices = 3. Only 3 indices are sent for either primitive type. If it is a rectangle, the CP discards the last indice.
- 3. For each vertex, the CP writes the compound index to the VGT, where the compound index consists of the DST\_X\_Y and COLOR DWORDs.

#### Format:

Ordinal	Field Name
1	[HEADER]
2	{SETTINGS}
3	{DATA_BLOCK}

Ordinal	Field Name	Description
1	$[DST_X_1   DST_Y_1]$	The coordinates of the 1st vertex of the triangle strip.
		DST_Y1: [15:0]:- X-coordinate, ranging from -8192 to 8191.
		DST_X1: [31:16]:- Y-coordinate, ranging from -8192 to 8191.
2	[COLOR <sub>1</sub> ]	32bpp aRGB 8888
3	$[DST_X_2   DST_Y_2]$	The coordinates of the 2nd vertex of the triangle strip.
		DST_Y2: [15:0]:- X-coordinate, ranging from -8192 to 8191.
		DST_X2: [31:16]:- Y-coordinate, ranging from -8192 to 8191.
4	[COLOR <sub>2</sub> ]	32bpp aRGB 8888
5	[DST_X <sub>3</sub>   DST_Y <sub>3</sub> ]	The coordinates of the 3rd vertex of the triangle strip.
		DST_Y3: [15:0]:- X-coordinate, ranging from -8192 to 8191.
		DST_X3: [31:16]:- Y-coordinate, ranging from -8192 to 8191.
6	[COLOR <sub>3</sub> ]	32bpp aRGB 8888
7	$[DST_X_4   DST_Y_4]$	The coordinates of the Nth vertex of the triangle strip.
		DST_Y4: [15:0]:- X-coordinate, ranging from -8192 to 8191.
		DST_X4: [31:16]:- Y-coordinate, ranging from -8192 to 8191.
		Supplied for Rectangle Primitive Only.
8	[COLOR <sub>4</sub> ]	32bpp aRGB 8888
		Supplied for Rectangle Primitive Only.

# 6.3.4 ALPHABLEND (Updated: 02-11-2003)

This packet has different functionality depending on the OP field in the first ordinal.

For OP == 0 (STRETCH\_BLT):

This packet is similar to BITBLT packet with the addition of a  $[DST_W | DST_H]$  entry. The CP will use this to generate the  $[DST_X | DST_Y]$  register writes to the VGT. Booleans are set the same as in BITBLT (B4 and C2.x).

For OP == 1 (ALPHA BLEND CONSTANT):

The source bitmap has no per-pixel alpha value and the blending operation is applied to each of the pixels' color channels based on a constant source alpha value specified in Src\_Const\_Alpha.

Dst.Red = Round(((Src.Red \* SourceConstantAlpha) + ((255 - SourceConstantAlpha) \* Dst.Red)) / 255);

Dst.Green = Round(((Src.Green \* SourceConstantAlpha) + ((255 - SourceConstantAlpha) \* Dst.Green)) / 255);

Dst.Blue = Round(((Src.Blue \* SourceConstantAlpha) + ((255 - SourceConstantAlpha) \* Dst.Blue)) / 255);

/\* Do the following calculation only if the destination bitmap has an alpha channel. \*/

Dst.Alpha = Round(((Src.Alpha \* SourceConstantAlpha) + ((255 - SourceConstantAlpha) \* Dst.Alpha)) / 255);

Similar to a STRETCH\_BLT packet, but an additional 32 bit IEEE float is included that represents a constant alpha value. This value is written to C2.w as well as RB\_BLEND\_ALPHA. Additionally RB\_BLENDCONTROL is written with: 0x6E016E01. Booleans B0,B14,B15,and B19 should be set.

Note that RB\_BLENDCONTROL is set back to its default value\*\* after 'rolling' the context by the GMC processing.

For OP == 2 (ALPHA BLEND SOURCE):

Each pixel in the source bitmap has an alpha value and the Src\_Const\_Alpha value is not used for the source (set to 255).

Dst.Red = Src.Red + Round(((255 - Src.Alpha) \* Dst.Red) / 255);

Dst.Green = Src.Green + Round(((255 - Src.Alpha) \* Dst.Green) / 255);

Dst.Blue = Src.Blue + Round(((255 - Src.Alpha) \* Dst.Blue) / 255);

/\* Do the next computation only if the destination bitmap has an alpha channel. \*/

Dst.Alpha = Src.Alpha + Round(((255 - Src.Alpha) \* Dst.Alpha) / 255);

\*\* Note: The request to do an ALPHA\_BLEND\_SOURCE operation on a source that does not have an alpha term (i.e. RGB565) is invalid and will generate erroneous results.

Similar to a STRETCH\_BLT packet. Additionally RB\_BLEND\_ALPHA is written with a floating point 255.0 (0x437F0000) and RB BLENDCONTROL is written with: 0x670D6701. Booleans B0,B14,B16,B19 should be set.

Note that RB BLENDCONTROL is set back to its default value\*\* after 'rolling' the context by the GMC processing.

For OP == 3 (ALPHA BLEND BOTH):

Each pixel in the source bitmap has an alpha value and the Src\_Const\_Alpha value is used (a non 255 value).

Temp.Red = Round((Src.Red \* SourceConstantAlpha) / 255);

Temp.Green = Round((Src.Green \* SourceConstantAlpha) / 255);

Temp.Blue = Round((Src.Blue \* SourceConstantAlpha) / 255);

/\* The next calculation must be done even if the destination bitmap does not have an alpha channel. \*/

Temp.Alpha = Round((Src.Alpha \* SourceConstantAlpha) / 255);

/\* Note that the following equations use the just-computed Temp.Alpha value: \*/

Dst.Red = Temp.Red + Round(((255 - Temp.Alpha) \* Dst.Red) / 255);

Dst.Green = Temp.Green + Round(((255 - Temp.Alpha) \* Dst.Green) / 255);

Dst.Blue = Temp.Blue + Round(((255 - Temp.Alpha) \* Dst.Blue) / 255);

/\* Do the next computation only if the destination bitmap has an alpha channel. \*/

Dst.Alpha = Temp.Alpha + Round(((255 - Temp.Alpha) \* Dst.Alpha) / 255);

/\* The Round(x) function rounds to the nearest integer, calculated as Trunc(x + 0.5). \*/

Similar to an ALPHA\_BLEND\_CONSTANT packet. The constant alpha is written to C2.w. Additionally RB\_BLEND\_ALPHA is written with a floating point 255.0 (0x437F0000) and RB\_BLENDCONTROL is written with: 0x670D6701. Booleans B0,B14,B15,B16,B19 should be set.

Note that RB BLENDCONTROL is set back to its default value\*\* after 'rolling' the context by the GMC processing.

\*\* Note: The RB BlendControl register is defaulted to: 0x00010001 by the GMC processing in the microcode:

PL RegFieldSetS(RB, RB BLENDCONTROL, COLOR SRCBLEND, GL ONE);

PL\_RegFieldSetS(RB, RB\_BLENDCONTROL, COLOR\_COMB\_FCN, COMB\_DST\_PLUS\_SRC);

PL\_RegFieldSetS(RB, RB\_BLENDCONTROL, COLOR\_DESTBLEND, GL\_ZERO);

 $PL\_RegFieldSetS(RB, RB\_BLENDCONTROL, COLOR\_BLEND\_ENABLE, DISABLE);$ 

- PL\_RegFieldSetS(RB, RB\_BLENDCONTROL, COLOR\_DITHER\_MODE, DITHER\_TRUNC);
- $PL\_RegFieldSetS(RB, RB\_BLENDCONTROL, ALPHA\_SRCBLEND, GL\_ONE);$

PL\_RegFieldSetS(RB, RB\_BLENDCONTROL, ALPHA\_COMB\_FCN, COMB\_DST\_PLUS\_SRC);

 $PL\_RegFieldSetS(RB, RB\_BLENDCONTROL, ALPHA\_DESTBLEND, \ GL\_ZERO);$ 

 $PL\_RegFieldSetS(RB, RB\_BLENDCONTROL, ALPHA\_BLEND\_ENABLE, DISABLE);$ 

PL\_RegFieldSetS(RB, RB\_BLENDCONTROL, ALPHA\_DITHER\_MODE, DITHER\_TRUNC);

# Format:

Ordinal	Field Name
1	[HEADER ]
2	{SETTINGS}
3	{DATA_BLOCK}

1	[OP   SRC DATA FORMAT]	Blending selection and source constant alpha.
1		OP: [31:30]:- Blending operation:
		0: No blending (STRETCH BLT)
		1: Constant Alpha Blending (ALPHA BLEND CONSTANT)
		2: Per-pixel alpha blending (ALPHA BLEND SOURCE)
		3: Constant and per-pixel alpha blending (ALPHA BLEND BOTH)
		SRC DATA FORMAT[5:0]: Source Data Format. The CP writes this to the Data Format
		field of the TO Texture constant. See the TP spec for the encoding.
2	[SRC CONST ALPHA]	Source Constant Alpha in IEEE floating point format.
2		Range is between 0.0 to 1.0, where 0.0 is transparent and 1.0 is opaque.
		This ordinal is only present for blending operations:
		ALPHA BLEND CONSTANT
		ALPHA BLEND BOTH
3	[SRC X   SRC Y]	The coordinates of the top-left corner of the source bitmap.
		SRC Y: [15:0]:- Y-coordinate, ranging from -8192 to 8191.
		SRC X: [31:16]:- X-coordinate, ranging from -8192 to 8191.
4	[DST X   DST Y]	The coordinates of the top-left corner of the destination bitmap.
		The definition of bits is the same as SRC X and SRC Y.
5	[SRC W SRC H]	The width and height of the source bitmap, expressed in unsigned integers.
		SRC H: [13:0]:- Height.
		SRC W: [29:16]:- Width.
6	[DST W DST H]	The width and height of the destination bitmap, expressed in unsigned integers.
		The definition of bits is the same as SRC_W and SRC_H.
		This term must be supplied even if the $\overline{SRC}$ and $\overline{DST}$ terms are equal.

# 6.3.5 AAFONT (Updated: 01-23-2003)

#### Functionality

Draw an AA font string with a source alpha-only surface to a destination surface. The source surface holds the blending factor between the foreground color and the background color for each pixel in the glyph. The following is the GDI reference rendering of the AA font:

 $\begin{array}{l} \text{if } (c_{f} \geq c_{b}): \\ c = c_{b} + \alpha_{k} \wedge (1/\gamma) * (c_{f} - c_{b}) \\ \text{if } (c_{f} \leq c_{b}): \\ c = c_{b} + (1 - (1 - \alpha_{k}) \wedge (1/\gamma)) * (c_{f} - c_{b}) \\ \text{where,} \\ c : \text{blended color} \\ c_{b} : \text{background color} \\ c_{f} : \text{foreground color} \\ \alpha_{k} : \text{k'th blending fraction. } \alpha_{k} = (k == 0 ? 0 : (k+1)/16) \\ \gamma : 2.33 \end{array}$ 

Before submitting this packet, the driver will cache the glyph into a device surface with the following 16bpp format:

High 8 bits:  $(1 - (1 - \alpha_k)^{(1/\gamma)}), [0, 255] = (0.0, 1.0)$  Floating Point.

Low 8 bits:  $\alpha_k \wedge (1/\gamma)$ , [0, 255] = (0.0, 1.0) Floating Point.

So the source surface becomes an alpha surface based on the glyph. When a character is rendered, the shader would be able to select the corresponding alpha value in the high 8 bits or in the low 8 bit based on the comparison result between the two values per color component (R, G, B) in the foreground and the background colors.

Note that there could be considered two different cases. In the first case, the background color is constant; in the second case, the background color is a bitmap. The rendering could be faster for the first case because there is no need to look-up the background color in the frame buffer.

# Microcode Pseudopodia:

AA\_FONT\_BGND: - Similar to a BITBLT packet, except that the source is assumed to be a 16 bit value made up of 2 8-bit 'alpha' components. The T0 source constant DATA\_FORMAT field should be set to Fmt\_8\_8 (YX) (0xA). Booleans B0, B6, B17 and B19 should be set. Note that the 'font surface' must respect all surface alignment requirements.

AA\_FONT\_DST - Similar to a BITBLT packet, except the source is assumed to be a 16 bit value made up of 2 8-bit 'alpha' components. The T0 source constant DATA\_FORMAT field should be set to \_8\_8 (YX) (0xA). Booleans B0, B6, B17, B18 and B19 should be set. This packet also requires that the T3 texture constant be written by the CP with the Destination Surface parameters (i.e. set this up the same way as T0 for a normal BITBLT, using the DST\_PITCH\_OFFSET information rather than SRC PITCH OFFSET info).

RB\_BlendControl is set to Dither\_Round instead of Dither\_Truncate for the AA\_Font packet. Note that the GMC processing sets the RB\_BlendControl back to the following default value: 0x00010001.

- PL RegFieldSetS(RB, RB BLENDCONTROL, COLOR SRCBLEND, GL ONE);
- PL RegFieldSetS(RB, RB BLENDCONTROL, COLOR COMB FCN, COMB DST PLUS SRC);
- PL RegFieldSetS(RB, RB BLENDCONTROL, COLOR DESTBLEND, GL ZERO);
- PL RegFieldSetS(RB, RB BLENDCONTROL, COLOR BLEND ENABLE, DISABLE);
- PL RegFieldSetS(RB, RB BLENDCONTROL, COLOR DITHER MODE, DITHER TRUNC);
- PL RegFieldSetS(RB, RB BLENDCONTROL, ALPHA SRCBLEND, GL ONE);
- PL RegFieldSetS(RB, RB BLENDCONTROL, ALPHA COMB FCN, COMB DST PLUS SRC);
- PL RegFieldSetS(RB, RB BLENDCONTROL, ALPHA DESTBLEND, GL ZERO);
- PL RegFieldSetS(RB, RB BLENDCONTROL, ALPHA BLEND ENABLE, DISABLE);
- PL\_RegFieldSetS(RB, RB\_BLENDCONTROL, ALPHA\_DITHER\_MODE, DITHER\_TRUNC);

ATI Ex. 2067 IPR2023-00922 Page 230 of 448

# Format:

Ordinal	Field Name
1	[HEADER ]
2	{SETTINGS}
3	{DATA_BLOCK}

# DATA\_BLOCK

1	[HAS_BACKCOLOR	HAS_BACKCOLOR: [31]:- Constant back-ground color:
	FOREGROUND_COLOR]	0: No constant background color, the blending is between the foreground color
		and a background bitmap (AA FONT DST)
		1: Has background color* (AA FONT BGND)
		FOREGROUND COLOR:
		For 16bpp aRGB1555
		15 - Alpha
		14:10 - Red
		09:05 - Green
		04:00 - Blue
		For 16bpp RGB565
		15:11 - Red
		10:05 - Green
		04:00 - Blue
		For 32bpp ARGB8888
		31:24 – N/A : Alpha Not Used for AAFont Packets
		23:16 - Red
		15:08 - Green
		07:00 - Blue
2	[BACKGROUND COLOR]	BACKGROUND COLOR, optional, depends on HAS BACKCOLOR.
		This has the same format as the FOREGROUND COLOR.
3	[SRC X1   SRC Y1]	The coordinates of the top-left corner of the 1st glyph.
		SRC Y1: [15:0]:- Y-coordinate, ranging from -8192 to 8191.
		SRC_X1: [31:16]:- X-coordinate, ranging from -8192 to 8191.
4	[DST_X1   DST_Y1]	The coordinates of the top-left corner of the destination bitmap.
		The definition of bits is the same as SRC X1 and SRC Y1.
5	[SRC W1 SRC H1]	The width and height of the 1st glyph, expressed in unsigned integers.
		SRC H1: [13:0]:- Height.
		SRC W1: [29:16]:- width.
(3n-2)+2	[SRC Xn   SRC Yn]	The coordinates of the top-left corner of the n-th glyph.
· · · ·		SRC Yn: [15:0]:- Y-coordinate, ranging from -8192 to 8191.
		SRC_Xn: [31:16]:- X-coordinate, ranging from -8192 to 8191.
(3n-1)+2	[DST Xn   DST Yn]	The coordinates of the top-left corner of the destination bitmap.
<u> </u>		The definition of bits is the same as SRC Xn and SRC Yn.
3n+2	[SRC Wn  SRC Hn]	The width and height of the n-th glyph, expressed in unsigned integers.
	[	SRC Hn: [13:0]:- Height.
		SRC Wn: [29:16]:- Width.

\* If there is a background color, assume an opaque rectangle is already painted. The supplied constant background color is only for the alpha selection calculation.

# 6.3.6 2D\_ENDIAN\_MODE (Updated: 01-22-2003)

# Functionality

Update the source and destination endian mode controls for 2D operations.

The DP\_SRC\_ENDIAN information is used by the CP to fill in the Texture T0 constant that is composed by the microcode while processing 2D primitives.

The DP\_DST\_ENDIAN information is written to the RB\_Color0\_Info.colo0\_endian field when the GMC for a 2D packet is processed.

This packet should not be used in a real-time stream.

### Format

Ordinal	Field Name	Description
1	[HEADER]	The packet header.
2	[DP_SRC_ENDIAN]	DP_SRC_ENDIAN[1:0] 00 - ENDIAN_NONE. No Endian Swapping. 01 - ENDIAN_8IN16: 0xAABBCCDD $\rightarrow$ 0xBBAADDCC 10 - ENDIAN_8IN32: 0xAABBCCDD $\rightarrow$ 0xDDCCBBAA 11 - ENDIAN_16IN32: 0xAABBCCDD $\rightarrow$ 0xCCDDAABB This format is defined in the CRAYOLA Texture Constant spreadsheet. Updates to the Texture Constant format for this field will supercede this specification.
3	[DP_DST_ENDIAN]	DP_DST_ENDIAN[1:0] – Same format as the DP_SRC_ENDIAN.

# 6.3.7 DRAW\_2D\_COHER\_RECT (Updated: 05-12-2003)

### Functionality

Draws the extents of the 2D coherency rectangle that is maintained by the CP for 2D source coherency. Polylines are used to draw the top and left extents. No line stippling is supported and a foreground color needs to be specified in the GMC.

This packet should not be used in a real-time stream.

Ordinal	Field Name	Description
1	[HEADER]	The packet header.
2	[DUMMY]	Dummy Data. Any value can be provided.

# 6.4 3D PACKETS

This section documents the formats of the 3D draw packets after the June 15<sup>th</sup> milestone is met.

The only change to the 3D draw packets is that the INDEX\_OFFSET DWORD has been removed.

# 6.4.1 DRAW\_INDX

### Functionality

Draws a set of primitives using a vertex buffer(s) pointed to indices fetched or auto-generated by the VGT.

The CP tests Viz Query status and deterministically issues DMA request of index data to the VGT. The corresponding DRAW\_INITIATOR is processed through the Micro Engine as a Type-0 packet.

The VGT can auto-generate indices. The SOURCE\_SELECT field in the DRAW\_INITIATOR indicates that auto-generation is desired. See the CRAYOLA VGT specification for details. The INDEX\_BASE and INDEX\_SIZE in the DRAW\_INDX packet must not be supplied when auto-generation of indices is desired. The COUNT field in the HEADER of the packet will reflect the decreased size of the DRAW\_INDX packet and the CP will stop accordingly.

This packet cannot appear in a Real-Time Stream.

### Microcode:

- 1. If the VIZQ\_USE flag is set, the CP will test Visibility results referenced by the VIZQ\_ID.
- 2. If the Viz\_Query test passes (i.e. Viz Query "DISCARD" = '0'):
  - a. The PFP issues a DMA request of the index data to the VGT's Index DMA Engine. This is accomplished by writing the INDEX\_BASE to the VGT\_DMA\_BASE\*\* register and the INDEX\_SIZE to the VGT\_DMA\_SIZE\*\* register. These write requests bypass the Micro Engine (ME) and go through an independent path in the RBBM to the VGT via the Global Register Bus. The VGT is responsible for associating the index data with the DRAW\_INITIATOR write.
  - b. The Pre-Fetch Parser (PFP) discards everything but the packet's Header and DRAW\_INITIATOR. It sends these to the ME. The DWORD count in the Header is set to zero by the PFP. The ME subsequently writes the DRAW\_INITIATOR value to the *VGT\_DRAW\_INITIATOR* register at the current context.
- 3. If the Viz\_Query test fails (i.e. Viz Query "DISCARD" = '1'), then the PFP discards the entire DRAW\_INDX packet.

# \*\* Note: The CP always writes the VGT\_DMA\_BASE and VGT\_DMA\_SIZE to context zero. The VGT gets the associated context from the associated draw initiator, which is written to the correct context.

Ordinal	Field Name	Description
1	[HEADER ]	Header of the packet
2	[VIZQ_USE   VIZQ_ID]	Viz Query Information:
		Bit 8 VIZQ_USE: Flag to indicate whether or not to use the visibility results for the
		packet.
		Bits 5:0VIZQ_ID: ID[5:0] of which of the 64 queries to test.
3	[DRAW_INITIATOR]	Draw Initiator Register in the CRAYOLA.
		Written to the VGT_DRAW_INITIATOR register for the assigned context.
4	[INDEX_BASE]	Base Address [31:1] of Index Buffer (Word-Aligned).
		Written to the VGT_DMA_BASE register (No Context Supplied).
		(Must Not be Supplied if Indices are Auto-Generation)
5	[SWAP   INDEX_SIZE]	SWAP[31:30] – Swap code used when fetching the index buffer by the VGT. The CP
		just passes the entire DWORD to the VGT. The VGT separates-out the SWAP field.
		$INDEX_SIZE = Size [23:0]$ of index buffer in WORDs.
		Written to the VGT_DMA_SIZE register (No Context Supplied).
		(Must Not be Supplied if Indices are Auto-Generation)

#### Format

ATI Ex. 2067 IPR2023-00922 Page 233 of 448

# 6.4.2 3D\_DRAW\_INDX\_2

### Functionality

Draws a set of primitives using a vertex buffer(s) pointed to indices in the packet or indices auto-generated by the VGT.

This packet is used for draw packets with a "small number" of indices. It is faster for the Driver to just put the indices into the command buffer instead of copying them to a separate index buffer.

This packet cannot appear in a Real-Time Stream.

# Microcode Pseudopodia:

- 1. Write the DRAW\_INITIATOR DWORD to the VGT\_DRAW\_INITIATOR register.
- 2. Write the rest of the data to the Immediate Data FIFO in the VGT (*VGT\_IMMED\_DATA* register). Note that this step is optional if the indices are to be auto-generated (Indicated in the DRAW\_INITIATOR DWORD).

Ordinal	Field Name	Description
1	[HEADER]	Header of the packet
2	[DRAW_INITIATOR]	Primitive type and other control. Written to the VGT DRAW INITIATOR register for the assigned context.
3 to End	[indx16 #1   indx16 #0] or [indx32 #0]	Index Data. Written to the VGT_IMMED_DATA register for the assigned context. Up to or 32K 16-bit indices or 16K 32-bit indices to vertex data pointed to by state registers. The INDEX_SIZE field in the DRAW_INITIATOR indicates whether the indices are 16-bit or 32-bit. (Must not be supplied if indices are auto-generated as indicated in the "Draw Initiator")

# 6.5 STATE MANAGEMENT PACKETS

# 6.5.1 SET\_STATE

#### Functionality

This packet sets the state for rendering operations. The parameters are the pointers to each state sub-block and instruction code.

For sub-blocks, this command checks to see if any of the submitted sub-block pointers are already resident (i.e. Pointer and Size match previous submittal). If not, the sub-blocks that miss are fetched and loaded into the CP. The Micro Engine (ME) then waits for an available context and loads the fetched state data into the chip. If the sub-block pointers match, then the sub-block is not fetched.

The address in the memory-mapped register space where the sub-block data will be written is computed as follows:

Memory-Mapped Register Byte Address [16:2] = "01"// Context[2:0] // SUBBLK n GFX OFFSET [9:0]

where 'n' is the sub-block number  $\{0,1,2,3,4,5,6,7\}$ .

For instruction memory updates (Vertex and Pixel Shaders), the base address and code size are included in the Set\_State command packet. The CP remembers the last instance of these values. If the base address or size of the shader is different from the last occurrence, the CP will fetch the instruction code and write these instructions to the memory-mapped Instruction Memory. The memory-mapped address is computed as follows:

Vertex Shaders:

Addr = SQ\_INSTRUCTION0\_ALU\_0 + VERTEX\_SHADER\_BASE + vsRelativeDwordAddr

Pixel Shaders:

#### Addr = SQ\_INSTRUCTION0\_ALU\_0 + PIXEL\_SHADER\_BASE + psRelativeDwordAddr

The CP's Micro Engine maintains the shader base and the relative start address for both the Vertex and Pixel instruction code. The relative start addresses wrap within the Instruction Memory. The CP writes the Vertex Shader relative start address and size to the SQ\_VS\_PROGRAM register and the Pixel Shader relative start address and size to the SQ\_PS\_PROGRAM register in the Sequencer. These values are the start address in instructions and the size in instructions. An instruction consists of 3 DWORDs.

The instruction memory is partitioned as a dual ring. The Vertex and Pixel shaders are independently fetched.

For instruction memory updates, the ME waits for enough available instruction space before writing the instruction code. This may result in the ME waiting for multiple contexts to free.

The Set\_State packet is processed in two places in the CP – the Pre-Fetch Parser (PFP) and the Micro Engine (ME). The PFP remembers the last pointer and size for each of the sub-blocks and last address/size for instruction code. The PFP issues the fetch requests for the sub-blocks and instruction code if they are not already resident in the chip (i.e. Invalid or Mismatch Occurs). The ME keeps track of the usage of the contexts and will stall the command stream until the desired context (from the PFP) is available.

There is a "disable" control per item in the Set State packet to allow sub-block and shader code updates to be skipped.

This packet can be used within a Real-Time stream to update the sub-block data, but no matching occurs. All the sub-blocks are unconditionally loaded if not disabled. Vertex and Pixel shader code cannot be loaded with this packet. The Vertex and Pixel shader pointers are ignored.. The Im\_Load and Im\_Load\_Immediate packets are provided for updating the real-time shader code.

ATI Ex. 2067 IPR2023-00922 Page 235 of 448

Ordinal	Field Name	Description
1	[ HEADER ]	Header of the packet
2	[Sub_Blk_0   Disable   Size_0]	Sub_Blk_0 – Sub-Block Pointer[31:5]. Address in Memory of Sub-Block Data.
		Disable [4] – Disables processing of the sub-block (i.e. CP Skips).
		Size_0 – Sub-Block Size[3:0]. Size in Multiple of 8 DWORDs:
		A value of 0x0 specifies that 8 DWORDs will be fetched.
		A value of 0x1 specifies that 16 DWORDs will be fetched.
		: : : : : : :
		A value of 0xE specifies that 120 DWORDs will be fetched.
		A value of 0xF specifies that 128 DWORDs will be fetched.
3	[Sub_Blk_1   Disable   Size_1]	Sub-Block #1 Pointer and Size. Same format as Ordinal 2.
4	[Sub_Blk_2   Disable   Size_2]	Sub-Block #2 Pointer and Size. Same format as Ordinal 2.
5	[Sub_Blk_3   Disable   Size_3]	Sub-Block #3 Pointer and Size. Same format as Ordinal 2.
6	[Sub_Blk_4   Disable   Size_4]	Sub-Block #4 Pointer and Size. Same format as Ordinal 2.
7	[Sub_Blk_5   Disable   Size_5]	Sub-Block #5 Pointer and Size. Same format as Ordinal 2.
8	[Sub_Blk_6   Disable   Size_6]	Sub-Block #6 Pointer and Size. Same format as Ordinal 2.
9	[Sub_Blk_7   Disable   Size_7]	Sub-Block #7 Pointer and Size. Same format as Ordinal 2.
10	[VS_INSTR_BASE   Disable]	Vertex Shader Instruction Code Base Address – [31:5]
		Disable [4] – Disables processing of the VS Instruction Data (i.e. CP Skips).
		Reserved [3:0]
11	[VS_INSTR_SIZE]	Vertex Shader Size in DWORDs of the Vertex Shader Code – [13:0]
		Note that the size must also be a multiple of 3 DWORDs.
12	[PS_INSTR_BASE   Disable ]	Pixel Instruction Code Base Address – [31:5]
		Disable [4] – Disables processing of the PS Instruction Data (i.e. CP Skips).
		Reserved [3:0]
13	[PS_INSTR_SIZE]	Pixel Shader Size in DWORDs of the Pixel Shader Code – [13:0]
		Note that the size must also be a multiple of 3 DWORDs.

# 6.5.2 SET\_CONSTANT

#### Functionality

This packet loads constant data into the chip.

The CONST\_ID field identifies which constant is being updated. The CP chooses the starting memory-mapped register address based on the CONST\_ID. The CONST\_OFFSET field is a DWORD-offset from the starting address. All the constant data in the packet is written to consecutive register address beginning at the starting address.

Note that the CONST\_OFFSET must be a multiple of 16 for ALU constants and a multiple of 6 for Texture Constants.

The equations below show the computation of the starting addresses:

- <u>ALU</u>: Start Address[16:2] = SQ CONSTANT 0[16:2] + CONST OFFSET.
- $\underline{Texture:} \quad Start\_Address[16:2] = SQ\_FETCH\_0[16:2] + CONST\_OFFSET.$
- $\underline{Boolean}: Start_Address[16:2] = SQ\_CF\_BOOLEANS[16:2] + CONST\_OFFSET.$
- Loop: Start Address[16:2] = SQ\_CF\_LOOP[16:2] + CONST\_OFFSET.

<u>Register</u>: Start\_Address[16:2] =  $A[16:2] = 0x2000^{***} + CONST_OFFSET + Current_Context.$ 

The SET\_CONSTANT packet can appear in a Real-Time stream. For real-time streams, the starting addresses are computed as follows:

- $\underline{ALU}: \qquad Start\_Address[16:2] = SQ\_CONSTANT\_RT\_0[16:2] + CONST\_OFFSET.$
- $\underline{Texture}: \quad Start\_Address[16:2] = SQ\_FETCH\_RT\_0[16:2] + CONST\_OFFSET.$
- $\underline{Boolean}: \quad Start\_Address[16:2] = SQ\_CF\_RT\_BOOLEANS[16:2] + CONST\_OFFSET.$
- <u>Loop</u>: Start Address[16:2] = SQ CF RT LOOP[16:2] + CONST OFFSET.
- <u>Register</u>: Start\_Address[16:2] =  $A[16:2] = 0x2000^{**} + CONST_OFFSET$ .

\*\* Note: 0x2000 is the start of the GFX decode space (Byte Address = 0x8000).

For Non-Real-Time Constants and Incremental Register updates, the CP will write the data to external memory if the corresponding constant write enable is set. This allows an entire constant context to be later loaded into the chip with the LOAD\_CONSTANT\_CONTEXT (LCC) packet. The LOAD\_CONSTANT\_CONTEXT packet controls the write enables. See this packet for details.

The starting external memory address that the constant data is written to is computed as follows:

ALU\_Mem\_Start\_Address[31:2] = CONST\_BASE\_ALU[31:13] & CONST\_OFFSET[10:0] Texture\_Mem\_Start\_Address[31:2] = CONST\_BASE\_TEX[31:13] & CONST\_OFFSET[10:0] Loop\_Mem\_Start\_Address[31:2] = CONST\_BASE\_LOOP[31:13] & CONST\_OFFSET[10:0] Bool\_Mem\_Start\_Address[31:2] = CONST\_BASE\_LOOP[31:13] & CONST\_OFFSET[10:0] Register\_Mem\_Start\_Address[31:2] = Register\_Base[31:13] & CONST\_OFFSET[10:0]

If the data is written to memory, the last DWORD is written with a write confirmation. The PFP uses the confirmation to throttle the processing of the LOAD\_CONSTANT\_CONTEXT packet.

If the packet is processed when the associated write enable flag is cleared, the corresponding "base valid" flag is reset to force the constant load on the next LOAD\_CONSTANT\_CONTEXT packet. There is an individual "base valid flag" for each CONST\_ID type. Note that the "base valid flags" can be reset by the INVALIDATE STATE packet, which is defined elsewhere in this specification.

#### Format

Ordinal	Field Name	Description
1	[HEADER]	Header of the packet
2	[CONST_CONTROL   CONST_ID	CONST_CONTROL[31:24] : Reserved
	CONST_OFFSET]	CONST_ID [23:16] :.
		0x0 – ALU Constant (Vertex and Pixel)
		0x1 – Texture Constant
		0x2 – Boolean Constant
		0x3 – Loop Constant
		0x4 – Incremental Register Update
		0x5 to 0xFF – <i>Reserved</i>
		CONST_OFFSET[10:0] – Offset in DWORDs from the base address for the constant type as implied by
		the CONST_ID field. This field must be a multiple of 16 for ALU constants and a multiple of 6 for
		Texture constants.
3 to N	[Constant Data]	DWORD Data for Constants.
		Note that the number of DWORDs must be a multiple of 16 for ALU constants and a multiple of 6 for
		Texture constants.

ATI Ex. 2067 IPR2023-00922 Page 237 of 448

# 6.5.3 LOAD\_CONSTANT\_CONTEXT

#### Functionality

This packet provides the ability to have the CP fetch an existing constant context into the chip instead of using individual SET CONSTANT packets.

The CP stores base addresses and valid flags for each CONST\_ID type.

For Non-Real-Time Stream Constant Updates: If the "valid flag" is false, or the "base address" does not match the BASE\_ADDR field in the packet, or the FORCE\_MISMATCH is set, the CP will fetch "NUM\_DWORDS" of DWORDs from external memory. *Note that if the NUM\_DWORDS field is zero, no constant data will be fetched.* 

To preserve the coherency between writes and reads, the CP first waits until all prior data has been written to memory from prior SET\_CONSTANT packets before issuing read request(s) for the constant data.

The CP computes the DWORD-aligned external memory address as follows:

Mem Addr[31:2] = BASE ADDR[31:13] & CONST OFFSET[10:0]

The CP writes the constant data to consecutive register addresses starting at the computed starting address. The starting address is computed as shown below. For Non-Real-Time Streams:

ALU:	Start Address[16:2]	= SQ_CONSTANT_	0[16.2] + CON	JST OFFSET
<u>nuo</u> .	Start / faar055 10.2		0110.21 . 001	OI OIIODI.

Texture:	Start Add	ress[16:2] = SC	) FETCH	0[16:2]	+ CONST OFFSET.

- $\underline{\text{Loop}}: \qquad \text{Start}\_\text{Address}[16:2] = \text{SQ}\_\text{CF}\_\text{LOOP}[16:2] + \text{CONST}\_\text{OFFSET}.$
- $\underline{Bool}: \qquad Start\_Address[16:2] = SQ\_CF\_BOOLEANS[16:2] + CONST\_OFFSET.$
- $\underline{Register}: \quad Start\_Address[16:2] = 0x2000^{**}[16:2] + CONST\_OFFSET + Current\_Context.$

For Real-Time Streams:

- <u>ALU</u>: Start\_Address[16:2] = SQ\_CONSTANT\_RT\_0[16:2] + CONST\_OFFSET.
- Texture: Start\_Address[16:2] = SQ\_FETCH\_RT\_0[16:2] + CONST\_OFFSET.
- <u>Loop</u>: Start\_Address[16:2] =  $SQ_CF_RT_LOOP[16:2] + CONST_OFFSET$ .
- <u>Bool</u>: Start\_Address[16:2] =  $SQ_CF_RT_BOOLEANS[16:2] + CONST_OFFSET$ .
- <u>Register</u>: Start\_Address[16:2] =  $0x2000^{**}$ [16:2] + CONST\_OFFSET.

\*\*\* Note: 0x2000 is the start of the GFX decode space (Byte Address = 0x8000).

This packet is also used to enable the writing of the data back to memory for SET\_CONSTANT packets. If the CONST\_CONTROL field is 0x01, then the write enable is set for the CONST\_ID type.

# Note that the ME\_INIT packet clears the constant write enables (ALU, Texture, Loop, Bool, and, Reg) unconditionally when processed by the Pre-Fetch Parser. See the ME\_INIT packet for details.

The respective base addresses will be remembered from the BASE\_ADDR in preparation for the next occurrence of the LOAD\_CONSTANT\_CONTEXT packet according to the state of the write enables as follows:

Previous Write Enable	New Write Enable	Save Base Address
0	0	No (Valid Flag is <i>Preserved</i> )
0	1	Yes (Valid Flag is Set)
1	0	No (Valid Flag is <i>Preserved</i> )
1	1	Yes (Valid Flag is Set)

#### Note that the setting/clearing of the write enable is done even if the packet matches and is discarded.

The "base valid" flags can also be reset by the INVALIDATE STATE packet defined elsewhere in this specification.

For Real-Time streams, no matching of the prior base address occurs. The constant data is unconditionally fetched.

### Format

Field Name	Description
[HEADER]	Header of the packet
[BASE_ADDR	BASE_ADDR [31:13] - Base address for the block in Memory from where the CP will fetch the constants. For
FORCE_MISMATCH]	$CONST_{ID} = 0x04$ (Incremental Register Update), the BASE_ADDR is the base address
	for subsequent register writes when a Set_Constant is issued with Const_ID = $0x04$ and
	writes are enabled. FORCE MISMATCH[0] – Set to force the mismatch regardless of the comparison between the base address
	pointers.
ICONST CONTROL	CONST CONTROL[31:24] :
	0x00 - None
	0x01 –Write Enable - Sets Write Enable Type Identified by the CONST ID field.
_ ,	0x02  to  0xFF - Reserved
	CONST_ID [23:16] :.
	0x00 – ALU Constant (Vertex and Pixel)
	0x01 – Texture Constant
	0x02 – Boolean Constant
	0x03 – Loop Constant
	0x04 – Incremental Register Update.
	0x05 to 0xFF – <i>Reserved</i> Bits 15:11 – <i>Reserved</i>
	CONST OFFSET[10:0] – Offset in DWORDs from the base address for the constant type as implied by the
	CONST_OFFSET[10.0] – Offset in DWORDS from the base address for the constant type as implied by the CONST_ID field.
[NUM_DWORDS]	NUM_DWORDS[11:0] Number of DWORDS that the CP will fetch and write to the constant memory in the
	chip.
	A value of zero will cause no constants to be loaded. The base and valid pointers will be updated in the CP's
	matching logic and the constant write enable will be updated never the less.
LOONIGE OFFICE	This must be a multiple of 16 for ALU constants and a multiple of 6 for Texture constants.
[CONST_OFFSET]	Bits 31:24- <i>Reserved</i>
	CONST_ID[23:16] – Needs to be set to the same value as ordinal #3. Bits 15:12– <i>Reserved</i>
	CONST OFFSET[10:0] – Same Definition as Above.
INUM DWORDSI	Bits 31:12 – Reserved
	NUM DWORDS[11:0] – Same Definition as Above.
	[HEADER] [BASE_ADDR  FORCE_MISMATCH] [CONST_CONTROL  CONST_ID  CONST_OFFSET]

\*\* Note: Ordinals #3 and #4 can be replicated in order to generate multiple requests for the same type of constant. The limit is 127 replications (N=257, N+1=258). This allows the individual loading of all 128 16-DWORD constants that are exposed in the register map.

# 6.5.4 IM\_LOAD

### Functionality

This command causes a load of the Vertex, Pixel, Real-Time, or Shared instruction code. The intended use of this packet is for incremental state updates of the program memory (i.e. Instead of using the Set\_State packet).

This and the Im Load Immediate are the only packets that can be used to update Real-Time and Shared Instruction code.

The CP compares the address and size in this packet with a "valid" address and size for the stream that is being loaded. If the address and size are valid in the CP and they match, then no code is loaded.

See the Set\_State packet for details of where the CP writes the instruction code for Pixel and Vertex shaders.

For Real-Time and Shared code, the relative instruction starting address is included in the packet. The CP uses the following equation to determine the memory-mapped DWORD address.

Addr[16:2] = SQ INSTRUCTION ALU 0 + INSTR START[27:16] \* 3.

Note that the INSTR\_START is ignored for Vertex and Pixel shader updates. The INSTR\_START is required however for real-time and shared code updates.

The IM\_LOAD packet can be used within a Real-Time Stream. The Real-Time/Shared code is unconditionally loaded and written to the INSTR\_START address in the instruction memory.

For Real-Time instruction updates, the CP writes the SQ\_PS\_PROGRAM value with the size set to 0x800 and the base set to INSTR\_START.

Ordinal	Field Name	Description	
1	[HEADER]	Header of the packet	
2	[INSTR_BASE_ADDR   CODE_ID]	Instruction Code Base Address – [31:5] Double Octword Aligned 4:2 Unused 1:0 : Instruction Code Identifier 00 - Vertex	
		01 – Pixel 1X – Real-Time / Shared Code	
3	[INSTR_START   INSTR_SIZE]	INSTR_START [27:16] –Relative instruction address where the CP will start writing the shader code for the real-time/shared code. INSTR_SIZE [13:0] Instruction Code Size in DWORDs. Note that the INSTR_SIZE should also be a multiple of 3 DWORDs	

# 6.5.5 IM\_LOAD\_IMMEDIATE

### Functionality

This command has the same functionality as the IM\_LOAD packet, except that the instruction code is embedded in the packet.

The reason for this packet is primarily to minimize the number of latencies encountered when loading 2D default state. If the IM\_LOAD were used the 3D-to-2D transition would encounter 2 latencies – the first to get the 2D Indirect Buffer and the second to get the instruction code.

The IM\_LOAD\_IMMEDIATE packet can be used within a Real-Time Stream. The real-time code will be loaded starting at the INSTR\_START address.

For Real-Time instruction updates, the CP writes the SQ\_PS\_PROGRAM value with the size set to 0x800 and the base set to INSTR\_START.

Ordinal	Field Name	Description	
1	[ HEADER ]	Header of the packet	
2	[CODE_ID]	31:2 Unused	
		1:0 : Instruction Code Identifier	
		00 – Vertex	
		01 – Pixel	
		1X – Real-Time / Shared Code	
3	[INSTR_START]	INSTR_START [27:16] -Relative instruction address where the CP will start	
	INSTR_SIZE]	writing the shader code for the real-time/shared code.	
		INSTR_SIZE [13:0] Instruction Code Size in DWORDs.	
		Note that the INSTR_SIZE should also be a multiple of 3 DWORDs	
4 to N	[INSTR_CODE_n]	Instruction Code.	

# 6.5.6 INVALIDATE\_STATE

### Functionality

This command provides for selective invalidation of the Sub-Block, Vertex Shader, Pixel Shader, Constant, and Incremental Register "last-load" pointers.

This packet can be used as an "Invalidate All State" when all the invalidate control bits are set.

If the Driver needs confirmation of the state invalidation, the MEM\_WRITE packet could be used. The Driver would insert a MEM\_WRITE after the INVALIDATE\_STATE packet. The consequential semaphore write would indicate that the state pointers have been invalidated.

The INVALIDATE\_STATE packet is not allowed within a Real-Time stream.

Ordinal	Field Name	Description
1	[HEADER]	Header of the packet
2	[INVALIDATE_CNTL]	Bits 31:13 – Reserved
		Bit 14 – Set to Invalidate Loop Constant Base.
		Bit 13 – Set to Invalidate Boolean Constant Base.
		Bit 12 – Set to Invalidate Incremental Register Update Base.
		Bit 11 – Set to Invalidate Texture Constant Base.
		Bit 10 – Set to Invalidate ALU Constant Base.
		Bit 9 – Set to Invalidate Pixel Instruction Code Address and Size.
		Bit 8 – Set to Invalidate Vertex Instruction Code Address and Size.
		Bit 7 – Set to Invalidate Sub-Block Pointer 7.
		Bit 6 – Set to Invalidate Sub-Block Pointer 6.
		Bit 5 – Set to Invalidate Sub-Block Pointer 5.
		Bit 4 – Set to Invalidate Sub-Block Pointer 4.
		Bit 3 – Set to Invalidate Sub-Block Pointer 3.
		Bit 2 – Set to Invalidate Sub-Block Pointer 2.
		Bit 1 – Set to Invalidate Sub-Block Pointer 1.
		Bit 0 – Set to Invalidate Sub-Block Pointer 0.

# 6.6 WAIT-ON / SYNCHRONIZATION PACKETS

# 6.6.1 REG\_RMW

### Functionality

The CP reads a register performs the logic operation on its value and writes the modified value to the register.

Reg[Adrs] [Reg[Adrs] & [AND\_MASK | Reg[AND\_Adrs] ] | [OR\_MASK | Reg[OR\_Adrs] ]

The address is limited to byte address 0x7FFC (DWORD address 0x1FFF). The context management associated with accessing registers above this address is not supported.

Note that ordinals #3 and #4 can be register addresses instead of immediate values. If an addresses is supplied, the micro engine will read the register and use its value as the appropriate mask.

This packet can be executed within either a non-Real-Time or Real-Time stream.

#### Format

Ordinal	Field Name	Description
1	[HEADER]	Header of the packet
2	[AND_MASK_SRC	AND_MASK_SRC[31] – $0 \rightarrow$ Immediate, $1 \rightarrow$ Reg[And_Adrs]
	OR_MASK_SRC	$OR_MASK_SRC[30] = 0 \rightarrow Immediate, 1 \rightarrow Reg[Or_Adrs]$
	MOD_ADRS]	ADDRESS[12:0] – Register DWORD address. Maximum DWORD address is 0x1FFF.
3	[AND_MASK] or	AND_Mask [31:0] – Value logically and'd with register contents.
	[AND_ADRS]	AND_ADRS[12:0] - Register DWORD address for And_Mask. Max is 0x1FFF.
4	[OR_MASK] or	OR Mask[31:0] - Value logically or'd with AND Mask result.
	[OR_ADRS]	OR_ADRS[12:0] - Register DWORD address for Or_Mask. Max is 0x1FFF.

# 6.6.2 WAIT\_REG\_MEM

### Functionality

The CP polls either a memory or register location (indicated by MEM\_SPACE) and tests the polled value with the reference value given in the command packet. The test is qualified by both the specified function and mask.

If the test passes, the parsing continues. If it fails, the CP waits for the Wait\_Interval \* 16 Clocks, then tests the Poll\_Address again.

This packet can be executed within either a non-Real-Time or Real-Time stream.

#### Format

Ordinal	Field Name	Description
1	[HEADER ]	Header of the packet
2	[MEM_SPACE   FUNCTION]	31:5: Reserved
		MEM_SPACE [4]: 0=>Register, 1=>Memory
		FUNCTION [2:0]
		000 – Always (Compare Passes). Still does read operation.
		001 – Less Than (≤) the Reference Value.
		010 - Less Than or Equal (<=) to the Reference Value.
		011 – Equal (=) to the Reference Value.
		100 – Not Equal (!=) to the Reference Value.
		$101 - \text{Greater Than or Equal } (\geq=)$ to the Reference Value.
		110 - Greater Than (>) the Reference Value.
		111 – Always (Compare Passes). Still does read operation.
3	[POLL_ADDRESS]	Address to poll.
		If the address is a memory location then bits [31:2] specify the address and [1:0] indicate the swap code to
		be used.
		If the address is a memory-mapped register, then bits [14:0] is the DWORD memory-mapped register
		address that the CP will read.
4	[REFERENCE]	Reference Value [31:0].
5	[MASK]	Mask for Comparison [31:0]
6	[WAIT_INTERVAL]	Wait_Interval[15:0]: Interval to wait between <u>unsuccessful</u> polling operations.
		The ME will poll every 16*Wait_Interval clocks.

ATI Ex. 2067 IPR2023-00922 Page 243 of 448

# 6.6.3 WAIT\_REG\_EQ

### Functionality

The CP polls a register location and tests the polled value for equality with the reference value, qualified by the mask value, given in the command packet.

If the test passes, the parsing continues. If it fails, the CP waits for the Wait\_Interval \* 16 Clocks, then tests the Poll\_Address again.

This packet can be executed within either a non-Real-Time or Real-Time stream.

### Format

Ordinal	Field Name	Description
1	[HEADER]	Header of the packet
3	[POLL_ADDRESS]	Address to poll: bits [14:0] contain the DWORD memory-mapped register address that the CP will read.
4	[REFERENCE]	Reference Value [31:0].
5	[MASK]	Mask for Comparison [31:0]
6	[WAIT_INTERVAL]	Wait_Interval[15:0]: Interval to wait between unsuccessful polling operations.
		The ME will poll every 16*Wait_Interval clocks.

# 6.6.4 WAIT\_REG\_GTE

### Functionality

The CP polls a register location and tests the polled value to be greater than or equal with the reference value, qualified by the mask value, given in the command packet.

If the test passes, the parsing continues. If it fails, the CP waits for the Wait\_Interval \* 16 Clocks, then tests the Poll\_Address again.

This packet can be executed within either a non-Real-Time or Real-Time stream.

Ordinal	Field Name	Description
1	[HEADER ]	Header of the packet
3	[POLL_ADDRESS]	Address to poll: bits [14:0] contain the DWORD memory-mapped register address that the CP will read.
4	[REFERENCE]	Reference Value [31:0].
5	[MASK]	Mask for Comparison [31:0]
6	[WAIT_INTERVAL]	Wait_Interval[15:0]: Interval to wait between <u>unsuccessful</u> polling operations. The ME will poll every 16*Wait_Interval clocks.

# 6.6.5 MEM\_WRITE

# Functionality

This command packet provides the opportunity to write a <u>single</u> DWORD to a memory location. One use could be as a semaphore write to indicate to the CPU that an operation has completed. The data is embedded in the command packet.

This packet can be executed within either a non-Real-Time or Real-Time stream.

# Format

Ordinal	Field Name	Description
1	[HEADER]	Header of the packet
2	[ADDRESS]	DWORD-Aligned Address [31:2]
		Bits [1:0] – Swap function used for data write.
3	[DATA]	Data [31:0]

ATI Ex. 2067 IPR2023-00922 Page 245 of 448

# 6.6.6 MEM\_WRITE\_CNTR

### Functionality

This command packet provides the opportunity to write the current value in CP\_PROG\_COUNTER to a memory location. The data in the counter is incremented every 1 or16 core clocks, depending on the setting in bit 31 of CP\_ME\_CNTL.Prog\_Cnt\_Size.

This packet can be executed within either a non-Real-Time or Real-Time stream.

## Format

Ordinal	Field Name	Description
1	[HEADER]	Header of the packet
2	[ADDRESS]	DWORD-Aligned Address [31:2]
		Bits [1:0] – Swap function used for data write.

# 6.6.7 COND\_WRITE

### Functionality

The CP polls either a memory or register location (indicated by POLL\_SPACE) and tests the polled value with the reference value provided in the command packet. The test is qualified by both the specified function and mask.

If the test passes, the write occurs to either a register or memory depending on WRITE SPACE.

If the test fails, the CP skips the write. In either case, the CP then continues parsing the command stream.

This packet can be executed within either a non-Real-Time or Real-Time stream.

# Format

Ordinal	Field Name	Description
1	[HEADER]	Header of the packet
2	[WRITE_SPACE]	31:9: Reserved
	POLL_SPACE	WRITE_SPACE 8: 0=>Register, 1=>Memory
	FUNCTION]	7:5 : Reserved
		POLL_SPACE 4: 0=>Register, 1=>Memory
		FUNCTION [2:0]
		000 – Always (Compare Passes). Still does read operation.
		001 – Less Than (<) the Reference Value.
		010 – Less Than or Equal (<=) to the Reference Value.
		011 – Equal (=) to the Reference Value.
		100 – Not Equal (!=) to the Reference Value.
		101 – Greater Than or Equal (>=) to the Reference Value.
		110 – Greater Than (>) the Reference Value.
		111 – Always (Compare Passes). Still does read operation.
3	[POLL_ADDRESS]	Address to Poll
		If the address is a memory location then bits [31:2] is the address and [1:0] is the swap code to be
		used.
		If the address is a memory-mapped register, then bits [14:0] is the DWORD memory-mapped register
4	IDEPEDENCEI	address that the CP will read.
4	[REFERENCE]	Reference Value [31:0].
5	[MASK]	Mask for Comparison [31:0]
6	[WRITE_ADDRESS]	If WRITE_SPACE = Register:
		WRITE_ADDRESS[14:0] DWORD memory-mapped register address that the will be written.
		If WRITE_SPACE = Memory:
		WRITE_ADDRESS[31:2] DWORD-Aligned Address of destination memory location.
		WRITE_ADDRESS[1:0] SWAP Used for Memory Write.
7	[WRITE_DATA]	Write Data[31:0] that will be conditionally written to the ADDRESS.

ATI Ex. 2067 IPR2023-00922 Page 246 of 448

# 6.6.8 EVENT\_WRITE

#### Functionality

The CP will generate the event given in the packet by writing to the VGT EVENT INITIATOR register.

For the "time stamp" (\_TS) events, the CP will also set up a write to memory (timestamp) that will occur at the completion of the specified event. The Address & Data fields are therefore required for the time stamp events.

There's a counter select (CNTR\_SEL) bit in ordinal 2 that applies to Cache\_Flush\_Ts, Cache\_Flush\_and\_Inv\_Ts, Vs\_Done\_Ts & Ps\_Done\_Ts events only. When this bit is set it will select the current value in CP\_PROG\_COUNTER rather than the embedded packet data.

There's also a software management select (SWM\_SEL) bit that applies only to the shader done events. When this bit is set, it will write to the software managed event address & data registers rather than the hardware managed registers.

Note for the Screen Extent Report event that the Address field is required, but the Data field should not be present.

Note also that only the zpass\_done event effects the current context. The other events have no effect on context.

This packet is not supported within a Real-Time stream.

#### Pseudopodia

The CP decodes the EVENT TYPE of the EVENT INITIATOR DWORD and performs the actions listed below:

Event Code	Event Description	Action Performed
VS_DONE_TS	Vertex Shader Done	Write ADDRESS to CP_ME_VS_EVENT_ADDR FIFO
	(VSD)	Write DATA to CP_ME_VS_EVENT _DATA FIFO
		Write the EVENT_INITIATOR to the VGT_EVENT_INITIATOR register.
		A VsDone Event from the SQ will then generate a DWORD
		write of the DATA to the ADDRESS.
PS_DONE_TS	Pixel Shader Done	Write ADDRESS to CP_ME_PS_EVENT_ADDR FIFO
	(PSD)	Write DATA to CP_ME_PS_EVENT _DATA FIFO
		Write the EVENT_INITIATOR to the VGT_EVENT_INITIATOR register.
		A PsDone Event from the SQ will then generate a DWORD
		write of the DATA to the ADDRESS.
CACHE_FLUSH_TS	Cache Flush Done	Write ADDRESS to CP_ME_CF_EVENT_ADDR FIFO
CACHE_FLUSH_AND_INVALIDATE_TS	(CFD)	Write DATA to CP_ME_CF_EVENT_DATA FIFO
		Write the EVENT_INITIATOR to the VGT_EVENT_INITIATOR register.
		A pulse on the RC_CP_cache_flush signal will then generate a
		DWORD write of the DATA to the ADDRESS.
SCREEN_EXT_RPT	Screen Extent Report	Sends Report signal to HZ, which responds be sending 3 pieces of Data
		that are written to memory at Address, Address+1 & Address+2.
ZPASS_DONE	Z-Pass Done	Clears the context valid flag, which in turn will cause the context to be
		rolled on the next update to state.
Others	Others	CP Writes EVENT_INITIATOR to the VGT_EVENT_INITIATOR register.

Ordinal	Field Name	Description		
1	[HEADER]	Header of the packet		
2	[CNTR_SEL	CNTR_SEL[31] - Applies only to the Cache_Flush_Ts, Cache_Flush_and_Inv_Ts, VS_Done_Ts		
	SWM_SEL	& PS_Done_Ts events.		
	EVENT_INITIATOR]	0 - Send DATA; 1 - Send current CP_PROG_COUNTER value.		
		SWM_SEL[30] – Applies only to the shader done events.		
		0 - CP_ME_VS PS_EVENT_ADDR DATA; 1 - CP_ME_VS PS_EVENT_ADDR DATA_SWM		
		EVENT_INITIATOR[5:0] – Defined in the Crayola VGT Specification.		
		The CP writes this value to the VGT_EVENT_INITIATOR register for the assigned context.		
3	[ ADDRESS ]	ADDRESS[31:2] – DWORD address in memory.		
		ADDRESS[1:0] – SWAP Used for Memory Write.		
		Driver should only supply this ordinal for time stamp & screen extent report events.		
4	[DATA]	Data [31:0] value that will be written to memory when event occurs.		
		Driver should only supply this ordinal for time stamp events.		

# 6.6.9 EVENT\_WRITE\_SHD – Shader Done

### Functionality

The CP will generate the event given in the packet by writing to the VGT EVENT INITIATOR register.

It will also set up a write to memory (timestamp) that will occur at the completion of the specified event.

When the Source bit in ordinal 2 is set, it will write to the software managed event address & data registers rather than the hardware managed registers.

When the counter select (CNTR\_SEL) bit is set in ordinal 2, it will select the current value in CP\_PROG\_COUNTER rather than the embedded packet data.

When the software management select (SWM\_SEL) bit is set, it will write to the software managed event address & data registers rather than the hardware managed registers.

This packet is not supported within a Real-Time stream.

### Pseudopodia

The CP decodes the EVENT\_TYPE of the EVENT\_INITIATOR DWORD and performs the actions listed below:

Event Code	Event Description	Action Performed
VS_DONE_TS	Vertex Shader Done (VSD)	Write ADDRESS to CP_ME_VS_EVENT_ADDR FIFO Write DATA to CP_ME_VS_EVENT_DATA FIFO Write the EVENT_INITIATOR to the VGT_EVENT_INITIATOR register. A VsDone Event from the SQ will then generate a DWORD write of the DATA to the ADDRESS.
PS_DONE_TS	Pixel Shader Done (PSD)	Write ADDRESS to CP_ME_PS_EVENT_ADDR FIFO Write DATA to CP_ME_PS_EVENT_DATA FIFO Write the EVENT_INITIATOR to the VGT_EVENT_INITIATOR register. A PsDone Event from the SQ will then generate a DWORD write of the DATA to the ADDRESS.

Ordinal	Field Name	Description
1	[HEADER]	Header of the packet
2	[CNTR_SEL	CNTR_SEL[31] -
	SWM_SEL   EVENT_INITIATOR]	0 - Send DATA; 1 - Send current CP_PROG_COUNTER value. SWM_SEL[30] -
		0 – CP_ME_VS PS_EVENT_ADDR DATA; 1 – CP_ME_VS PS_EVENT_ADDR DATA_SWM
		EVENT_INITIATOR[5:0] - Defined in the Crayola VGT Specification.
		The CP writes this value to the VGT_EVENT_INITIATOR register for the assigned context.
3	[ ADDRESS ]	ADDRESS[31:2] – DWORD address in memory.
		ADDRESS[1:0] – SWAP Used for Memory Write.
4	[DATA]	Data [31:0] value that will be written to memory when event occurs.

# 6.6.10 EVENT\_WRITE\_CFL – Cache Flush

# Functionality

The CP will generate the event given in the packet by writing to the VGT\_EVENT\_INITIATOR register. It will also set up a write to memory (timestamp) that will occur at the completion of the specified event.

When the counter select (CNTR\_SEL) bit in ordinal 2 is set, it will select the current value in CP\_PROG\_COUNTER rather than the embedded packet data.

This packet is not supported within a Real-Time stream.

# Pseudopodia

The CP decodes the EVENT\_TYPE of the EVENT\_INITIATOR DWORD and performs the actions listed below:

Event Code	Event Description	Action Performed
CACHE_FLUSH_TS CACHE_FLUSH_AND_INVALIDATE_TS	Cache Flush Done (CFD)	Write ADDRESS to CP_ME_CF_EVENT_ADDR FIFO Write DATA to CP_ME_CF_EVENT_DATA FIFO Write the EVENT_INITIATOR to the VGT_EVENT_INITIATOR register. A pulse on the RC_CP_cache_flush signal will then generate a DWORD write of the DATA to the ADDRESS.

Ordinal	Field Name	Description
1	[HEADER]	Header of the packet
2	[ CNTR_SEL   EVENT_INITIATOR]	CNTR_SEL[31] – Selects between supplied data and current programmable counter value to be written out to the supplied address. 0 - Send DATA; 1 - Send current CP_PROG_COUNTER value. EVENT_INITIATOR[5:0] – Defined in the Crayola VGT Specification. The CP writes this value to the VGT_EVENT_INITIATOR register for the assigned context.
3	[ ADDRESS ]	ADDRESS[31:2] – DWORD address in memory. ADDRESS[1:0] – SWAP Used for Memory Write.
4	[DATA]	Data [31:0] value that will be written to memory when event occurs.

# 6.6.11 EVENT\_WRITE\_SER – Screen Extent Report

# Functionality

The CP will generate the SCREEN\_EXT\_RPT event by writing to the VGT\_EVENT\_INITIATOR register.

This packet is not supported within a Real-Time stream.

# Pseudopodia

The CP decodes the EVENT\_TYPE of the EVENT\_INITIATOR DWORD and performs the actions listed below:

Event Code	Event Description	Action Performed
SCREEN_EXT_RPT	1	Sends Report signal to HZ, which responds be sending 3 pieces of Data
		that are written to memory at Address, Address+1 & Address+2.

Ordinal	Field Name	Description
1	[HEADER]	Header of the packet
2	[EVENT_INITIATOR]	EVENT_INITIATOR[5:0] – Defined in the Crayola VGT Specification.
		The CP writes this value to the VGT_EVENT_INITIATOR register for the assigned context.
3	[ ADDRESS ]	ADDRESS[31:2] – DWORD address in memory.
		ADDRESS[1:0] – SWAP Used for Memory Write.

# 6.6.12 EVENT\_WRITE\_ZPD – Z-Pass Done

### Functionality

The CP will generate the event given in the packet by writing to the VGT\_EVENT\_INITIATOR register.

Note that the zpass\_done event effects the current context.

This packet is not supported within a Real-Time stream.

### Pseudopodia

The CP decodes the EVENT\_TYPE of the EVENT\_INITIATOR DWORD and performs the actions listed below:

Event Code	Event Description	Action Performed
ZPASS_DONE	Z-Pass Done	Clears the context valid flag, which in turn will cause the context to be rolled on the next update to state.

Ordinal	Field Name	Description
1	[HEADER ]	Header of the packet
2	[EVENT_INITIATOR]	EVENT_INITIATOR[5:0] – Defined in the Crayola VGT Specification. The CP writes this value to the VGT_EVENT_INITIATOR register for the assigned context.



# 6.6.13 REG\_TO\_MEM

# Functionality

This command packet provides the opportunity to write a memory location with data that is read from a memory-mapped register. The command packet specifies the source register address and the destination memory address.

Note: As an alternate or for multiple register-to-memory transfers, the DMA engine in the CP can be used.

This packet can be executed within a Real-Time stream. The read operations will pass through the Real-Time path of the RBBM.

Ordinal	Field Name	Description	
1	[HEADER]	Header of the packet	
2	[REG_ADDR  ]	Bits 31:15 – Reserved	
		REG_ADDR[14:0] – Memory-Mapped DWORD Address of register.	
3	[ ADDRESS ]	ADDRESS[31:2] DWORD-Aligned Address of destination memory location.	
		ADDRESS[1:0] SWAP Code Used for Memory Write.	



# 6.6.14 WAIT\_FOR\_IDLE

# Functionality

Wait for the non-Real Time portion of the graphics pipe to be idle.

The WAIT\_FOR\_IDLE packet cannot be used within a Real-Time stream.

# Microcode Pseudopodia:

The microcode writes a value of 0x00000001 to the NQWAIT\_UNTIL register to force the RBBM to wait for graphics pipe to be idle and the Command FIFO in the RBBM to be empty before transferring any more data to the register backbone. Command packets placed after this one will stall until the wait condition is satisfied.

Note that this is different than using a WAIT\_UNTIL write because the data stall point is before the Command FIFO and Event Engine in the RBBM. See the RBBM Specification for more details on the NQWAIT\_UNTIL function.

### Format

Ordinal	Field Name	Description
1	[HEADER]	Header field of the packet.
2	[Dummy Field]	Dummy field. Any value can be placed in this field.

# 6.6.15 CP\_INTERRUPT

# Functionality

Sets the interrupt status corresponding to the stream where the CP\_INTERRUPT packet was parsed as indicated by the INT\_ID field in ordinal 2.

This provides the ability for the Driver to identify the stream that generates the interrupt. Because the Driver puts this packet in the command stream, it can also use the interrupt as an "almost-finished-parsing" flag from the CP if it is placed near the end of a command stream.

Ordinal	Field Name	Description	
1	[HEADER]	Header field of the packet.	
2	[INT_ID]	The Driver must set the appropriate interrupt bit.	
		For Non-Real-Time streams:	
		Bit 31 - Interrupt for Ring Buffer	
		Bit 30 - Interrupt for Indirect Buffer #1	
		Bit 29 - Interrupt for Indirect Buffer #2	
		Bit 28:0 - Reserved	
		For Real-Time Steams:	
		Bits 31:16 – Reserved	
		Bit 15 – Interrupt for RTS#15	
		Bit 14 – Interrupt for RTS#14	
		Bit 13 – Interrupt for RTS#13	
		Bit 12 – Interrupt for RTS#12	
		Bit 11 – Interrupt for RTS#11	
		Bit 10 – Interrupt for RTS#10	
		Bit 9 – Interrupt for RTS#9	
		Bit 8 – Interrupt for RTS#8	
		Bit 7 – Interrupt for RTS#7	
		Bit 6 – Interrupt for RTS#6	
		Bit 5 – Interrupt for RTS#5	
		Bit 4 – Interrupt for RTS#4	
		Bit 3 – Interrupt for RTS#3	
		Bit 2 – Interrupt for RTS#2	
		Bit 1 – Interrupt for RTS#1	
		Bit 0 – Interrupt for RTS#0	



DOCUMENT-REV. NUM.

## 6.6.16 VIZ\_QUERY

### Functionality

This packet contains Viz Query information indicating the beginning and ending of the Viz Query extent (bounding box) processing. The CP uses this packet to set its internal Viz Query status.

The CP maintains the following set of status for each of the 64 Viz Queries

- 1. A "DISCARD" bit Default to "0" on reset.
- 2. A "End\_Received" (END\_RCVD) bit Default to "0" on reset.

The CP does the following for a Viz\_Query packet for "Begin" (i.e. VIZQ\_END = 0):

- 1. If the "END\_RCVD" bit is already set for the ID (i.e. CP is expecting status from the Scan Converter) then the CP waits. Note: The SC *must* return a visibility result to the CP for every "Viz\_Query End" event otherwise the chip may hang.
- 2. Otherwise:
  - a. The "DISCARD" bit is cleared (KEEP is assumed)
  - b. The CP issues a "Viz Query Begin" event. This is a write to the *VGT\_EVENT\_INITIATOR* register with the EVENT\_ID set to "Viz Query Begin" by the Micro Engine (ME).

Note that the Scan Converter resets its visibility result when it receives the "Viz Query Begin" event.

Note that the Driver writes to the PA\_SC\_VIZ\_QUERY register to set the ID of the Viz Query for the Scan Converter.

The CP does the following for a Viz\_Query packet with the "VIZQ\_END" flag set.

- 1. Set the corresponding "END\_RCVD" bit by the Pre-Fetch Parser (PFP). This will stall the next Viz\_Query "BEGIN" packet until the status is sent back from the SC.
- 2. Create a "Viz Query End" event. This is a write to the VGT\_EVENT\_INITIATOR register with the EVENT\_ID set to "Viz Query End" by the ME.

The visibility results are sent back to the CP via a dedicated interface from the Scan Converter (SC). When the CP receives a transfer from the SC, it does the following:

- 1. Clears the corresponding "END\_RCVD" bit for the Viz Query.
- 2. Sets the "DISCARD" bit to the value provided by the SC.

Note that the PFP forwards the <u>entire</u> packet to the ME. The ME generates the event initiators based on the whether it is a "begin" or "end" packet.

The context is marked "dirty" when this packet is processed because the Viz Query events use state when processed.

This packet cannot be included in a Real-Time Stream.

### Packet Format

Ordinal	Field Name	Description
1	[HEADER]	Header of the packet
2	[VIZQ_END]	Viz Query Information:
	VIZQ_ID]	Bit 8 VIZQ_END: Flag indicating END of a Viz Query Extent Processing.
		$0 \Rightarrow Begin$
		$1 \Longrightarrow End$
		Bits 5:0VIZQ_ID: Event Code $- 0$ to $63 - of$ visibility bits to test.



## 6.7 MPEG PACKETS

## 6.7.1 MPEG\_INDEX

## Functionality

Packed register writes for MPEG and Generation of Indices.

The packet format has changed since R300: Mask and "Dummy" DWORDs have been removed and the Draw Initiator is a new format.

This packet is not allowed within a Real-Time stream. This restriction is not however because of the CP or RBBM.

## Microcode Pseudopodia:

- 1. Write the DRAW\_INITIATOR to the VGT\_DRAW\_INITIATOR register for the assigned context.
- 2. For each "first index", generate other two indices for the rectangle list and output all indices to the VGT\_IMMED\_DATA register.
- 3. Discard any values after the indices in the command packet.

Ordinal	Field Name	Description
1	[HEADER]	Header field of the packet.
2	[ DRAW_INITIATOR ]	Written Unconditional to VGT_DRAW_INITIATOR register The Prim_Type should be a DI_PT_RECTLIST. See the VGT Specification for details.
3	[ NUM_INDICES ]	Number of Index Base Values (0x0001 to 0x3FFF)
4 to 4+(NUM_INDICES-1)	[ 32-Bit INDEX ]	First Index of Quad. (0x00000000 to 0xFFFFFFD) For each "First Index", CP will generate the other 2 indices and output: FIRST_INDEX FIRST_INDEX+1 FIRST_INDEX+2
		All indices are written to the VGT_IMMED_DATA register.



## 6.8 MISCELLANEOUS PACKETS

## 6.8.1 NOP

### Functionality

Skip a number of DWORDs to get to the next packet.

### Pseudocode:

The Pre-Fetch Parser (PFP) just discards the data in the packet. No data is sent out of the Command Processor (CP).

Format
--------

Ordinal	Field Name
1	[HEADER]
2	{DATA_BLOCK}

### DATA\_BLOCK

This field may consist of a number of DWORDs, and the content may be anything.

## 6.8.2 INDIRECT\_BUFFER

### Functionality

This packet is used for dispatching Indirect Buffers. This more easily allows the Pre-Fetch Parser (PFP) to recognize indirect buffer dispatches.

Whether an Indirect Buffer #1 or Indirect Buffer #2 is fetched is dependant on the context of this packet. If this packet is in the Primary (Ring) Buffer, the Indirect Buffer #1 is fetched. If the packet is in the Indirect Buffer #1, the Indirect Buffer #2 is fetched. The difference is only in the parsing priority of the data stream and the storage location of the pre-fetched data in the CP. Indirect Buffer #2 commands have a higher priority than Indirect Buffer #1 commands.

Included in this packet is the Multi-Pass enable control. If this bit is set, the PFP will stop parsing consecutive commands and instead wait for the Continue/Loop signal to be asserted by the Scan Converter (See the CP Unit Specification for the signal interface). If the Loop signal is asserted, the PFP will re-fetch the indirect buffer and it will be re-processed by the CP. If the Scan Converter tells the CP to continue, the PFP will resume pre-parsing of the command stream.

Note that the CP still supports the dispatching of indirect buffers via Type-0 packets for legacy support. See the Packet Restrictions section of this document for more details.

This packet is not allowed within a Real-Time Stream.

Ordinal	Field Name	Description
1	[HEADER]	Header of the packet
2	[IB_BASE]	Indirect Buffer Base Address [31:5] – Double-Octword-Aligned
3	[MULTIPASS   IB_SIZE]	MULTIPASS [31] – Set to tell the CP that this Indirect Buffer is a Multi-Pass operation.
		Indirect Buffer Size [19:0] – Size of the Indirect Buffer in DWORDs.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
9 November, 2001	14 June, 2017	Version 0.40	71 of 81

## 6.8.3 INDIRECT\_BUFFER\_PFD

### Functionality

This packet has the same functionality as the INDIRECT\_BUFFER packet, except that the initiation of the indirect buffer fetch is pipelined out of the CP, through the RBBM, and then back to the CP via the Global Register Bus. The fetching of the indirect buffer will be not start until the CP receives the initiation (Base and Size) from the Global Register Bus.

This allows the fetching of the indirect buffer to be stalled by WAIT\_UNTIL conditions in the RBBM. One usage of this packet is as follows:

- 1. HostData\_Blt packet to move an indirect buffer from AGP to Local Memory.
- 2. Type-0 packet to WAIT\_UNTIL register in RBBM with the Wait\_IdleClean bit set.
- 3. Indirect Buffer PFD packet to initiate the fetching and processing of the indirect buffer packet moved in step #1.

The usage of the Indirect\_Buffer\_PFD packet in this case along with the Wait\_IdleClean causes the CP to not fetch the indirect buffer until after it is moved to Local Memory.

This packet is not allowed within a Real-Time Stream.

Ordinal	Field Name	Description	
1	[HEADER]	Header of the packet	
2	[IB_BASE]	Indirect Buffer Base Address [31:5] – Double-Octword-Aligned	
3	[MULTIPASS   IB_SIZE]	MULTIPASS [31] – Set to tell the CP that this Indirect Buffer is a Multi-Pass operation.	
		Indirect Buffer Size [19:0] – Size of the Indirect Buffer in DWORDs.	

A CONTRACT	0
	n
100000000000000000000000000000000000000	

## 6.8.4 IB\_PREAMBLE

### Functionality

This packet should be placed at the start of Indirect Buffers if the IB\_START\_CHECK\_ENABLE bit is set in the CP\_ME\_CNTL register. The Micro Engine (ME) in the CP will check for this packet following an IB\_PREFETCH\_START packet and assert an error (IB\_ERROR) interrupt if this is not present.

This provides some level of protection against parsing of bad data representing an indirect buffer. See the Error Checking section of the CP Unit Specification for details.

If the micro engine encounters this packet when the IB\_START\_CHECK\_ENABLE bit is not set, the packet will be discarded.

The IB\_PREAMBLE packet is not allowed within a Real-Time Stream.

### Format

Ordinal	Field Name	Description
1	[HEADER]	Header of the packet
2	[CHECKSUM0]	Needs to be 0x12B9B0A1 (π * 100,000,000)
3	[CHECKSUM1]	Needs to be 0x1033C4D6 (e * 100,000,000)

## 6.8.5 LOAD\_EXECUTE – Not Currently Supported

### Functionality

### \*\* Experimental Use Only for CRAYOLA \*\*

Load CP executable code into the Micro Engine's instruction RAM and begins executing the code.

The CP's Pre-Fetch Parser (PFP) issues the fetch request for the code to the CP's command stream fetcher and inserts a MICRO\_PREFETCH instruction into the command stream. The MICRO\_PREFETCH instruction tells the Micro Engine (ME) to load the code from the state buffer into the ME's instruction RAM and then jump to the code.

The current instruction pointer (IP or IP\_RT) is pushed onto the return stack before jumping to the packet's code. On a return from the executable, the CP will restore this value to the ME's Instruction Pointer from the return stack. The last micro instruction therefore must be: "RTN". See the CP Unit specification for details.

This packet is allowed within a Real-Time stream. Separate instruction RAM is available for both normal and Real-Time operations.

Ordinal	Field Name	Description
1	[HEADER ]	Header of the packet
2	[ CODE_ADDRESS ]	Double-Octword-Aligned Address [31:5] of location of executable code in memory.
3	[ CODE_SIZE ]	Size [5:0] of executable in DWORDs.
		The CP supports up to 64 micro instructions.
		The loading of the micro-instructions will unconditionally write code that was
		previously fetched.



DOCUMENT-REV. NUM.

## 6.8.6 *ME\_INIT*

### Functionality

The ME\_INIT packet should be sent to the CP immediately after loading the microcode and enabling the Micro Engine (ME). The packet should be sent for both a non-RT and the RT micro engines. This Type-3 packet is used by the ME to initialize internal state information that is used by other packets.

When processed in a <u>non-Real-Time stream</u>, the packet has the side affect of invalidating the matching pointers in the Pre-Fetch Parser and clearing the constant and incremental register write enables.

# Note: If the ME\_INIT packet changes the MAX\_CONTEXT value then it needs to be proceeded with an INVALIDATE\_STATE packet with a full mask to invalidate the matching pointers for sub-block, instruction, and constant reuse.

The packet is used to:

- 1. Enable / Disable Real-Time streams (Non-RT ME Only):
  - a. If the current non-real-time context is '0', the CP will wait for context '1' to be idle, then copy from '0' to '1' before allowing real-time processing. The real-time enable flag is visible in the CP\_STATE\_CNTL register.
  - b. If context '0' is not the current context, but is being used as a non-real-time context, then the CP will wait for context '0' to be idle.
- 2. Enabled/Disable 2D and 3D Implicit Synchronization (Non-RT ME Only):
- 3. Sub-Block Offset Values -- SUBBLK 0 GFX OFFSET, ..., SUBBLK 7 GFX OFFSET (Unique to each Non-RT and RT ME).
- 4. Set-up the Instruction Memory partitioning parameters (Unique to each Non-RT and RT ME). <u>Note that the pixel shader start address must be</u> greater than the vertex shader start address.
  - a. Write Vertex Shader Base to ME's DMA engine.
  - b. Write Pixel\_Shader\_Base-1 to ME's DMA engine (Vertex\_Shader\_End).
  - c. Write Pixel\_Shader\_Base to ME's DMA engine.
  - d. Write the Pixel\_Shader\_End with the value: 0x1FFFC (End of Memory Map)
- 5. Maximum Context {0...7} in the Chip. Writing the MAX\_CONTEXT also has the following side affects:
  - a. Set the Context Dirty flag.
  - b. Sets the Current Context to:
    - i. Zero if Real-Time is Disabled
    - ii. One if Real-Time is Enabled
  - c. Resets the Dirty Rectangle for 2D Coherency Control (See the 2D Implementation Spec for Details):
    - i. Dirt\_Left = Dirt\_Top = -8,192
    - ii. Dirt\_Right = Dirt\_Bottom = +8,191
- 6. Write Confirm Interval Number of DWORD writes CP should send to MC between issuing a Write Confirmation. \*\* Experimental for CRAYOLA. Microcode currently discards this value as of 02-23-2003. Microcode may be written in the future to take advantage of this parameter. \*\*
- 7. NQ Select and External Memory SWAP control
  - a. NQ Select Setting for sending transactions through the Queued/Non-Queued Path through the RBBM.
  - b. External Memory Swap Swap Code that ME will use 2D Brush, Palette, and Immediate Data as well as Constant and Header Dump writes.
- 8. Error Detection Control Booleans (Unique to each Non-RT and RT ME). Note: This feature degrades performance and is therefore used for debug only. To use, the microcode must be recompiled with UCODE\_DEBUG defined.
  - a. Reserved Check Enable
  - b. IB\_Start\_Check\_Enable
  - c. Protected\_Mode\_Enable
  - d. Protected Mode Address
  - e. Check for Type-0 Packets in Indirect Buffers.
- 9. Header Dump Parameters CP will write the headers of the packets to external memory for debug. Note: This feature degrades performance and is therefore used for debug only. To use, the microcode must be recompiled with UCODE\_DEBUG defined.
  - a. Header\_Dump\_Enable
  - b. Header\_Dump\_Base[31:12] Base Address in External Memory where to write the packet headers.
  - c. Header\_Dump\_Swap[1:0] Swap Control for Header Dump.
  - d. Header Dump Size[29:0] Size of Allocated External Memory in DWORDs
- 10. Microcode Reset Control
  - a. Set to clear areas in micro engines scratch memory. This should only be set on the first ME\_INIT packet submitted.

64	

## ORIGINATE DATE 9 November, 2001

rdinal	Field Name	Description
1	[HEADER]	Header of the packet
2	[ MASK ]	DWORD Mask.
		Bits 31:10 – Reserved
		Bit 9 - Microcode Default Reset Control (No Ordinals are Associated with this Bit) (Non-RT Only)
		Bit 8 – Header Dump Present
		Bit 7 – Error Detection Control Booleans Present
		Bit 6 – Non-Queued Flag and External Memory Swap Present
		Bit 5 – Wait Confirm Interval Present.
		Bit 4 – Maximum Contexts Present (Non-RT Only)
		Bit 3 – Instruction Memory Thresholds Present
		Bit 2 – Sub-Block Offsets Present – RT can have separate offsets than Non-RT
		Bit 1 – 2D/3D Implicit Synchronization Present (Non-RT Only)
		Bit 0 - Real-Time Enable/Disable Present (Non-RT Only)
3	[ RT ENABLE ]	Real-Time Enable / Disable
		Bits 31:1 – Reserved
		Bit 0 - Real-Time Enable. Set to enable, clear to disable real-time stream processing.
4	[ ISYNC 2D to 3D	Bits 31:2 – Reserved
	ISYNC_3D_to_2D]	Bit 1 – ISYNC_2D_to_3D: Any 3D processing stalls if 2D operation is in-progress.
		Bit 0 – ISYNC 3D to 2D: Any 2D processing stalls if 3D operation is in-progress.
5	[SUBBLK 0 GFX OFFSET]	Bits 31:10 – Reserved
~	[bobbar_o_orre_orrebr]	Bits 9:0 – DWORD Offset in GFX Decode Space for the Sub-Block.
6	[SUBBLK 1 GFX OFFSET]	Bits 31:10 – Reserved
0	[bebbek_1_ork_orrel1]	Bits 9:0 – DWORD Offset in GFX Decode Space for the Sub-Block.
7	[SUBBLK_2_GFX_OFFSET]	Bits 31:10 – Reserved
/	[SOBBLK_2_OFX_OFFSET]	Bits 9:0 – DWORD Offset in GFX Decode Space for the Sub-Block.
8	[ SUBBLK 3 GFX OFFSET ]	Bits 31:10 – Reserved
δ	[SUBBLK_3_GFX_OFFSET]	
-		Bits 9:0 – DWORD Offset in GFX Decode Space for the Sub-Block.
9	[SUBBLK_4_GFX_OFFSET]	Bits 31:10 – Reserved
		Bits 9:0 – DWORD Offset in GFX Decode Space for the Sub-Block.
10	[SUBBLK_5_GFX_OFFSET]	Bits 31:10 – Reserved
		Bits 9:0 – DWORD Offset in GFX Decode Space for the Sub-Block.
11	[ SUBBLK_6_GFX_OFFSET ]	Bits 31:10 – Reserved
		Bits 9:0 - DWORD Offset in GFX Decode Space for the Sub-Block.
12	[ SUBBLK_7_GFX_OFFSET ]	Bits 31:10 – Reserved
		Bits 9:0 – DWORD Offset in GFX Decode Space for the Sub-Block.
13	[ VERTEX_SHADER_BASE	Instruction Memory Thresholds
	PIXEL_SHADER_BASE ]	Bits 31:28 – Reserved
		Bits 27:16 – Vertex Shader Start Address in Instructions.
		Bit 15:12 – Reserved
		Bits 11:0 – Pixel Shader Start Address in Instructions ( <i>Must be greater than the Vertex Shader Start</i> ).
		These values must be programmed for Real-Time for correct operation of the Real-Time DMA Engine.
14	[ MAX_CONTEXT ]	Bits 31:3 – Reserved
		Bits 2:0 – Maximum Context in Chip. Values are 0 to 7
		Note that if real-time is enabled, it takes Context 0 away from non-RT processing.
15	[WC_INTERVAL]	Bits 31:8 – Reserved
		Bits 7:0 - Write Confirm Interval
16	[NQ_DEFAULT	Bit 31 – Non-Queued RBBM Path. Defaults to "Queued" at reset in hardware.
	EXTERNAL_MEM_SWAP ]	0 => All transactions from the Micro Engine will go through the RBBM's Queued path.
		1 => All transactions from the Micro Engine will go through the RBBM's Non-Queued Path.
		Bits 30:2 – Reserved
		Bits 1:0 - Swap Code Used for the following transactions:
		2D Brush, Palette, and Immediate Data Writes
		Constant Data Writes
17	Reserved Check Enable	Bit 31 – Reserved Check Enable : Enable reserved bit checking (Degrades Performance).
* 1	B Start Check Enable	Bit 30 – IB Start Check Enable : Enable checking for pre-amble at start of IB.
	Protected Mode Enable	Bit 29 – Protected Mode Enable : Enable protected mode.
	T01 in IB Interrupt Enable	Bit 29 – Protected_Mode_Enable : Enable protected indue. Bit 28 – Enable Interrupting if Type-0 / Type-1 found in Indirect Buffer (Degrades Performance).
	T01 in IB Stop Enable	Bit 27 – Enable Stopping if Type-0 / Type-1 Packet found in Indirect Buffer(Degrades Performance).
	Protected_Mode_Address]	Bits 26:15 – Reserved
	Totected_Mode_Address J	Bits 20:15 – Reserved Bits 14:0 Protected Mode Address : DWORD address. All addresses below this are protected.
1.0	[Harden Down D	
18	[Header_Dump_Base	Header_Dump_Base[31:12] – Base Address of external memory location where CP will dump PM4 Headers.
	Header_Dump_Swap]	Bits 11:2 – Reserved: Should be set to zero.
		Header_Dump_Swap[1:0] – Swap Code Used When Writing Headers to Memory.
19	[Header_Dump_Enable	Header_Dump_Enable[31] - Enable Writing PM4 Headers to Memory for Debug (Degrades Performance).
	Header Dump Size	Bit 30 – Reserved.



## 6.8.7 FIX2FLT\_REG

Converts an integer value (0 to 255) to IEEE floating point and writes to the specified register.

The DWORD register address is only valid up to address 0x1FFF (Byte Address 0x7FFC). The packet cannot write into the context-based registers, constants, or instruction memory of the CRAYOLA.

Ordinal	Field Name	Description
1	[ HEADER ]	Header of the packet
2	[ REGISTER_ADDR ]	Bits 31:13 Reserved
		REGISTER_ADDR[12:0] – DWORD address of the destination register in the address map.
3	[ FIXED_VALUE ]	Bits 31:8 – Reserved
		FIXED_VALUE[7:0] – 8-bit Integer Value (0 to 255).

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
9 November, 2001	14 June, 2017	Version 0.40	76 of 81

## 6.8.8 SET\_BIN\_MASK

Used with SET\_BIN\_SELECT packet to setup the predication test.

The SET\_BIN\_MASK packet sets two consecutive 32-bit registers CP\_BIN\_MASK\_LO and CP\_BIN\_MASK\_HI. The combined 64-bit value specifies the current driver defined bin category.

The CP's Prefetch Parser compares the CP\_BIN\_MASK and CP\_BIN\_SELECT registers to determine whether subsequent predicated packets are processed. The comparison tests consists of a bitwise AND operation followed by an OR reduce operation on the result to detect if any of the bits are set.

If any bits are set, the predicated packet is processed; otherwise the predicated packet is skipped.

Ordinal	Field Name	Description
1	[ HEADER ]	Header of the packet
2	[BIN_MASK_LO]	Set BIN_MASK_LO[31:0] register to value supplied.
3	[BIN_MASK_HI]	Set BIN_MASK_HI[31:0] register to value supplied.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
9 November, 2001	14 June, 2017	Version 0.40	77 of 81

## 6.8.9 SET\_BIN\_SELECT

Used with SET\_BIN\_MASK packet to setup the predication test.

The SET\_BIN\_SELECT packet sets two consecutive 32-bit registers CP\_BIN\_SELECT\_LO and CP\_BIN\_SELECT\_HI. The combined 64-bit value specifies the bin category of the subsequent command stream data.

The CP's Prefetch Parser compares the CP\_BIN\_MASK and CP\_BIN\_SELECT registers to determine whether subsequent predicated packets are processed. The comparison test consists of a bitwise AND operation followed by an OR reduce operation on the result to detect if any of the bits are set.

If any bits are set, the predicated packet is processed; otherwise the predicated packet is skipped.

Ordinal	Field Name	Description
1	[ HEADER ]	Header of the packet
2	[BIN_SELECT_LO]	Set BIN_SELECT_LO[31:0] register to value supplied.
3	[BIN_SELECT_HI]	Set BIN_SELECT_HI[31:0] register to value supplied.

	4 7
V 🖌	
L ANN	

# 6.9 INTERNAL CP PACKETS

The Pre-Fetch Parser (PFP) generates Type-3 packets, which are not accessible by the Driver. These packets are only used internal to the CP for the PFP to communicate to the Micro Engine (ME).

## 6.9.1 IB\_PREFETCH\_START

The IB\_PREFETCH\_START packet is generated by the PFP when it detects an indirect buffer initiation in either the Ring or IB1 command streams. The packet tells the Micro Engine to start processing packets from the next-most priority queue.

If processing from Ring, start processing from IB1.

If processing from IB1, start processing from IB2.

## Format

Ordinal	Field Name	Description		
1	[HEADER]	Header of the packet		
2	[DUMMY]	The micro engine ignores this field.		
		The Pre-Fetch Parser puts 0xdeadbeef into this field.		

## 6.9.2 IB\_PREFETCH\_END

The IB\_PREFETCH\_END packet is generated by the PFP when it detects the end of a pre-fetched indirect buffer. The PFP inserts this at the end of the fetched indirect buffer to tell the ME to go back to process the initiating stream (See IB\_PREFETCH\_START).

### Format

Ordinal	Field Name	Description
1	[HEADER]	Header of the packet
2	[DUMMY]	The micro engine ignores this field.
		The Pre-Fetch Parser puts 0xdeadbeef into this field.

## 6.9.3 SUB-BLOCK\_PREFETCH

The SUB-BLOCK\_PREFETCH packet is generated by the PFP when it is processing a SET\_STATE packet and the sub-block needs to be fetched. The packet identifies which sub-block is to be updated (SUBBLK\_ID) and the DWORD count. The ordinal corresponding to each sub-block id is sent only when a mismatch occurs, thus the number of ordinals sent varies with each Set\_State packet. The last ordinal sent will have the END\_PACKET bit set. The fetched data is returned to the Ring/IB state data queue. Up to 128 DWORDs can be fetched per sub-block as indicated in the Set\_State packet.

Ordinal	Field Name	Description
1	[HEADER]	Header of the packet
2-to-N	[SUBBLK_ID]	Bit 31:27 – Reserved
	COUNT]	SUBBLK_ID[26:24] – Sub-Block Id 0-7
		Bit 23:8 – Reserved
		COUNT[7:0] – Number of DWORDs to take from the State Queue.
N+1	[END_PACKET]	Bit 31 – END_PACKET
		Bit 30:0 – Reserved

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
9 November, 2001	14 June, 2017	Version 0.40	79 of 81

## 6.9.4 CONST\_PREFETCH

The CONST\_PREFETCH packet is generated by the PFP when it is processing a LOAD\_CONSTANT\_CONTEXT packet and the constant data needs to be fetched. The packet identifies which constant is to be updated and the DWORD count. The LCC packet can repeat the set of CONST\_OFFSET & NUM\_DWORDS ordinals (the other fields remain constant for the duration of the packet). When this occurs, they will be repeated also in the CONST\_PREFETCH packet. The last ordinal sent must have the END\_PACKET bit set. The fetched data is returned to the state data queue.

### Format

Ordinal	Field Name	Description
1	[ HEADER ]	Header of the packet
2	[BASE_ADDR]	BASE_ADDR [31:13] – Base address for the block in Memory from where the CP will fetch the constants.
3-to-N	[CONST_ID]	Bits 31:24 – Reserved
	CONST_OFFSET]	CONST_ID[23:16]
		0x00 – ALU Constant (Vertex and Pixel)
		0x01 – Texture Constant
		0x02 to 0x03 – Reserved
		0x04 – Incremental Register Update.
		0x05 to 0xFF – Reserved
		Bit 15:12 – Reserved
		CONST_OFFSET[10:0] – Offset in DWORDs.
4-to-N+1	[NUM_DWORDS]	Bits 31:12 – Reserved
		NUM_DWORDS[11:0] – Number of DWORDs to take from the state data queue.
N+2	[END_PACKET]	Bits 31 – END_PACKET
		30:24 – Reserved

## 6.9.5 INSTR\_PREFETCH

The Instruction\_Prefetch (INSTR\_PREFETCH) packet is generated by the Pre-Fetch Parser (PFP) when it is processing a Set\_State or Im\_Load packet and the instruction code needs to be fetched.

The packet tells the Micro Engine (ME) to get "INSTR\_SIZE" DWORDs of instruction code from the Ring/IB1 state data queue. It also identifies the code type (VS, PS, or Real-Time/Shared).

The ME maintains the relative start pointers and available counts for the Instruction Memory. The ME will throttle the instruction update until a context is available and there is enough room in the Instruction Memory for the instruction code.

For Real-Time/Shared Code it also includes the INSTR\_START value. This value represents the absolute memory-mapped register address – bits 16:2 of the global register bus address. The start value is written to the SQ\_PS\_PROGRAM register at context #0 for real-time and the instruction size is set to 0x800. The size is not used by the sequencer for real-time so a value of 0x800 is a "don't care".

Ordinal	Field Name	Description
1	[ HEADER ]	Header of the packet
2	[ CODE_ID ]	Bits 31:2 Reserved           CODE_ID[1:0]           00 => Vertex Shader           01 => Pixel Shader           1X => Real-Time / Shared Code
3	[INSTR_START  INSTR_SIZE]	Bit 31:28 Reserved INSTR_START[27:16] Start Address for Real-Time / Shared Code in Instruction Memory. Bits 15:14 Reserved INSTR_SIZE [13:0] - Number of DWORDs for the ME to read from the Ring/IB State Data Queue.

<b>A</b> Îî	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	9 November, 2001	14 June, 2017	Version 0.40	80 of 81

## 6.9.6 INSTR\_MATCH

The Instruction Match (INSTR\_MATCH) packet is generated by the Pre-Fetch Parser (PFP) when it is processing a Set\_State or Im\_Load packet and the instruction code pointer matches the prior pointers (i.e. does not need to be fetched).

The Micro Engine uses this packet to manage the Instruction Memory pointers.

Format

Ordinal	Field Name	Description
1	[ HEADER ]	Header of the packet
2	[ CODE_ID ]	Bits 31:2 Reserved CODE_ID[1:0] 00 => Vertex Shader 01 => Pixel Shader 1X => N/A

## 6.9.7 MICRO\_PREFETCH – Not Currently Supported

### \*\* Experimental Use Only for CRAYOLA \*\*

The MICRO\_PREFETCH instruction tells the Micro Engine (ME) to load the code from the state buffer into the ME's instruction RAM and then jump to the code.

Ordinal	Field Name	Description
1	[ HEADER ]	Header of the packet
2	[ CODE_SIZE ]	Bits 31:6 Reserved CODE_SIZE[5:0] – Number of DWORDs to fetch from State Data Queue and Load Into Micro Instruction RAM.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
9 November, 2001	14 June, 2017	Version 0.40	81 of 81

## 6.9.8 INCR\_UPDT\_STATE

The Incremental Update to State packet is created by the Prefetch Parser when it encounters a Type-0 packet that writes to the  $GFX_DECODE$  space (0x8000-0xFFFF). Its functionality is identical to a Type-0 packet, except that the microengine writes the data to the register address corresponding to the current context. If needed, the microengine will also update the context prior writing out the data.

### Format

Ordinal	Field Name	Description		
1	[ HEADER ]	Header of the packet		
2	[ ONE_REG_WR   BASE_INDEX ]	Bits 31:16 – Reserved Bit 15 – 0:- Write the data to N consecutive registers. 1:- Write all the data to the same register. Bits 14:0 – The BASE_INDEX[14:0] correspond to byte address bits [16:2] and is the DWORD Memory- mapped address.		
4	REG_DATA_1	Data		
N + 1	REG_DATA_N	Data		

## 6.9.9 INCR\_UPDT\_CONST

The Incremental Update to Constants packet is created by the Prefetch Parser when it encounters a Type-0 packet that writes to the Constant Store register space (0x10000-0x13FFF). Its functionality is identical to a Type-0 packet, except that the microengine, if needed, will update the context prior writing out the data.


### Format

Ordinal	Field Name	Description
1	[ HEADER ]	Header of the packet
2	[ ONE_REG_WR   BASE_INDEX ]	Bits 31:16 – Reserved Bit 15 0:- Write the data to N consecutive registers. 1:- Write all the data to the same register. Bits 14:0 – The BASE_INDEX[14:0] correspond to byte address bits [16:2] and is the DWORD Memory- mapped address.
4	REG_DATA_1	Data
N + 1	REG_DATA_N	Data


## 6.9.10 INCR\_UPDT\_INSTR

The Incremental Update to Instructions packet is created by the Prefetch Parser when it encounters a Type-0 packet that writes to the Instruction Store register space (0x14000-0x1ffff). Its functionality is identical to a Type-0 packet, except that the microengine, if needed, will update the context prior writing out the data.

Ordinal	Field Name	Description
1	[ HEADER ]	Header of the packet
2	[ ONE_REG_WR   BASE_INDEX ]	Bits 31:16 – Reserved Bit 15 0:- Write the data to N consecutive registers. 1:- Write all the data to the same register. Bits 14:0 – The BASE_INDEX[14:0] correspond to byte address bits [16:2] and is the DWORD Memory- mapped address.
4	REG_DATA_1	Data
N + 1	REG_DATA_N	Data




Page 267 of 448



Important notes: • Wh and Wv are leps weights of 6b each. • Ws is 12b (e1m11), which is either mip(6)+an(6) or mip(5)+2(6). Doing anisotropic filtering on volume mipmaps still loses 1b of mip, and potentially gives artifacts due to improper accumulation. • For 838 case, we need 196 of accumulation register in order to properly accumulate a monochromatic map (single color blend). This is 8b of source (leps don't introduce fraction), with 11b of Ws precision. Blending different colors together introduces some error, which shows up at the LSB in the 8b leps. This is fine since the result is still going abe between the two endpoints. • The autiplier is 20x11 wover case, but lower resolution where it's less needed. • The adder is 5-terms (1), which requires a 3b carry. • The output the LSB is only 18b. The LSB disappear when accumulated properly. • LowCoder offer up to 8b of additionnal fractional precision (8.8). Mid and HiColor only offer 3 (16.3 or 32.3). MidColor is 16.3 because we require 19b of accumulation for LoColor. In MidColor, those 19b are split into 8+11, hence the 3 additionnal bits, kept in the second accumulator, HColor simply uses the same number of additionnal bits, kept in the same number of hardcoded 0s in the last accumulator add. • Channels can be OR d together in order to construct Mid and HiColor.


ATI Ex. 2067 IPR2023-00922 Page 268 of 448



Important notes: - Wh and WV are lerp weights of 6b each. - Ws is 11b (s1m10), which is either mip(5)+ani(5) or mip(4)+z(6). Doing anisotropic filtering on volume mipmaps still loses 1b of mip, and potentially gives antifacts due to improper accumulation. - For 8886 case, we need 18b of accumulation register in order to properly accumulate a monochromatic map (single color blend). This is 8b of source (lerps don't introduce fraction), with 10b of Ws precision. Blending different colors together introduces some error, which shows up at the LSB in the 6b lerps. This is fine since the result is still gonna be between the two endpoints. - The weighter is 20x10 wwwer resolution where it's less needed.

- The dode is 5-terms (1), which requires a 5 carry: - The adde is 5-terms (1), which requires a 5 carry: - The output is only 180. The LSB dispepar when accumulated properly: - LowColor offer up to 8 to 6 additional https://doi.org/18.0. Mid HColor only offer 2 (16.2 or 32.2); MidColor is 16.2 because we need 18b of accumulation for LoColor. In MidColor, those 18b are split into 8+10, hence the 2 additionnal bits, kept in the bottom accumulator. - LowColor offer up to 8 to 6 additionnal bits in order to align the same number of hardcoded 0s in the last accumulator add. - Channels can be ORd dogether in order to construct Midd and HColor.

ATI Ex. 2067 IPR2023-00922 Page 269 of 448




Important notes: - Wh and WV are lerp weights of 6b each. - Ws is 12b (e1m11), and contains a combination of two aniso(5b), mip(5b). We require 11b for standard 8888 fo

 - For 8888 case, we need 19b of accumulation register in properly accumulate a monochromatic map (single color source (lerps don't introduce fraction), with 11b of Ws pri-different colors together introduces some error, which sh the 8b lerps.


- HiColor could drop 1b of mip when doing volume map, - The multiply spits 27b (16+11), but we need fewer bits ( For HiColor, the multiply could be 20x10, but since we need matter?

For HiColor, the multiply spits 16+9=25b. The 10b are bits, either mp(4) + z(6), or mip(4) + ani(4). Those 10b a channels to the nght. These are split in 8+1, where the E neighbor, but the 1 ends up in the nghtmost unit.
A special 2b adder is used for the last unit in order to an another the split in the nghtmost unit.


ATI Ex. 2067 IPR2023-00922 Page 270 of 448



ATI Ex. 2067 IPR2023-00922 Page 271 of 448




ATI Ex. 2067 IPR2023-00922 Page 272 of 448




ATI Ex. 2067 IPR2023-00922 Page 273 of 448





ATI Ex. 2067 IPR2023-00922 Page 274 of 448



ATI Ex. 2067 IPR2023-00922 Page 275 of 448 Tom Frisinger 11/13/03 v.0.99q

### R400 Floating Point Numerics

Red = open questions/issues, answers/opinions appreciated. Thank you in advance 🕲 32-bit Floating Point Format (32-bit FP) Same as single precision IEEE 754 floating point specification: = sign (1-bit) bit 31 bits 30..23 = exponent (8-bits, biased 127) bits 22..0 = mantissa (23-bits) normalized 32-bit floating point = (-1)^sign \* 1.mantissa \* 2^(exponent + (-bias)) denormalized 32-bit floating point = (-1)^sign \* 0.mantissa \* 2^-126 NaNs (exponent = 0xFF, mantissa != 0x0) (32-bit FP) NaNs are supported and comply with IEEE 754 QNaNs (quiet) = bit 22 = 1, bits 21..0 == any SNaNs (signaling) = bit 22 = 0, bits 21..0 != 0x0 SNaNs and QNaN are referred to collectively as NaNs NaNs propagate unmodified (except for NaN \* 0 = 0 and 0 \* NaN = 0). SNaNs are not converted to QNaNs during arithmetic operations. Source modifiers (abs/neg) do affect NaNs sign (see note in LoadVector4() routine below). Clamping/saturation does not affect NaNs. Clever software is free to do what they choose with the mantissa bits. The following NaN codes are currently supported: R400 FP NAN = 0xFFC00000 -- indefinite floating point operation (fyi, this is a QNaN) ZEROs (exponent = 0x0, mantissa = 0x0) (32-bit FP) +ZERO and -ZERO are supported and comply with IEEE 754 +ZERO = 0x00000000 (bit 31 = 0) (aka 0.0f, ZERO) -ZERO = 0x80000000 (bit 31 = 1) Non-ZERO Denorm Support (exponent=0x0, mantissa != 0x0) (32-bit FP) 32-bit floating point denorms are not supported on R400 for arithmetic and logical operations. R400 will use a flush to zero policy for 32-bit floating point denorms. Sign will be preserved: -denorm → -ZERO +denorm  $\rightarrow$  +ZERO IEEE requires denorms to be supported. Supporting denorms guarantees that for all real numbers the following property (of real numbers) is preserved:  $X = Y \leftrightarrow X + (-Y) = 0$ Flushing denorms to zero does not preserve this relationship. It's important to understand and appreciate this because unexpected results could be produced. For example, two non-equal normalized

appreciate this because unexpected results could be produced. For example, two non-equal normalized floating point numbers may be subtracted producing a result that it too small to be represented in the normalized range. Without denorms, such a result will be flushed to zero, which may introduce a zero where one is not expected potentially affecting downstream computation.

The design decision of not supporting 32-bit floating point denorms was based on several facts. First, adding denorm support is not with out cost in both area and schedule. Second, it's believed that normal graphics operations would not take advantage of the 32-bit floating point denorm range.

32-bit floating point denorms are however preserved during move operations.

 ONEs
 (for reference, not special)
 (32-bit FP)

 +ONE
 = 0x3F800000
 (bit 31 = 0)
 (aka 1.0f, ONE)

 -ONE
 = 0xBF800000
 (bit 31 = 1)

MAX/MIN (for reference, not special) (32-bit FP)

ATI Ex. 2067 IPR2023-00922 Page 276 of 448

+MAX\_FLOAT = 0x7F7FFFF (bit 31 = 0) (aka MAX\_FLOAT) -MAX\_FLOAT = 0xFF7FFFF (bit 31 = 1) INFINITYs (exponent = 0xFF, mantissa = 0x0) (32-bit FP) +INFINITY and -INFINITY are supported and comply with IEEE 754 +INFINITY = 0x7F800000 (bit 31 = 0) (aka INFINITY, +INF, INF) -INFINITY = 0xFF800000 (bit 31 = 1) (aka -INF) Rounding (32-bit FP) Rounding is implemented using a round to zero policy only. This is equivalent to truncation. Note this is an IEEE rounding mode, but round to nearest even is the default rounding mode for IEEE. Overflow (32-bit FP) Follows round toward zero convention. > +MAX FLOAT  $\rightarrow$  +MAX FLOAT < -MAX FLOAT > -MAX FLOAT Underflow (32-bit FP) Follows flush to zero convention. Smaller than +2<sup>126</sup>  $\rightarrow$  +ZERO Smaller than  $-2^{126} \rightarrow -ZERO$ Notation (32-bit FP) <xx = all 32-bit floating point numbers including +/-ZERO, +/-INFINITY and NaNs <xnn> = all 32-bit floating point numbers including +/-INFINITY and +/-ZERO but excluding NaNs<xnnz> = all floating point numbers including +/-INFINITY but excluding NaNs and +/-ZERO = all finite 32-bit floating point number including +/-ZERO but excluding +/-INFINITY and NaNs <f> <fnz> = all finite 32-bit floating point numbers but excluding +/-INFINITY, NaNs and +/-ZERO <+f> = all positive <f> including +ZERO, excluding -ZERO <+fnz> = all positive <f> including +ZERO, excluding -ZERO <-f> = all negative <f> excluding +/-ZERO <-fnz> = all negative <f> excluding +/-ZERO A is any element in set <xnn> B is any element in set <xnn> Af is any element in set <f> Arithmetic Operations (32-bit FP) Denorms are treated as and obey rules of appropriate ZERO. -(+ZERO) = -ZERO-- Applies to all rules below. -(-ZERO) = +ZERO-- Applies to all rules below. Addition (32-bit FP) NaN + <xnn> = NaN <xnn> + NaN = NaN NaN1 + Nan2 = NaN1 (A + B) == (B + A) -- Applies to all addition rules below. (A - B) == (A + -B) -- Applies to all addition rules below. -- Applies to all addition rules below. Af + -Af = +ZERO= +INFINITY = -INFINITY +INFINITY + <f> -INFINITY + <f> +INFINITY + +INFINITY = +INFINITY -INFINITY + -INFINITY = -INFINITY +INFINITY + -INFINITY = R400 FP NAN -ZERO + <f> = <f> +ZERO + <fnz> = <fnz> +ZERO + +ZERO = +ZERO Multiplication (32-bit FP) NaN \* <xnnz> = NaN <xnnz> \* NaN = NaN NaN1 \* Nan2 = NaN1 (A \* B) == (B \* A) -- Applies to all multiplication rules below.

+/-ZERO \* <x> = +ZERO - This is not IEEE 754 compliant. IEEE rules states +/-ZERO \* NaN = NaN, +/-ZERO \* +/-INFINITY = NaN and all other multiplication by +/-ZERO obey sign rules for multiplication.

Breaking this IEEE rule was not taken lightly. Legacy 1.x shaders require this behavior so not supporting it in some fashion was not an option. Also, in fixed point texture filtering and alpha blending a weight of zero specifies that the multiplicand should be ignored. This no longer holds true if you follow IEEE. Even worse, following IEEE rules when filtering and alpha blending limits important optimizations because source and destination reads are always required. If fact, we aren't even sure it's ever desirable to follow IEEE when filtering or alpha blending.

While the R400 will still do all texture filtering in fixed point, the R400 has the ability to alpha blend 16-bit floating point surfaces.

Given the above and the desire to make all floating point operations in the R400 consistent, led to us adopting the rule +/-ZERO \* <x> = +ZERO. For what it's worth, the R200 and R300 follow this rule too. Had more time been available we might have considered supporting both multiplication rules. We do not anticipate any compatibility issues with this decision. One should perhaps only be cautious of the fact that +/-ZERO \* NAN = +ZERO, which will terminate NAN propagation.

+INFINITY \* <+fn2> = +INFINITY +INFINITY \* <-fn2> = -INFINITY -INFINITY \* <+fn2> = -INFINITY -INFINITY \* <-fn2> = +INFINITY +INFINITY \* +INFINITY = +INFINITY -INFINITY \* -INFINITY = +INFINITY +INFINITY \* -INFINITY = -INFINITY

+ONE \*  $\langle x \rangle = \langle x \rangle$  (except when  $\langle x \rangle$  is -ZERO which always produces +ZERO)

Logical Operations (32-bit FP)

Denorms are treated as and obey rules of appropriate ZERO.

A ==, >=, <= A is TRUE A !=, >, < A is FALSE (A == B) == (B == A) is TRUE (A != B) == (B != A) is TRUE NaN is TRUE N>N != NaN is FALSE NaN ==, <, <=, >, >= != NaN <xnn> is TRUE NaN ==, <, <=, >, >= <xnn> is FALSE <xnn> != NaN is TRUE <xnn> ==, <, <=, >, >= NaN is FALSE +ZERO ==, >=, <= -ZERO is TRUE -ZERO !=, >, < -ZERO is FALSE -ZERO ==, >=, <= +ZERO is FALSE -ZERO !=, >, < +ZERO is FALSE -INFINITY ==, >=, <= -INFINITY is TRUE -INFINITY !=, >, < -INFINITY is FALSE +INFINITY ==, >=, <= +INFINITY is TRUE +INFINITY !=, >, < +INFINITY is FALSE -INFINITY <, <=, != -MAX\_FLOAT is TRUE -INFINITY ==, >, >= -MAX\_FLOAT is FALSE +INFINITY >, >=, != +MAX\_FLOAT is TRUE +INFINITY ==, <, <= +MAX\_FLOAT is FALSE 16-bit Floating Point Format (16-bit FP) bit 15 = sign (1-bit) bits 14..10 = exponent (5-bits, biased 15) bits 9..0 = mantissa (10-bits) normalized floating point = (-1)^sign \* 1.mantissa \* 2^(exponent + (-bias)) denormalized floating point = (-1)^sign \* 0.mantissa \* 2^-14

NaNs (N/A) (16-bit FP)

NaNs do not exist in 16-bit floating point format.

An exponent of 31 encodes numbers a power of 2 larger in magnitude than numbers with an exponent of 30.

```
ZEROs (exponent = 0x0, mantissa = 0x0) (16-bit FP)
+ZERO_16 and -ZERO_16 are supported.
```

+ZERO\_16 = 0x0000 (bit 15 = 0) (aka 0.0f, ZERO\_16) -ZERO\_16 = 0x8000 (bit 15 = 1)

Non-ZERO Denorm Support (exponent=0x0, mantissa != 0x0) (16-bit FP) 16-bit floating point denorms are supported on R400 for arithmetic and logical operations.

See section on Non-ZERO denorm support in 32-bit floating point section above for notes and implications.

```
        ONEs (for reference, not special) (16-bit FP)

        +ONE_16
        = 0x3C00 (bit 15 = 0) (ONE_16)

        -ONE_16
        = 0xBC00 (bit 15 = 1)
```

MAX/MIN (for reference, not special) (16-bit FP) +MAX\_FLOAT\_16 = 0x7FFF (bit 15 = 0) (aka MAX\_FLOAT\_16) -MAX\_FLOAT\_16 = 0xFFFF (bit 15 = 1)

<u>INFINITYS (N/A) (16-bit FP)</u> INFINITYS do not exist in 16-bit floating point format.

An exponent of 31 encodes numbers a power of 2 larger in magnitude than numbers with an exponent of 30.

Rounding (16-bit FP)

Rounding is implemented using a round to nearest (round towards plus infinity) policy only.

Notation (16-bit FP)

```
= all 16-bit floating point number including +/-ZERO_16
= all 16-bit floating point numbers but excluding +/-ZERO_16
<f>
<fnz>
<+f> = all positive <f> including +ZERO, excluding -ZERO_16
<+fnz> = all positive <f> including +ZERO, excluding -ZERO_16
<-f> = all negative <f> excluding +/-ZERO_16
<-fnz> = all negative <f> excluding +/-ZERO_16
A is any element in set <\!f\!>
B is any element in set <f>
Arithmetic Operations (16-bit FP)
-(+ZERO 16) = -ZERO 16 -- Applies to all rules below.
-(-ZERO 16) = +ZERO 16 -- Applies to all rules below.
Addition (16-bit FP)
                               -- Applies to all addition rules below.
-- Applies to all addition rules below.
(A + B) == (B + A)
(A - B) == (A + -B)
A + -A = +ZERO 16
                                -- Applies to all addition rules below.
-ZERO 16 + <f>
-ZERO_16 + <f> = <f>
+ZERO_16 + <fnz> = <fnz>
+ZERO 16 + +ZERO 16 = +ZERO 16
\frac{Multiplication (16-bit FP)}{(A * B) == (B * A)} -- Applies to all multiplication rules below.
+/-ZERO 16 * <f> = +ZERO 16 -- See 32-bit FP section for justification.
+ONE 16 * <f> = <f> (except when <x> is -ZERO 16 which always produces +ZERO 16)
Logical Operations (16-bit FP)
A ==, >=, <= A is TRUE
A !=, >, < A is FALSE
(A == B) == (B == A) is TRUE
(A != B) == (B != A) is TRUE
```

+ZERO\_16 ==, >=, <= -ZERO\_16 is TRUE +ZERO\_16 !=, >, < -ZERO\_16 is FALSE

> ATI Ex. 2067 IPR2023-00922 Page 279 of 448

-ZERO\_16 ==, >=, <= +ZERO\_16 is TRUE -ZERO\_16 !=, >, < +ZERO\_16 is FALSE

#### R400 Conversion Numerics

16-bit / 32-bit Floating Point To Fixed Point Conversions I believe IEEE specifies that converting to fixed point must obey round mode for finite floating point numbers. Behavior is undefined for +/-INFINITY, NaNs and out of range values under IEEE rules.

When converting to fixed point (any time fixed point hardware has floating point sources, e.g. rasterization and texture filtering) R400 will use a round to nearest policy (basically: (int)(floor(f + 0.5f)) when converting to integers).

In cooperation with Microsoft, R400 will use the following rules when converting 16-bit and 32-bit floating point values to fixed point:

 $\ensuremath{\texttt{MAX}}$  FIXED = Largest value for given fixed point format  $\ensuremath{\texttt{MIN}}$  FIXED = Smallest value for given fixed point format

+INFINITY  $\rightarrow$  MAX\_FIXED -INFINITY  $\rightarrow$  MIN\_FIXED

+NaN  $\rightarrow$  MAX\_FIXED -NaN  $\rightarrow$  MIN\_FIXED

 $> \max_{\text{FIXED}} \rightarrow \max_{\text{FIXED}}$ <br/><min fixed  $\rightarrow$  min fixed

### 16-bit Floating Point To / From 32-bit Floating Point Conversions

The following table represents the relationship between the 32-bit and 16-bit floating point ranges:

32-bit FP			16-bit FP		Notes
exponent	exponent		exponent	fraction	
255					
254	127				
					Values start clamping to +/-MAX_FLOAT_16
127+16	16	Max exponent	31	1.xxxxxxxxxx	
127+15	15		30	1.xxxxxxxxxx	
127	0		15	1.xxxxxxxxxx	
113	-14	Min exponent	1	1.xxxxxxxxxx	
112	-15	Denormalized	0	0.1xxxxxxxxx	
111	-16	Denormalized	0	0.01xxxxxxxx	
110	-17	Denormalized	0	0.001xxxxxxx	
109	-18	Denormalized	0	0.0001xxxxxx	
108	-19	Denormalized	0	0.00001xxxxx	
107	-20	Denormalized	0	0.000001xxxx	
106	-21	Denormalized	0	0.0000001xxx	
105	-22	Denormalized	0	0.00000001xx	
104	-23	Denormalized	0	0.000000001x	
103	-24	Denormalized	0	0.0000000001	
102	-25		0	0.0	Values start clamping to +/-ZERO_16
0			0	0.0	

+ZERO  $\leftrightarrow$  +ZERO\_16 -ZERO  $\leftrightarrow$  -ZERO 16

When converting from 32-bit floating point to 16-bit floating point the following rules also apply:

Rounding is done using round to nearest.

+INFINITY → +MAX\_FLOAT\_16 -INFINITY → -MAX\_FLOAT\_16

+NaN → +MAX\_FLOAT\_16 -NaN → -MAX FLOAT 16

> +MAX\_FLOAT\_16 → +MAX\_FLOAT\_16
< -MAX\_FLOAT\_16 → -MAX\_FLOAT\_16</pre>

### R400 PA Numerics

The R400 has the ability to kill primitives that have positions containing NANs and +/-INFINITY. Three bits control this functionality. One bit kills if any XYs are NANs or +/-INFINITY, a second bit controls killing if any Zs are NANs or +/-INFINITY and the third bit controls killing the primitive if any Ws are NANs or +/-INFINITY.

The R400 should always be programmed to kill primitives that have any XYZW positions containing NaNs and +/-INFINITY. One should not be tempted to do things like disabling killing on Z when not Z buffering because clip testing and the like may lead to unexpected behavior.

Clipping is done using 32-bit floating point. The clipping HW may not follow the conventions in this document when presented with positions containing NaNs and +/-INFINITY. Clipping of normal finite floating point values do however. For this reason, it is strongly encourage that the chip be always programmed to kill positions containing NaNs and +/-INFINITY.

Clay to provide more detail on what happens when clipping and rasterizing with NaNs and +/-INFINITY. Also what happens with point size?

### R400 Interpolator Numerics

All computations are done in 32-bit floating point and follow rules described above.

R400 will do barycentric interpolation. Interpolation equation for a parameter will be: P(i,j,k) = A + (B - A) \* j + (C - A) \* i where i,j,k represents the barycentric position and i + j + k = 1.0f. Note, the equation used on R400 is derived from P(i,j,k) = (A \* k) + (B \* j) + (C \* i).

#### R400 Texture Pipe Numerics

Texture filtering computations are done in fixed point. Texture gradient computations are done in 16-bit floating point. All conversions follow the given rules.

The texture pipe cannot filter floating point textures and only allows point-sampled fetches into 16bit (DATA\_FORMATS \*16\_FLOAT) and 32-bit (DATA\_FORMATS \*32\_FLOAT) floating point textures (and vertex arrays).

Fetched 32-bit floating point data is presented to the GPRs unmodified.

Fetched 16-bit floating point data is converted to 32-bit floating point using the above conversion rules before being stored in the GPRs.

Textures with DATA FORMATS of \*16 EXPAND allow 16-bit floating point textures to be filtered by first converting the 16-bit floating point data to a 16.16 signed fixed point (2's complement) representation. The conversion takes place in the texture cache and follows the rules above for converting floating point to fixed point. Note that this fixed point representation has a range of +/-32K while 16-bit floating point has a range of +/-64K so some dynamic range will be lost along with the obvious precision loss.

Gradients set through SetGradientsH and SetGradientsV are converted to and stored as 16-bit floating point.

Values are stored in the texture LOD register as 5.5 signed fixed point (2's complement). The texture LOD register is set through SetTexLOD at which point the 32-bit float pointing to fixed point conversion takes place.

### R400 RB Numerics

All conversions from 32-bit floating point coming from shader pipe to the internal format follow conversion rules.

All internal computations (alpha blending) are done in 16-bit floating point as described above. (In fact, the actual format may have addition mantissa bits. Details to come. However, for the purposes of this document it can be thought of as 16-bit floating point.)

Alpha blending is supported for 16-bit floating point render targets.

Given our rules, one issue does arise when alpha blending 16-bit floats. Given the following alpha blending equation:

(+ONE 16 \* SRC) + (+ZERO 16 \* DST) = OUT COLOR

One might assume that SRC and OUT\_COLOR will have the same bit pattern (also assuming SRC can be represented with out clamping in 16-bit FP). This WAS how we were going to effectively disable alpha blending. However, consider when SRC=-ZERO\_16. In this case +ONE\_16 \* -ZERO\_16 = +ZERO\_16 and +ZERO\_16 \* DST always equals +ZERO\_16. Resulting in: +ZERO\_16 + +ZERO\_16 = +ZERO\_16 = OUT\_COLOR.

What this means is that the bit pattern of  $-ZERO_{16}$  cannot be outputted from the RB when alpha blending. Bummer.

To work around this issue, an alpha blend disable bit is provided. When alpha blending is disabled, 16-bit and 32-bit floating point values pass through the alpha blending logic unmodified.

Alpha blending is not supported for 32-bit floating point render targets as is required to be disabled.

Conversion to the render target format follows conversion rules for that format. Additionally, the R400 can be programmed to round to nearest, truncate, or dither when doing the conversion.

### R400 Shader Pipe Numerics

All computations are done in 32-bit floating point as described above.

<u>Miscellaneous Notes</u> WZYX = ABGR respectively. (W and A always in high channel) In the pseudo code below, all subtractions are done as negated additions.

```
Execution Machine
#define FALSE
#define TRUE
                   1
#define SKIP
#define EXECUTE 1
// Think of these as globals
float PreviousScalar;
boolean KillPixel;
                              // 1-bit stored in SQ
boolean PredicateReg;
                              // 1-bit stored in SQ
                              // 9-bit signed integer stored in SQ
int
       AddressReg;
/* ExecuteShader */
void ExecuteShader(Instructions instructions, unsigned int count)
  Vector4 SRC_A, SRC_B, SRC_C;
  Vector4 scalarResult, vectorResult;
  unsigned short swizzlePatternA, swizzlePatternB, swizzlePatternC;
  boolean doAbsA, doNegA, doAbsB;
  boolean doNegB, doAbsC, doNegC;
  unsigned int vectorOpcode, scalarOpcode:
  unsigned byte vectorWriteMask, scalarWriteMask;
  boolean doVectorClamp, doScalarClamp;
  PreviousScalar = UNDEFINED;
  KillPixel = FALSE;
                 = UNDEFINED;
  PredicateReg
                   = UNDEFINED;
  AddressReg
  while(count > 0) {
    currentInst = get next instruction(instructions);
    // SRC A
    17
    SRC_A
                         = extract_and_load_SRC_A(currentInst);
    SwizzlePatternA = extract_swizzle_pattern_SRC_A(currentInst);
    doAbsA
                         = extract_abs_SRC_A(currentInst);
= extract_neg_SRC_A(currentInst);
    doNegA
    SRC A
                         = LoadVector4(SRC A, swizzlePattern, doAbsA, doNegA);
    // SRC_B
    SRC B
                         = extract_and_load_SRC_B(currentInst);
                       = extract_swizzle_pattern_SRC_B(currentInst);
= extract_abs_SRC_B(currentInst);
= extract_neg_SRC_B(currentInst);
    SwizzlePatternB
    doAbsB
    doNegB
    SRC B
                          = LoadVectorB(SRC B, swizzlePattern, doAbsB, doNegB);
    // SRC C
    11
                         = extract_and_load_SRC_C(currentInst);
    SRC C
                       = extract_and_road_sko_c(ourrentine);
= extract_swizzle_pattern_SRC_C(currentInst);
= extract_abs_SRC_C(currentInst);
= extract_neg_SRC_C(currentInst);
= LoadVector4(SRC_C, swizzlePattern, doAbsC, doNegC);
    SwizzlePatternC
    doAbsC
    doNegC
    SRC C
```

```
Software should note that there is only one abs modifier bit for constants
         and that its state applies to all constants in the instruction.
    // Vector
    vector0pcode
                         = extract_vector_opcode(currentInst);
    doVectorClamp
                        = extract_vector_clamp(currentInst);
= extract_vector_write_mask(currentInst);
    vectorWriteMask
    // Scalar
    17
    scalarOpcode
                         = extract_scalar_opcode(currentInst);
    doScalarClamp = extract_scalar_clamp(currentInst);
scalarWriteMask = extract_scalar_write_mask(currentInst);
    // Execute Instruction
    ExecuteInstruction(vectorOpcode, scalarOpcode,
                          doVectorClamp, doScalarClamp,
SRC_A, SRC_B, SRC_C);
    --count;
  // Done
  return;
/* ExecuteInstruction */
void ExecuteInstruction(unsigned short vectorOpcode, unsigned short scalarOpcode,
                           boolean doVectorClamp, boolean doScalarClamp,
byte vectorWriteMask, byte scalarWriteMask,
Vector4 SRC_A, Vector4 SRC_B, Vector4 SRC_C)
    Vector4 vectorResult, scalarResult;
    Vector4 vectorDST, scalarDST;
    // In HW, SQ probably handles most of this
    // Vector instruction
    switch(vectorOpcode) {
    case ADD: // 0x0
      vectorResult = ADD_V(SRC_A, SRC_B);
      break;
    case MUL: // 0x1
       vectorResult = MUL V(SRC A, SRC B);
      break;
    case MAX: // 0x2
      vectorResult = MAX_V(SRC_A, SRC_B);
      break:
    case MIN: // 0x3
      vectorResult = MIN_V(SRC_A, SRC_B);
      break;
    case SETE: // 0x4
      vectorResult = SETE V(SRC A, SRC B);
      break;
    case SETGT: // 0x5
      vectorResult = SETGT_V(SRC_A, SRC_B);
      break:
    case SETGE: // 0x6
vectorResult = SETGE_V(SRC_A, SRC_B);
      break;
    case SETNE: // 0x7
      vectorResult = SETNE V(SRC A, SRC B);
```

{

break;

ATI Ex. 2067 IPR2023-00922 Page 284 of 448

```
case FRACT: // 0x8
  vectorResult = FRACT V(SRC A);
  break;
case TRUNC: // 0x9
  vectorResult = TRUNC_V(SRC_A);
  break;
case FLOOR: // 0xA
  vectorResult = FLOOR_V(SRC_A);
  break;
case MULADD: // 0xB
  // Note 3 source
  vectorResult = MULADD V(SRC A, SRC B, SRC C);
  break;
case CNDE: // OxC
  // Note 3 source
  vectorResult = CNDE_V(SRC_A, SRC_B, SRC_C);
  break;
case CNDGE: // 0xD
  // Note 3 source
  vectorResult = CNDGE_V(SRC_A, SRC_B, SRC_C);
  break:
case CNDGT: // OxE
  // Note 3 source
  vectorResult = CNDGT_V(SRC_A, SRC_B, SRC_C);
  break;
case DOT4: // OxF
  vectorResult = DOT4_V(SRC_A, SRC_B);
  break;
case DOT3: // 0x10
  vectorResult = DOT3_V(SRC_A, SRC_B);
  break;
case DOT2ADD: // 0x11
  // Note 3 source
  vectorResult = DOT2ADD_V(SRC_A, SRC_B, SRC_C);
  break;
case CUBE: // 0x12
  vectorResult = CUBE_V(SRC_A, SRC_B);
  break;
case MAX4: // 0x13
  vectorResult = MAX4_V(SRC_A);
  break;
case PRED_SETE_PUSH: // 0x14
  vectorResult = PRED_SETE_PUSH_V(SRC_A, SRC_B);
  break;
case PRED SETNE PUSH: // 0x15
  vectorResult = PRED SETNE PUSH V(SRC A, SRC B);
  break;
case PRED_SETGT_PUSH: // 0x16
vectorResult = PRED_SETGT_PUSH_V(SRC_A, SRC_B);
  break:
case PRED_SETGE_PUSH: // 0x17
  vectorResult = PRED_SETGE_PUSH_V(SRC_A, SRC_B);
  break;
case KILLE: // 0x18
  vectorResult = KILLE V(SRC A, SRC B);
  break;
case KILLGT: // 0x19
  vectorResult = KILLGT_V(SRC_A, SRC_B);
  break:
case KILLGE: // 0x1A
  vectorResult = KILLGE_V(SRC_A, SRC_B);
  break;
case KILLNE: // 0x1B
  vectorResult = KILLNE V(SRC A, SRC B);
  break;
case DST: // 0x1C
  vectorResult = DST_V(SRC_A, SRC_B);
  break:
case MOVA: // 0x1D
  vectorResult = MOVA_V(SRC_A, SRC_B);
  break;
default:
 break;
} // switch(vectorOpcode)
```

// Scalar instruction // // SW should note scalar instruction is always coissued. This means when using a 3 source // vector instruction SRC\_C is shared. Typically this won't be useful and SW will want // to mask scalar pipe in this case. More details below. switch(scalarOpcode) { case ADD: // 0x0 scalarResult = ADD\_S(SRC\_C); break; case ADD PREV: // 0x1 scalarResult = ADD\_PREV\_S(SRC\_C); break; case MUL: // 0x2 scalarResult = MUL S(SRC C); break; case MUL PREV: // 0x3 scalarResult = MUL\_PREV\_S(SRC\_C); break; case MUL\_PREV2: // 0x4 scalarResult = MUL\_PREV2\_S(SRC\_C); break; case MAX: // 0x5 scalarResult = MAX S(SRC C); break; case MIN: // 0x6 scalarResult = MIN S(SRC C); break: case SETE: // 0x7 scalarResult = SETE S(SRC C); break; case SETGE: // 0x8 scalarResult = SETGE\_S(SRC\_C); break; case SETGT: // 0x9 scalarResult = SETGT S(SRC C); break; case SETNE: // OxA scalarResult = SETNE\_S(SRC\_C); break; case FRACT: // 0xB scalarResult = FRACT\_S(SRC\_C); break; case TRUNC: // OxC scalarResult = TRUNC S(SRC C); break; case FLOOR: // 0xD scalarResult = FLOOR\_S(SRC\_C); break: case EXP\_IEEE: // OxE scalarResult = EXP IEEE S(SRC C); break; case LOG CLAMPED: // 0xF scalarResult = LOG CLAMPED S(SRC C); break; case LOG IEEE: // 0x10 scalarResult = LOG\_IEEE\_S(SRC C); break: case RECIP\_CLAMPED: // 0x11 scalarResult = RECIP\_CLAMPED\_S(SRC\_C); break; case RECIP FF: // 0x12 scalarResult = RECIP FF S(SRC C); break; case RECIP IEEE: // 0x13 scalarResult = RECIP\_IEEE\_S(SRC\_C); break: case RECIPSQRT\_CLAMPED: // 0x14
 scalarResult = RECIPSQRT\_CLAMPED\_S(SRC\_C); break; case RECIPSQRT FF: // 0x15 scalarResult = RECIPSQRT FF S(SRC C);

```
break;
case RECIPSQRT IEEE: // 0x16
  scalarResult = RECIPSQRT_IEEE_S(SRC_C);
  break;
case MOVA: // 0x17
  scalarResult = MOVA S(SRC C);
 break;
case MOVA_FLOOR: // 0x18
  scalarResult = MOVA_FLOOR_S(SRC_C);
  break;
case SUB: // 0x19
  scalarResult = SUB_S(SRC_C);
 break;
case SUB_PREV: // 0x1A
  scalarResult = SUB PREV S(SRC C);
 break;
case PRED SETE: // 0x1B
 scalarResult = PRED_SETE_S(SRC_C);
 break;
case PRED_SETNE: // 0x1C
  scalarResult = PRED_SETNE_S(SRC_C);
 break;
case PRED_SETGT: // 0x1D
  scalarResult = PRED_SETGT_S(SRC_C);
  break;
case PRED SETGE: // 0x1E
 scalarResult = PRED_SETGE_S(SRC_C);
 break;
case PRED_SET_INV: // 0x1F
  scalarResult = PRED_SET_INV_S(SRC_C);
 break;
case PRED_SET_POP: // 0x20
  scalarResult = PRED_SET_POP_S(SRC_C);
 break;
case PRED_SET_CLR: // 0x21
 scalarResult = PRED SET CLR S(SRC C);
  break;
case PRED SET RESTORE: // 0x22
  scalarResult = PRED_SET_RESTORE_S(SRC_C);
 break;
case KILLE: // 0x23
  scalarResult = KILLE_S(SRC_C);
 break;
case KILLGT: // 0x24
 scalarResult = KILLGT_S(SRC_C);
  break;
case KILLGE: // 0x25
  scalarResult = KILLGE_S(SRC C);
 break;
case KILLNE: // 0x26
  scalarResult = KILLNE_S(SRC_C);
 break;
case KILLONE: // 0x27
  scalarResult = KILLONE S(SRC C);
  break;
case SQRT IEEE: // 0x28
  scalarResult = SQRT_IEEE_S(SRC_C);
 break:
case MUL_CONST_0: // 0x2a
  // TBD
 break;
case MUL CONST 1: // 0x2b
  // TBD
  break;
case ADD CONST 0: // 0x2c
  // TBD
 break;
case ADD_CONST_1: // 0x2d
 // TBD
 break;
case SUB_CONST_0: // 0x2e
  // TBD
 break;
case SUB CONST 1: // 0x2f
```

ATI Ex. 2067 IPR2023-00922 Page 287 of 448

```
// TBD
 break;
case SIN: // 0x30
  scalarResult = SIN_S(SRC_C);
  break;
case COS: // 0x31
  scalarResult = COS S(SRC C);
  break;
default:
 break;
} // switch(scalarOpcode)
// Clamping
// Clamping done here so I can call instructions from instructions, HW would likely
// do it in the shader instruction code, but the results should be the same.
11
if (doVectorClamp) {
   vectorResult = ClampVector4(vectorResult);
}
if (doScalarClamp) {
  scalarResult = ClampVector4(scalarResult);
11
^{\prime\prime} SW should note that PreviousScalar does not get masked but does get clamped.
PreviousScalar = scalarResult.w:
^{\prime\prime} // Destination masking/writing, for now not dealing with exports, just GPRs
// Vector Mask/Output
11
// Note vector pipe update happens first. This is only important when
// scalar and vector destinations are the same GPR.
vectorDST = read_reg(/*stuff*/);
if (vectorWriteMask & 8) {
  vectorDST.w = vectorResult.w;
if (vectorWriteMask & 4) {
  vectorDST.z = vectorResult.z;
if (vectorWriteMask & 2) {
  vectorDST.y = vectorResult.y;
if (vectorWriteMask & 1) {
  vectorDST.x = vectorResult.x;
write reg(vectorDST, /*stuff*/);
// Scalar Mask/Output
scalarDST = read_reg(/*stuff*/);
if (scalarWriteMask & 8) {
  scalarDST.w = scalarResult.w;
if (scalarWriteMask & 4) {
  scalarDST.z = scalarResult.z;
if (scalarWriteMask & 2) {
  scalarDST.y = scalarResult.y;
if (scalarWriteMask & 1) {
  scalarDST.x = scalarResult.x;
write reg(scalarDST, /*stuff*/);
```

ATI Ex. 2067 IPR2023-00922 Page 288 of 448

```
// Predicate and kill instructions should not be coissued together in any
    \prime\prime fashion because they share an update path. Doing so will result in undefined
    // behavior, but not a chip hang. Mova should not be coissue with another mova. Doing
    // so will result in undefined behavior, but not a chip hang. Mova may be coissued with
    // predicate or kill instructions.
    11
    // Software should also be aware that while the results of PRED*, MOVA*, KILL* instructions // obey mask rules for writing into the GPRs, results sent to the SQ are never masked. In
    // general, this means that these instructions should never be used as "filler" instructions
    // for the appropriate pipe when not coissueing.
    11
    // Actual export of PredicateReg, AddressReg and KillPixel done from instructions
    // in this implementation
    11
    // Done
    return;
/* ExportPredicateReg */
void ExportPredicateReg(boolean action)
  // Called from predicate instructions (PRED *)
  if (action == SKIP) {
   PredicateReg = SKIP;
  } else {
    PredicateReg = EXECUTE;
  }
  return;
/* ExportKillPixel */
boolean ExportKillPixel(Vector4 result)
 Boolean doKill = FALSE;
  // Test for pixel kill
  if (result.w == 1.0f) {
    doKill = TRUE;
  if (result.z == 1.0f) {
    doKill = TRUE;
  if (result.y == 1.0f) {
    doKill = TRUE;
  if (result.x == 1.0f) {
   doKill = TRUE;
  }
  return doKill:
/* ExportAddressReg */
int ExportAddressReg(float movaVal)
  float scalar result;
  int addressReg; // 9-bit signed integer
  // movaVal is an "integer" float, NaN or +/-INF at this point
  // Valid address range is [-255..255]
  // Since we are using a 9-bit signed integer rep, use -256 for out-of-range which will insure
  // that when addressReg+constantOffset < 0 causing absolute constant 0 to be used.
```

// Finally handle exporting AddressReg, PredicateReg and PixelKill to SQ.

}

}

```
// Clamp Range
  // Basically: scalar_result = MAX(movaVal, -256.0f) followed by
  //
               scalar_result = CNDGT((result + -255.0f), -256.0f, scalar_result);
  // Done this way to send NaNs to -256.0f
  if (movaVal >= -256.0f) {
   scalar_result = movaVal.
  } else {
   scalar result = -256.0f;
  }
 if (scalar result > 255.0ff) {
   scalar_result = -256.0f;
  } else {
   scalar_result = scalar_result;
 // scalar_result is now within range [-256..255]
 addressReg = truncate_to_int(scalar_result); // just truncate to 9-bit signed integer at this point
 return addressReg;
  // Special Considerations (per component)
 // 1.) ExportAddressReg(+/-ZERO) -> 0
                                                (*)
                                                (*)
(*)
(*)
(*)
(*)
 // 2.) ExportAddressReg(+NaN)
                                       -> -256
                                       -> -256
 // 3.) ExportAddressReg(-NaN)
 // 4.) ExportAddressReg(+INFINITY) -> -256
  // 5.) ExportAddressReg(-INFINITY) -> -256
  // (*) = Given our floating point rules, the code above will produce these results without special
          handling and are shown only for clarity.
}
/* abs */
Vector4 abs(Vector4 src)
 Vector4 result;
 // Absolute value input modifier
 // Note that while the "sign" of a NaN may change, it remains a NaN at the end of the day.
 result.w = src.w & 0x7FFFFFFF;
 result.z = src.z & 0x7FFFFFFF;
 result.y = src.y & 0x7FFFFFFF;
 result x = \operatorname{src.} x \& 0x7FFFFFFF;
 return result;
  // Special Considerations (per component)
 // 1.) abs(+/-NaN)
                        = +NaN
= +ZERO
                                           (*)
 // 2.) abs(+/-ZERO)
                                           (*)
 // 3.) abs(+/-denorm)
                            = +denorm
                                           (*)
 // 4.) abs(+/-INFINITY) = +INFINITY
                                           (*)
 // 5.) abs(+/-MAX_FLOAT) = +MAX_FLOAT
                                           (*)
  // (*) = Given our floating point rules, the code above will produce these results without special
          handling and are shown only for clarity.
/* neg */
Vector4 neg(Vector4 src)
 Vector4 result;
 // Negate input modifier
 // Note that while the "sign" of a NaN may change, it remains a NaN at the end of the day.
```

```
result.w = src.w ^ 0x80000000;
```

```
result.z = src.z ^ 0x80000000;
result.y = src.y ^ 0x80000000;
  result.x = src.x ^ 0x80000000;
  return result;
 // 1.) neg(+NaN)
// 2.) neg(-NaN)
                                                (*)
                               = +NaN
                                                (*)
                                                (*)
(*)
(*)
  // 3.) neg(-ZERO)
                               = + 7 \text{ERO}
  // 4.) neg(+ZERO)
                               = -ZERO
  // 5.) neg(+denorm)
                               = -denorm
  // 6.)
                                                (*)
          neg(-denorm)
                               = +denorm
                                                (*)
  // 7.) neg(+INFINITY)
                               = -INFINITY
  // 8.) neg(-INFINITY)
                               = +INFINITY
                                                (*)
                                                (*)
  // 9.) neg(+MAX FLOAT) = -MAX FLOAT
  // 10.) neg(-MAX_FLOAT) = +MAX_FLOAT
                                                (*)
  // (*) = Given our floating point rules, the code above will produce these results without special
            handling and are shown only for clarity.
ł
/* LoadVector4 */
Vector4 LoadVector4 (Vector4 src, unsigned short swizzlePattern, boolean doAbs, boolean doNeg)
  Vector4 result;
 boolean doAbs, doNeg;
  // Apply source swizzle
  11
  result = do swizzle(src, swizzlePattern);
  // Apply source modifiers
  // Absolute value (abs) and Negate (neg) are defined to only modify sign bit. No special rules // apply to +/-ZERO, NaNs, denorms or +/-INFINITY. Note that while the "sign" of a NaN may change, // it remains a NaN at the end of the day.
  if (doAbs) {
    // ABS - absolute value
    result = abs(result);
  }
  if (doNeg) {
    // NEG - negate value
result = neg(result);
  }
  return result;
}
/* ClampVector4 */
.
Vector4 ClampVector4(Vector4 src)
 Vector4 low bound = { 0.0f, 0.0f, 0.0f, 0.0f };
Vector4 high_bound = { 1.0f, 1.0f, 1.0f, 1.0f };
  Vector4 result:
 boolean dstClampEnabled;
  result.w = src.w;
  result.z = src.z;
  result.y = src.y;
  result.x = src.x;
  // Apply destination clamping (saturation)
  // Clamp range [+0.0f, 1.0f] - Needs to be done like this so NaNs are preserved
  17
  result = MAX V(low bound, result);
  result = MIN V(high bound, result);
```

ATI Ex. 2067 IPR2023-00922 Page 291 of 448 return result; // destination masking needs to be coded elsewhere

```
// Special Considerations (per component)
  // 1.) ClampVector4(+/-ZERO)
                                   = +ZERO
  // 2.) ClampVector4 (+/-denorm) = +ZERO
                                            (*)
  // 3.) ClampVector4(+INFINITY) = +ONE
                                            (*)
  // 4.) ClampVector4(-INFINITY) = +ZERO
                                            (*)
  // 5.) ClampVector4(NaN)
                                  = NaN
                                            (*)
  11
  // (*) = Given our floating point rules, the code above will produce these results without special
           handling and are shown only for clarity.
}
Shader Pipe Helper Functions
/* Normalize */
Vector4 Normalize (Vector4 src)
 Vector4 result;
 result.w = src.w;
  result.z = src.z;
  result.y = src.y;
 result.x = src.x;
  // Flush denorms to +/-ZERO
  // Note, -denorm -> -ZERO and +denorm -> +ZERO (+/-ZERO remain unchanged)
  // I like to call this demoralized floating point m{\odot}
  // Check for zero exponents
  if ((result.w & 0x7F800000) == 0) {
    result.w &= 0x80000000;
 if ((result.z & 0x7F800000) == 0) {
    result.z &= 0x80000000;
  1
  if ((result.y & 0x7F800000) == 0) {
   result.y &= 0x80000000;
  if ((result.x & 0x7F800000) == 0) {
   result.x &= 0x80000000;
 return result;
  // Special Considerations (per component)
                             = +ZERO
  // 1.) Normalize(+ZERO)
                                       (*)
                             = -ZERO
  // 2.) Normalize(-ZERO)
  // 3.) Normalize(+denorm)
                             = +ZERO
                                       (*)
(*)
  // 4.) Normalize(-denorm) = -ZERO
  // 5.) Normalize(NaN)
                             = NaN
                                       (*)
  \prime\prime (*) = Given our floating point rules, the code above will produce these results without special
          handling and are shown only for clarity.
Vector Instructions
/* ADD V - vector pipe */
Vector4 ADD V(Vector4 SRC A, Vector4 SRC B)
  Vector4 input1 = SRC A;
  Vector4 input2 = SRC_B;
  Vector4 result:
  input1 = Normalize(input1);
  input2 = Normalize(input2);
```

result.w = input1.w + input2.w; result.z = input1.z + input2.z;

> ATI Ex. 2067 IPR2023-00922 Page 292 of 448

```
result.y = input1.y + input2.y;
result.x = input1.x + input2.x;
  return result;
   // <u>Special Considerations (per component)</u>
  // 1.) None - follows floating point rules
/* MUL V - vector pipe */
Vector4 MUL_V(Vector4 SRC_A, Vector4 SRC_B)
  Vector4 input1 = SRC A;
  Vector4 input2 = SRC_B;
  Vector4 result;
   input1 = Normalize(input1);
  input2 = Normalize(input2);
  result.w = input1.w * input2.w;
result.z = input1.z * input2.z;
result.y = input1.y * input2.y;
  result.x = input1.x * input2.x;
  return result;
  // Special Considerations (per component) // 1.) None - follows floating point rules
/* MULADD_V - vector pipe */
Vector4 MULADD V(Vector4 SRC A, Vector4 SRC B, Vector4 SRC C)
  Vector4 input1 = SRC_A;
  Vector4 input2 = SRC_B;
  Vector4 input3 = SRC C;
  Vector4 result;
  input1 = Normalize(input1);
input2 = Normalize(input2);
  input3 = Normalize(input3);
  result.w = (input1.w * input2.w) + input3.w;
result.z = (input1.z * input2.z) + input3.z;
result.y = (input1.y * input2.y) + input3.y;
  result.x = (input1.x * input2.x) + input3.x;
  return result;
  // Special Considerations (per component)
// 1.) MULADD_V(SRC_A, SRC_B, SRC_C) == ADD_V(MUL_V(SRC_A, SRC_B), SRC_C) is guaranteed for all
// cases expect where the multiply goes out of range and the add brings it back within range
/* MAX V - vector pipe */
Vector4 MAX V(Vector4 SRC A, Vector4 SRC B)
  Vector4 input1 = SRC_A;
  Vector4 input2 = SRC_B;
  Vector4 result, sub_result;
  Vector4 input1norm = Normalize(input1);
Vector4 input2norm = Normalize(input2);
  result.w = input2.w;
  result.z = input2.z;
  result.y = input2.y;
  result.x = input2.x;
  sub_result.w = input1norm.w + -input2norm.w;
sub_result.z = input1norm.z + -input2norm.z;
sub_result.x = input1norm.x + -input2norm.x;
   sub result.y = input1norm.y + -input2norm.y;
```

1

```
if (sub_result.w >= 0.0f) {
     result.w = input1.w;
  if (sub_result.z >= 0.0f) {
     result.z = input1.z;
  if (sub result.y \geq 0.0f) {
     result.y = input1.y;
  if (sub_result.x >= 0.0f) {
  result.x = input1.x;
  }
  return result;
  // Special Considerations (per component)
// 1.) None - follows floating point rules
ì
/* MIN_V - vector pipe */
Vector4 MIN_V(Vector4 SRC_A, Vector4 SRC_B)
  Vector4 input1 = SRC_A;
  Vector4 input2 = SRC_B;
  Vector4 result, sub result;
  input1norm = Normalize(input1);
  input2norm = Normalize(input2);
  result.w = input2.w;
result.z = input2.z;
  result.y = input2.y;
  result.x = input2.x;
  sub_result.w = input1norm.w + -input2norm.w;
  sub result.z = input1norm.z + -input2norm.z;
  sub result.y = input1norm.y + -input2norm.y;
  sub result.x = input1norm.x + -input2norm.x;
  if (sub_result.w < 0.0f) {
     result.w = input1.w;
  if (sub_result.z < 0.0f) {
     result.z = input1.z;
  if (sub result.y < 0.0f) {
     result.y = input1.y;
  if (sub result.x < 0.0f) {
     result.x = input1.x;
  return result;
  // Special Considerations (per component)
// 1.) None - follows floating point rules
}
/* SETE_V - vector pipe */
Vector4 SETE_V(Vector4 SRC_A, Vector4 SRC_B)
  Vector4 input1 = SRC_A;
Vector4 input2 = SRC_B;
  Vector4 result, sub result;
  input1 = Normalize(input1);
input2 = Normalize(input2);
  sub_result.w = input1.w + -input2.w;
sub_result.z = input1.z + -input2.z;
sub_result.y = input1.y + -input2.y;
  sub_result.x = input1.x + -input2.x;
```

```
result.w = (sub_result.w == 0.0f) ? 1.0f : 0.0f;
```

ATI Ex. 2067 IPR2023-00922 Page 294 of 448

```
result.z = (sub_result.z == 0.0f) ? 1.0f : 0.0f; result.y = (sub_result.y == 0.0f) ? 1.0f : 0.0f;
  result.x = (sub_result.x == 0.0f) ? 1.0f : 0.0f;
  return result;
  // Special Considerations (per component)
// 1.) None - follows floating point rules
/* SETGT_V - vector pipe */
Vector4 SETGT V(Vector4 SRC A, Vector4 SRC B)
  Vector4 input1 = SRC_A;
  Vector4 input2 = SRC B;
  Vector4 result, sub result;
  input1 = Normalize(input1);
  input2 = Normalize(input2);
  sub_result.w = input1.w + -input2.w;
sub_result.z = input1.z + -input2.z;
  sub_result.y = input1.y + -input2.y;
  sub_result.x = input1.x + -input2.x;
  result.w = (sub result.w > 0.0f) ? 1.0f : 0.0f;
  result.z = (sub_result.z > 0.0f) ? 1.0f : 0.0f;
  result.y = (sub\_result.y > 0.0f) ? 1.0f : 0.0f;
  result.x = (sub\_result.x > 0.0f) ? 1.0f : 0.0f;
  return result;
  // Special Considerations (per component)
  // 1.) None - follows floating point rules
/* SETGE V - vector pipe */
Vector4 SETGE V(Vector4 SRC A, Vector4 SRC B)
  Vector4 input1 = SRC_A;
  Vector4 input2 = SRC_B;
  Vector4 result, sub_result;
  input1 = Normalize(input1);
  input2 = Normalize(input2);
  sub result.w = input1.w + -input2.w;
  sub_result.z = input1.z + -input2.z;
sub_result.y = input1.y + -input2.y;
  sub_result.x = input1.x + -input2.x;
  result.w = (sub_result.w >= 0.0f) ? 1.0f : 0.0f;
  result.z = (sub_result.z >= 0.0f) ? 1.0f : 0.0f;
  result.y = (sub result.y >= 0.0f) ? 1.0f : 0.0f;
  result.x = (sub result. x >= 0.0f) ? 1.0f : 0.0f;
  return result:
  // Special Considerations (per component)
// 1.) None - follows floating point rules
ł
/* SETNE_V - vector pipe */
Vector4 SETNE V(Vector4 SRC A, Vector4 SRC B)
  Vector4 input1 = SRC A;
  Vector4 input2 = SRC B;
  Vector4 result, sub_result;
  input1 = Normalize(input1);
  input2 = Normalize(input2);
  sub result.w = input1.w + -input2.w;
  sub result.z = input1.z + -input2.z;
```

```
sub_result.y = input1.y + -input2.y;
sub_result.x = input1.x + -input2.x;
    result.w = (sub_result.w != 0.0f) ? 1.0f : 0.0f;
    result.z = (sub_result.z != 0.0f) ? 1.0f : 0.0f;
    result.y = (sub_result.y != 0.0f) ? 1.0f : 0.0f;
    result.x = (sub result.x != 0.0f) ? 1.0f : 0.0f;
    return result;
    // Special Considerations (per component)
    // 1.) None - follows floating point rules
}
/* TRUNC_V - vector pipe */
Vector4 TRUNC V(Vector4 SRC A)
    Vector4 input1 = SRC A;
   Vector4 result;
   input1 = Normalize(input1);
    // trunc() returns integer part of floating point. Sign is preserved. So:
    // trunc(3.0f) = 3.0f
    // trunc(3.4f) = 3.0f
    // trunc(3.5f) = 3.0f
    // trunc(3.6f) = 3.0f
    // \text{trunc}(-3.0f) = -3.0f
    // \text{trunc}(-3.4\text{f}) = -3.0\text{f}
    // \text{trunc}(-3.5f) = -3.0f
    // \text{trunc}(-3.6f) = -3.0f
    result.w = trunc(input1.w);
    result.z = trunc(input1.z);
    result.y = trunc(input1.y);
   result.x = trunc(input1.x);
    return result;
    // Special Considerations (per component)
   // logertationstations (per component)
// logertations() = NaN
// logerta
   // 6.) TRUNC_V(+denorm)
// 7.) TRUNC_V(-denorm)
                                                                   = +ZERO (*)
                                                                   = -ZERO (*)
    17
    // (*) = Given our floating point rules, the code above will produce these results without special
                        handling and are shown only for clarity.
/* FLOOR V - vector pipe */
Vector4 FLOOR V(Vector4 SRC A)
    Vector4 input1 = SRC A;
    Vector4 result;
    input1 = Normalize(input1); // This will also happen in TRUNC_V, but it doesn't hurt
    result = TRUNC V(input1);
    if ( (input1.w < 0.0f) && (input1.w != result.w) )
         result.w += -1.0f;
     if ( (input1.z < 0.0f) && (input1.z != result.z) )
         result.z += -1.0f;
    if ( (input1.y < 0.0f) && (input1.y != result.y) )
  result.y += -1.0f;</pre>
    if ( (input1.x < 0.0f) && (input1.x != result.x) )
         result.x += -1.0f;
```

```
return result;
```

ATI Ex. 2067 IPR2023-00922 Page 296 of 448

```
// Special Considerations (per component)
```

```
// 1.) See TRUNC_V
  // 2.) FLOOR_V(NaN)
                                 = NaN
 // 3.) FLOOR_V(+INFINITY) = +INFINITY
                                                 (*)
 // 4.) FLOOR_V(-INFINITY) = -INFINITY
// 5.) FLOOR_V(+ZERO) = +ZERO
                                                 (*)
                                                 (*)
 // 6.) FLOOR_V(-ZERO)
// 7.) FLOOR_V(+denorm)
                                                 (*)
                                 = -ZERO
                                                 (*)
                                = +ZERO
 // 8.) FLOOR_V(-denorm)
                                                 (*)
                               = -ZERO
  // (*) = Given our floating point rules, the code above will produce these results without special
            handling and are shown only for clarity.
/* FRACT_V - vector pipe */
Vector4 FRACT V(Vector4 SRC A)
 Vector4 input1 = SRC A;
 Vector4 result;
 input1 = Normalize(input1); // This will also happen in FLOOR V, but it doesn't hurt
 result = FLOOR V(input1);
 result.w = input1.w + -result.w;
 result.z = input1.z + -result.z;
 result.y = input1.y + -result.y;
 result.x = input1.x + -result.x;
 return result;
  // Special Considerations (per component)
 // 1.) See FLOOR_V
 // 1.) See FLOAR
// 2.) FRACT_V(NaN) = NaN
// 3.) FRACT_V(+/-INFINITY) = R400_FP_NAN
// 4.) FRACT_V(+/-ZERO) = +ZERO
// 5.) FRACT_V(+/-denorm) = +ZERO
                                                     (*)
                                                     (*)
                                                     (*)
 // (*) = Given our floating point rules, the code above will produce these results without special
            handling and are shown only for clarity.
```

```
/* CNDE_V - vector pipe */
Vector4 CNDE V(Vector4 SRC A, Vector4 SRC B, Vector4 SRC C)
 Vector4 input1 = SRC A;
 Vector4 input2 = SRC B;
 Vector4 input3 = SRC C;
 Vector4 result;
 input1 = Normalize(input1);
 result.w = (input1.w == 0.0f) ? input2 : input3;
 result.z = (input1.z == 0.0f) ? input2 : input3;
 result.y = (input1.y == 0.0f) ? input2 : input3;
 result.x = (input1.x == 0.0f) ? input2 : input3;
 return result;
  // Special Considerations (per component)
  // 1.) None - follows floating point rules
/* CNDGE V - vector pipe */
Vector4 CNDGE V(Vector4 SRC A, Vector4 SRC B, Vector4 SRC C)
 Vector4 input1 = SRC_A;
Vector4 input2 = SRC_B;
```

Vector4 input3 = SRC\_C; Vector4 result;

input1 = Normalize(input1);

```
result.w = (input1.w >= 0.0f) ? input2 : input3;
result.z = (input1.z >= 0.0f) ? input2 : input3;
  result.y = (input1.y >= 0.0f) ? input2 : input3;
  result.x = (input1.x >= 0.0f) ? input2 : input3;
  return result;
  // Special Considerations (per component)
// 1.) None - follows floating point rules
/* CNDGT_V - vector pipe */
Vector4 CNDGT_V(Vector4 SRC_A, Vector4 SRC_B, Vector4 SRC_C)
  Vector4 input1 = SRC A;
  Vector4 input2 = SRC B;
  Vector4 input3 = LoadVector4(SRC C);
  Vector4 result;
 input1 = Normalize(input1);
  result.w = (input1.w > 0.0f) ? input2 : input3;
  result.z = (input1.z > 0.0f) ? input2 : input3;
  result.y = (input1.y > 0.0f) ? input2 : input3;
result.x = (input1.x > 0.0f) ? input2 : input3;
  return result;
  // Special Considerations (per component)
  // 1.) None - follows floating point rules
/* DOT4_V - vector pipe */
Vector4 DOT4_V(Vector4 SRC_A, Vector4 SRC_B)
  Vector4 input1 = SRC A;
  Vector4 input2 = SRC B;
  Vector4 result;
  float scalar_result;
  input1 = Normalize(input1);
input2 = Normalize(input2);
  (input1.y * input2.y) +
                    (input1.x * input2.x);
  result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar_result;
  return result;
  // Special Considerations (per component)
  // 1.) None - follows floating point rules
ì
/* DOT3_V - vector pipe */
Vector4 DOT3_V(Vector4 SRC_A, Vector4 SRC_B)
  Vector4 input1 = SRC A;
  Vector4 input2 = SRC B;
  Vector4 result;
  float scalar result;
  input1 = Normalize(input1);
input2 = Normalize(input2);
  (input1.x * input2.x);
```

ATI Ex. 2067 IPR2023-00922 Page 298 of 448

```
result.w = scalar_result;
result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar_result;
  return result;
  // Special Considerations (per component)
// 1.) None - follows floating point rules
/* DOT2ADD_V - vector pipe */
Vector4 DOT2ADD V(Vector4 SRC A, Vector4 SRC B, Vector SRC C)
  Vector4 input1 = SRC A;
  Vector4 input2 = SRC B;
  Vector4 input3 = SRC C;
  Vector4 result;
  float scalar_result;
  input1 = Normalize(input1);
input2 = Normalize(input2);
  input3 = Normalize(input2);
  input3.x;
  result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar_result;
  return result;
  // Special Considerations (per component)
  // 1.) None - follows floating point rules
/* MAX4_V - vector pipe */
Vector4 MAX4_V(Vector4 SRC_A)
  Vector4 input1 = SRC A;
  Vector4 result;
  // Note order is important
  result = MAX V(input1.xxxx, MAX V(input1.yyyy, MAX V(input1.zzzz, input1.wwww)));
  return result;
  // Special Considerations (per component)
  // 1.) See MAX V rules
/* CUBE V - vector pipe */
Vector4 CUBE V(Vector4 SRC A, Vector4 SRC B)
  // Note:
     For ease of hardware implementation the cube instruction takes two operands.
  11
  11
       Assuming for a given input register Rn: x channel contains the s coordinate, y channel contains
  //
       the t coordinate and z channel contains the r coordinate of cube face vector, then in input
```

- // operands to the cube instruction should be setup/swizzled as follows:
- // SRC\_A = Rn.zzxy
- // SRC\_B = Rn.yxzz

// algorithm in a same fashion for software. The actual implementation of the algorithm in hardware // is somewhat different but will produce the same results as the algorithm below. While the code

// below only uses some components of SRC\_A all components of SRC\_A and SRC\_B are used by the HW and

// must contain the appropriate data as described above.

Vector4 input1 = SRC\_A.zwxy; // put in strr form Vector4 input2 = SRC\_B.yxzw; // put in strr form

```
float ma, face_id, sc, tc;
Vector4 result;
VECTOR4 input1norm = Normalize(input1);
VECTOR4 input1norm_abs = abs(input1norm);
// similar to MAX
if (inputInorm_abs.z >= inputInorm_abs.y) {
    // z wins, now compare against x
  if (input1norm_abs.z >= input1norm_abs.x) {
     // z wins
     ma = input1.z;
     if (input1norm.z < 0) {
       // neg z
face_id = 5.0f; // NEG_Z
sc = -input1.x;
       tc = -inputl.y;
     } else {
        // pos z
       face_id = 4.0f; // POS_Z
       sc = input1.x;
       tc = -input1.y;
   } else {
    // x wins
    ma = input1.x;
    if (inputlnorm.x < 0) {
    // neg x
    face_id = 1.0f; // NEG_X</pre>
        sc = input1.z;
       tc = -input1.y;
     } else {
       // pos x
       face_id = 0.0f; // POS_X
sc = -input1.z;
       tc = -input1.y;
     }
} else {
  // y wins
  if (input1norm abs.y >= input1norm abs.x) {
    // y wins, now compare against x
ma = input1.y;
     if (inputlnorm.y < 0) {
       // neg y
face_id = 3.0f; // NEG_Y
sc = input1.x;
       tc = -input1.z;
     } else {
       // pos y
face_id = 2.0f; // POS_Y
       sc = input1.x;
tc = input1.z;
     }
  } else {
   // x wins
   ma = input1.x;
     if (input1norm.x < 0) {
        // neg x
       face_id = 1.0f; // NEG_X
sc = input1.z;
       tc = -input1.y;
     } else {
       // pos x
       face_id = 0.0f; // POS_X
sc = -input1.z;
tc = -input1.y;
     }
```

```
}
  }
  ma *= 2.0f;
  result.w = face id;
  result.z = ma;
  result.y = sc;
  result.x = tc;
  return result;
  // Special Considerations (per component)
  // 1.) None - follows floating point rules
/* PRED_SETE_PUSH_V - vector pipe */
Vector4 PRED SETE PUSH V(Vector4 SRC A, Vector4 SRC B)
  Vector4 input1 = SRC_A;
Vector4 input2 = SRC_B;
  Vector4 result;
  float scalar_result;
  // Vector Predicate instructions designed for:
  // Predicate counter in SRC_A.w
     Condition in SRC_B.w
  11
  11
      Return result is updated predicate counter
  input1 = Normalize(input1);
  input2 = Normalize(input2);
  if ( (input2.w == 0.0f) && (input1.w == 0.0f) ) {
    ExportPredicateReg(EXECUTE);
    scalar_result = 0.0f;
  } else {
    ExportPredicateReg(SKIP);
    scalar_result = input1.w + 1.0f
  result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar result;
  result.x = scalar_result;
  return result;
  // Special Considerations (per component)
// 1.) PRED_SETE_PUSH_V(NaN, <xnn>) = NaN, evaluates to SKIP
// 2.) PRED_SETE_PUSH_V(<xnn>, NaN) = valid result, evaluates to SKIP
// 3.) PRED_SETE_PUSH_V(NaN1, NaN2) = NaN1, evaluates to SKIP
                                                                                     (*)
                                                                                     (*)
  17
  // (*) = Given our floating point rules, the code above will produce these results without special
            handling and are shown only for clarity.
}
/* PRED SETNE PUSH V - vector pipe */
Vector4 PRED_SETNE_PUSH_V(Vector4 SRC_A, Vector4 SRC_B)
  Vector4 input1 = SRC A;
  Vector4 input2 = SRC_B;
  Vector4 result;
  float scalar result;
  // Vector Predicate instructions designed for:
  // Predicate counter in SRC A.w
  // Condition in SRC_B.w
  // Return result is updated predicate counter
  //
```

```
input1 = Normalize(input1);
```

```
input2 = Normalize(input2);
  if ( (input2.w != 0.0f) && (input1.w == 0.0f) ) {
    ExportPredicateReg(EXECUTE);
    scalar_result = 0.0f;
  } else {
    ExportPredicateReg(SKIP);
    scalar result = input1.w + 1.0f
  result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar result;
  result.x = scalar_result;
  return result;
  // Special Considerations (per component)
 // 1.) PRED_SETNE_PUSH_V(NAN, <xnn>) = NaN, evaluates to SKIP
// 2.) PRED_SETNE_PUSH_V(<xnn>, NaN) = Depends on <xnn>
// 2.) PRED_SETNE_PUSH_V(×xn>, NaN) = Depends on <xnn>
                                                                                         (*)
(*)
(*)
  // 3.) PRED_SETNE_PUSH_V(NaN1, NaN2) = NaN1, evaluates to SKIP
  11
  // (*) = Given our floating point rules, the code above will produce these results without special
  //
            handling and are shown only for clarity.
/* PRED SETGT PUSH V - vector pipe */
Vector4 PRED SETGT PUSH V(Vector4 SRC A, Vector4 SRC B)
  Vector4 input1 = SRC A:
  Vector4 input2 = SRC_B;
  Vector4 result;
  float scalar_result;
  // Vector Predicate instructions designed for:
  11
     Predicate counter in SRC A.w
     Condition in SRC_B.w
  11
     Return result is updated predicate counter
  input1 = Normalize(input1);
  input2 = Normalize(input2);
  if ( (input2.w > 0.0f) && (input1.w == 0.0f) ) {
    ExportPredicateReg(EXECUTE);
    scalar_result = 0.0f;
  } else {
    ExportPredicateReg(SKIP);
    scalar_result = input1.w + 1.0f
  result.w = scalar result;
  result.z = scalar_result;
 result.y = scalar_result;
result.x = scalar result;
  return result:
  // Special Considerations (per component)
  // 1.) PRED_SETGT_PUSH_V(NaN, <xnn>) = NaN, evaluates to SKIP
// 2.) PRED_SETGT_PUSH_V(<xnn>, NaN) = valid result, evaluates to SKIP
// 3.) PRED_SETGT_PUSH_V(NaN1, NaN2) = NaN1, evaluates to SKIP
                                                                                         (*)
  17
  // (*) = Given our floating point rules, the code above will produce these results without special
            handling and are shown only for clarity.
}
/* PRED_SETGE_PUSH_V - vector pipe */
Vector4 PRED_SETGE_PUSH_V(Vector4 SRC_A, Vector4 SRC_B)
 Vector4 input1 = SRC_A;
Vector4 input2 = SRC B;
```

```
Vector4 input2 = SRC_
Vector4 result;
```

```
float scalar_result;
  // Vector Predicate instructions designed for:
  // Predicate counter in SRC_A.w
       Condition in SRC B.w
  11
       Return result is updated predicate counter
  input1 = Normalize(input1);
input2 = Normalize(input2);
  if ( (input2.w >= 0.0f) && (input1.w == 0.0f) ) {
     ExportPredicateReg(EXECUTE);
     scalar_result = 0.0f;
  } else {
     ExportPredicateReg(SKIP);
     scalar_result = input1.w + 1.0f
  result.w = scalar_result;
result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar_result;
  return result;
  // Special Considerations (per component)
// 1.) PRED_SETGE_PUSH_V(NaN, <xnn>) = NaN, evaluates to SKIP
// 2.) PRED_SETGE_PUSH_V(<xnn>, NaN) = valid result, evaluates to SKIP
// 3.) PRED_SETGE_PUSH_V(NaN1, NaN2) = NaN1, evaluates to SKIP
                                                                                                    (*)
  11
  // (*) = Given our floating point rules, the code above will produce these results without special
  //
              handling and are shown only for clarity.
}
/* KILLE V - vector pipe */
Vector4 KILLE V(Vector4 SRC A, Vector4 SRC B)
  Vector4 input1 = SRC_A;
  Vector4 input2 = SRC_B;
  Vector4 result, sub_result;
  input1 = Normalize(input1);
  input2 = Normalize(input2);
  // Basically works same as SETE V
  sub result.w = input1.w + -input2.w;
  sub_result.z = input1.z + -input2.z;
  sub_result.y = input1.y + -input2.y;
sub_result.y = input1.y + -input2.y;
sub_result.x = input1.x + -input2.x;
  result.w = (sub result.w == 0.0f) ? 1.0f : 0.0f;
  result.z = (sub_result.z == 0.0f) ? 1.0f : 0.0f;
result.y = (sub_result.y == 0.0f) ? 1.0f : 0.0f;
result.x = (sub_result.x == 0.0f) ? 1.0f : 0.0f;
  if (ExportKillPixel(result) == TRUE) {
    KillPixel = TRUE;
  return result;
  // Special Considerations (per component)
// 1.) None - follows floating point rules
}
/* KILLGT V - vector pipe */
Vector4 KILLGT_V(Vector4 SRC_A, Vector4 SRC_B)
  Vector4 input1 = SRC_A;
  Vector4 input2 = SRC_B;
  Vector4 sub result;
```

```
input1 = Normalize(input1);
input2 = Normalize(input2);
  // Basically works same as SETGT_V
 sub_result.w = input1.w + -input2.w;
  sub result.z = input1.z + -input2.z;
 sub_result.y = input1.y + -input2.y;
 sub result.x = input1.x + -input2.x;
 result.y = (sub_result.y > 0.0f) ? 1.0f : 0.0f;
  result.x = (sub result.x > 0.0f) ? 1.0f : 0.0f;
 if (ExportKillPixel(result) == TRUE) {
   KillPixel = TRUE;
 }
 return result;
 // Special Considerations (per component)
// 1.) None - follows floating point rules
/* KILLGE_V - vector pipe */
Vector4 KILLGE V(Vector4 SRC A, Vector4 SRC B)
 Vector4 input1 = SRC_A;
Vector4 input2 = SRC B;
 Vector4 sub_result;
 input1 = Normalize(input1);
 input2 = Normalize(input2);
  // Basically works same as SETGE_V
 sub result.w = input1.w + -input2.w;
 sub result.z = input1.z + -input2.z;
 sub_result.y = input1.y + -input2.y;
 sub result.x = input1.x + -input2.x;
 result.w = (sub_result.w >= 0.0f) ? 1.0f : 0.0f; result.z = (sub_result.z >= 0.0f) ? 1.0f : 0.0f;
  result.y = (sub_result.y >= 0.0f) ? 1.0f : 0.0f;
 result.x = (sub_result.x >= 0.0f) ? 1.0f : 0.0f;
 if (ExportKillPixel(result) == TRUE) {
   KillPixel = TRUE;
 }
 return result;
  // Special Considerations (per component)
  // 1.) None - follows floating point rules
/* KILLNE V - vector pipe */
Vector4 KILLNE V(Vector4 SRC A, Vector4 SRC B)
 Vector4 input1 = SRC_A;
Vector4 input2 = SRC_B;
 Vector4 sub_result;
 input1 = Normalize(input1);
 input2 = Normalize(input2);
  // Basically works same as SETNE V
 sub_result.w = input1.w + -input2.w;
 sub result.z = input1.z + -input2.z;
 sub_result.y = input1.y + -input2.y;
 sub_result.x = input1.x + -input2.x;
  result.w = (sub_result.w != 0.0f) ? 1.0f : 0.0f;
  result.z = (sub_result.z != 0.0f) ? 1.0f : 0.0f;
  result.y = (sub result.y != 0.0f) ? 1.0f : 0.0f;
```

```
result.x = (sub result.x != 0.0f) ? 1.0f : 0.0f;
  if (ExportKillPixel(result) == TRUE) {
    KillPixel = TRUE;
 return result;
  // Special Considerations (per component)
  // 1.) None - follows floating point rules
/* DST_V - vector pipe */
Vector4 DST_V(Vector4 SRC_A, Vector4 SRC_B)
  Vector4 input1 = SRC A;
  Vector4 input2 = SRC B;
  Vector4 result;
  input1norm = Normalize(input1);
 input2norm = Normalize(input2);
  result.w = input2.w;
 result.z = input1.z;
result.y = input1norm.y * input2norm.y;
  result.x = 1.0f;
 return result;
  // Special Considerations (per component)
// 1.) None - follows floating point rules
/* MOVA_V - vector pipe */
Vector4 MOVA_V(Vector4 SRC_A, Vector4 SRC_B)
  Vector4 input1 = SRC A;
  Vector4 result;
 float scalar result;
  // SRC_A.w only for address
 input1 = Normalize(input1);
  11
  // Do round to nearest
  scalar_result = input1.w + 0.5f;
  result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar result;
  result = FLOOR V(result);
 AddressReg = ExportAddressReg(result.w);
  // return max. Note if SRC_A = SRC_B then this is like a mov
  result = MAX_V(SRC_A, SRC_B);
  return result;
  // Special Considerations (per component)
 // 1.) See FLOOR_V
// 2.) See MAX V
  // 3.) See ExportAddressReg() for conversion to signed 9-bit integer
}
Scalar Instructions
```

```
/* ADD_S - scalar pipe */
Vector4 ADD_S(Vector4 SRC_C)
{
```

```
Vector4 input1 = SRC C;
  Vector4 result;
  float scalar_result;
  input1 = Normalize(input1);
  scalar result = input1.w + input1.x;
  result.w = scalar result;
 result.z = scalar_result;
result.y = scalar_result;
result.x = scalar_result;
  return result.w;
  // Special Considerations (per component)
// 1.) None - follows floating point rules
/* ADD_PREV_S - scalar pipe */
Vector4 ADD_PREV_S(Vector4 SRC_C)
  Vector4 input1 = SRC_C;
  Vector4 result;
  float scalar result;
  input1 = Normalize(input1);
  scalar result = input1.w + PreviousScalar;
 result.w = scalar_result;
result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar_result;
  return result;
  // Special Considerations (per component)
  // 1.) None - follows floating point rules
/* MUL_S - scalar pipe */
Vector4 ADD_S(Vector4 SRC_C)
  Vector4 input1 = SRC C;
  Vector4 result;
  float scalar result;
  input1 = Normalize(input1);
  scalar_result = input1.w * input1.x;
  result.w = scalar result;
  result.z = scalar_result;
 result.y = scalar_result;
result.x = scalar_result;
  return result.w:
  // Special Considerations (per component)
  // 1.) None - follows floating point rules
/* MUL_PREV_S - scalar pipe */
Vector4 MUL PREV S(Vector4 SRC C)
  Vector4 input1 = SRC C;
  Vector4 result;
  float scalar_result;
```

ì

input1 = Normalize(input1);

scalar result = input1.w \* PreviousScalar;

```
result.w = scalar_result;
result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar_result;
  return result;
  // Special Considerations (per component)
// 1.) None - follows floating point rules
}
/* MUL_PREV2_S - scalar pipe */
Vector4 MUL_PREV2_S(Vector4 SRC_C)
  // All shader models
  Vector4 input1 = SRC C;
  Vector4 result;
  float scalar_result;
  // Used to emulate LIT instruction
  input1 = Normalize(input1);
  if ( (PreviousScalar == -MAX_FLOAT) ||
        (PreviousScalar == -INFINITY) ||
        (PreviousScalar is NaN)
        (input1.x <= 0.0f)
        (input1.x is NaN) )
    scalar_result = -MAX_FLOAT; // alternatively, could return -INFINITY
  } else {
    scalar_result = input1.w * PreviousScalar;
  }
  result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar result;
  result.x = scalar_result;
  return result;
  // Special Considerations (per component)
// 1.) None - follows floating point rules
1
/* MAX S - scalar pipe */
Vector4 MAX S(Vector4 SRC C)
  Vector4 input1 = SRC_C;
  Vector4 result;
  float scalar_result, sub_result;
  Vector4 input1norm = Normalize(input1);
  scalar result = input1.x;
  sub result = input1norm.w + -input1norm.x;
  if (sub result \geq 0.0f) {
    scalar_result = input1.w;
  result.w = scalar_result;
result.z = scalar_result;
  result.y = scalar result;
  result.x = scalar result;
  return result;
  // Special Considerations (per component)
  // 1.) None - follows floating point rules
ì,
/* MIN_S - scalar pipe */
Vector4 MIN S(Vector4 SRC C)
```

ATI Ex. 2067 IPR2023-00922 Page 307 of 448

```
{
  Vector4 input1 = SRC_C;
  Vector4 result;
  float scalar_result, sub_result;
  input1norm = Normalize(input1);
  scalar result = input1.x;
  sub result = input1norm.w + -input1norm.x;
  if (sub result < 0.0f) {
    scalar_result = input1.w;
  result.w = scalar_result;
  result.z = scalar_result;
result.y = scalar_result;
  result.x = scalar_result;
  return result;
  // Special Considerations (per component)
  // 1.) None - follows floating point rules
1
/* SETE S - scalar pipe */
Vector4 SETE_S(Vector4 SRC_C)
  Vector4 input1 = SRC_C;
  Vector4 result;
  float scalar_result;
  input1 = Normalize(input1);
  scalar result = (input1.w == 0.0f) ? 1.0f : 0.0f;
  result.w = scalar_result;
  result.z = scalar_result;
result.y = scalar_result;
  result.x = scalar_result;
  return result;
  // Special Considerations (per component)
// 1.) None - follows floating point rules
ł
/* SETGT_S - scalar pipe */
Vector4 SETGT_S(Vector4 SRC_C)
  Vector4 input1 = SRC_C;
  Vector4 result;
  float scalar result;
  input1 = Normalize(input1);
  scalar_result = (input1.w > 0.0f) ? 1.0f : 0.0f;
  result.w = scalar_result;
  result.z = scalar_result;
result.y = scalar_result;
result.x = scalar_result;
  return result;
  // Special Considerations (per component)
// 1.) None - follows floating point rules
1
/* SETGE_S - scalar pipe */
Vector4 SETGE_S(Vector4 SRC_C)
  Vector4 input1 = SRC C;
```

```
Vector4 result;
  float scalar result;
  input1 = Normalize(input1);
  scalar result = (input1.w >= 0.0f) ? 1.0f : 0.0f;
  result.w = scalar_result;
result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar_result;
  return result;
  // Special Considerations (per component)
  // 1.) None - follows floating point rules
}
/* SETNE_S - scalar pipe */
Vector4 SETNE_S(Vector4 SRC_C)
  Vector4 input1 = SRC C;
  Vector4 result;
  float scalar_result;
  input1 = Normalize(input1);
  scalar result = (input1.w != 0.0f) ? 1.0f : 0.0f;
  result.w = scalar_result;
result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar_result;
  return result;
  // Special Considerations (per component)
// 1.) None - follows floating point rules
ł
/* TRUNC_S - scalar pipe */
Vector4 TRUNC_S(Vector4 SRC_C)
  Vector4 input1 = SRC_C;
  Vector4 result;
  float scalar result;
  // SRC C.w only
  input1 = Normalize(input1);
  // trunc() returns integer part of floating point. Sign is preserved. So:
  // trunc(3.0f) = 3.0f
  // trunc(3.4f) = 3.0f
  // trunc(3.5f) = 3.0f
  // trunc(3.6f) = 3.0f
  // trunc(-3.0f) = -3.0f
  // trunc(-3.5f) = -3.0f
// trunc(-3.5f) = -3.0f
  // \text{trunc}(-3.6f) = -3.0f
  scalar result = trunc(input1.w);
  result.w = scalar result;
  result.z = scalar result;
  result.y = scalar_result;
  result.x = scalar_result;
  return result;
  // <u>Special Considerations (per component)</u>
  // 1.) TRUNC S(NaN)
                                = NaN
```

```
ATI Ex. 2067
IPR2023-00922
Page 309 of 448
```

```
// 2.) TRUNC_S(+INFINITY) = +INFINITY
// 3.) TRUNC_S(-INFINITY) = -INFINITY
  // 4.) TRUNC_S(+ZERO)
                                 = +7ERO
  // 5.) TRUNC_S(-ZERO)
// 6.) TRUNC_S(+denorm)
                                 = -ZERO
                                 = +ZERO
                                                 (*)
  // 7.) TRUNC S(-denorm)
                                 = -ZERO
                                                 (*)
  // (*) = Given our floating point rules, the code above will produce these results without special
// handling and are shown only for clarity.
}
/* FLOOR_S - scalar pipe */
Vector4 FLOOR_S(Vector4 SRC_C)
  Vector4 input1 = SRC C;
  Vector4 result;
  float scalar result;
  // SRC C.w only
  input1 = Normalize(input1); // Also, done in TRUNC_S, but does not hurt
  result = TRUNC S(input1);
  scalar result = result.w;
  if ( (input1.w < 0.0f) && (input1.w != scalar result) )
    scalar_result += -1.0f;
  result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar_result;
  return result;
  // Special Considerations (per component)
// 1.) See TRUNC_S
  // 1.) See Internet
// 2.) FLOOR_S(NAN) = NAN
// 3.) FLOOR_S(+INFINITY) = +INFINITY)
- INFINITY
                                                 (*)
                                                 (*)
(*)
(*)
  // 4.) FLOOR_S(-INFINITY) = -INFINITY
// 5.) FLOOR_S(+ZERO) = +ZERO
  // 6.) FLOOR_S(-ZERO)
                                 = -ZERO
                                                 (*)
(*)
  // 7.) FLOOR_S(+denorm)
                                 = +ZERO
  // 8.) FLOOR_S(-denorm)
                                 = -ZERO
  11
     (*) = Given our floating point rules, the code above will produce these results without special
            handling and are shown only for clarity.
  11
1
/* FRACT_S - scalar pipe */
Vector4 FRACT_S(Vector4 SRC_C)
  Vector4 input1 = SRC C;
  Vector4 result;
  float scalar result;
  // SRC C.w only
  input1 = Normalize(input1);
  result = FLOOR S(input1);
  scalar result = input1.w + -result.w;
  result.w = scalar result;
  result.z = scalar result;
  result.y = scalar_result;
  result.x = scalar_result;
  return result;
```

// Special Considerations (per component) // 1.) See FLOOR\_S

```
// 2.) FRACT_S(NaN) = NaN
// 3.) FRACT_S(+/-INFINITY) = R400_FP_NAN
// 4.) FRACT_S(+/-ZERO) = +ZERO
                                                     (*)
                                                    (*)
                                                     (*)
  // 5.) FRACT_S(+/-denorm)
                                   = +ZERO
                                                     (*)
  //
  // (*) = Given our floating point rules, the code above will produce these results without special
            handling and are shown only for clarity.
}
/* EXP IEEE S - scalar pipe */
Vector4 EXP_IEEE_S(Vector4 SRC_C)
  // All shader models.
  17
  // No IEEE rules for EXP, but this could be thought of as IEEE version.
  // EXP plays nice around +/-ZERO so no need for clamped version.
  Vector4 input1 = SRC_C;
  Vector4 result;
  float scalar_result;
  input1 = Normalize(input1);
  // Base 2
  if (input1.w == 0.0f) {
    // Our approximation has other nice accuracy properties, but for now just ensure this
    // for non-fringe input. Also see special considerations below.
    scalar_result = 1.0f;
  } else {
    scalar result = Approximate2ToX(input1.w); // IEEE like behavior
  }
  result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar result;
  return result;
  // Special Considerations (per component)
  // 1.) EXP_IEEE_S(NaN)
// 2.) EXP_IEEE_S(+ZERO)
// 3.) EXP_IEEE_S(-ZERO)
                                     = NaN
                                     = 1.0f
                                                     (*)
                                                     (*)
                                     = 1.0f
  // 4.) EXP_IEEE_S(+denorm)
// 5.) EXP_IEEE_S(-denorm)
                                     = 1.0f
                                                     (*)
                                     = 1.0f
                                                     (*)
  // 6.) EXP_IEEE_S(+INFINITY)
// 7.) EXP_IEEE_S(-INFINITY)
                                     = +INFINITY
                                     = 0.0f
  // 8.) EXP_IEEE_S(+MAX_FLOAT) = +INFINITY // Note this returns same result as +INFINITY
// 9.) EXP_IEEE_S(-MAX_FLOAT) = 0.0f // Note this returns same result as -INFINITY
  17
  // (*) = Given our floating point rules, the code above will produce these results without special
            handling and are shown only for clarity.
/* LOG IEEE S - scalar pipe */
Vector4 LOG IEEE S(Vector4 SRC C)
  // Shader models >= 3.0
  //
  // No IEEE rules for LOG, but this could be thought of as IEEE version.
  Vector4 input1 = SRC C;
  Vector4 result;
  float scalar result;
  input1 = Normalize(input1);
  // Base 2
  if (input1.w == 1.0f) {
    \prime\prime Our approximation has other nice accuracy properties, but for now just ensure this
    // for non-fringe input. Also see special considerations below.
    scalar_result = 0.0f;
  } else {
    scalar result = ApproximateLog2(input1.w); // IEEE like behavior
```

```
result.w = scalar_result;
result.z = scalar_result;
result.y = scalar_result;
result.x = scalar_result;
```

```
return result;
```

}

```
// Special Considerations (per component)
// 1.) LOG_IEEE_S(NaN) = NaN
// 2.) LOG_IEEE_S(+ZERO) = -INFINITY
// 3.) LOG_IEEE_S(-ZERO) = -INFINITY
// 4.) LOG_IEEE_S(+denorm) = -INFINITY (*)
// 5.) LOG_IEEE_S(-denorm) = -INFINITY (*)
// 6.) LOG_IEEE_S(-denorm) = +INFINITY
// 7.) LOG_IEEE_S(-INFINITY) = HINFINITY
// 7.) LOG_IEEE_S(-INFINITY) = R400_FP_NAN
// 8.) LOG_IEEE_S(-fnz>) = R400_FP_NAN
//
// (*) = Given our floating point rules, the code above will produce these results without special
handling and are shown only for clarity.
```

## /\* LOG\_CLAMPED\_S - scalar pipe \*/

```
Vector4 LOG CLAMPED S(Vector4 SRC C)
  // Shader models <= 2.0
  Vector4 input1 = SRC C;
  Vector4 result;
  float scalar_result;
  input1 = Normalize(input1);
  // Base 2
  if (input1.w == 1.0f) {
    // Our approximation has other nice accuracy properties, but for now just ensure this
// for non-fringe input. Also see special considerations below.
    scalar_result = 0.0f;
  } else {
    result = LOG_IEEE_S(input1);
    scalar_result = result.w;
  }
  // clamp result
  if (scalar result == -INFINITY) {
    scalar_result = -MAX_FLOAT;
  }
  result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar result;
  return result;
  // Special Considerations (per component)
// 1.) See LOG_IEEE_S
  // 2.) LOG_CLAMPED_S(NaN)
// 3.) LOG_CLAMPED_S(+ZERO)
// 4.) LOG_CLAMPED_S(+ZERO)
                                          = NaN
                                          = -MAX_FLOAT
                                                               (*)
  // 4.) LOG_CLAMPED_S(-ZERO)
// 5.) LOG_CLAMPED_S(+denorm)
                                          = -MAX_FLOAT
                                                               (*)
                                          = -MAX FLOAT
                                                               (*)
                                          = -MAX_FLOAT
  // 6.) LOG CLAMPED S(-denorm)
  // 7.) LOG CLAMPED S(+INFINITY) = +INFINITY
// 8.) LOG CLAMPED S(-INFINITY) = R400_FP_NAN
  // 9.) LOG CLAMPED S(<-fnz>)
                                          = R400 FP NAN
      (*) = Given our floating point rules, the code above will produce these results without special
  17
             handling and are shown only for clarity.
```

## /\* RECIP\_IEEE\_S - scalar pipe \*/

```
Vector4 RECIP_IEEE_S(Vector4 SRC_C)
{
```

```
// Shader models >= 3.0
  Vector4 input1 = SRC C;
  Vector4 result;
  float scalar_result;
  input1 = Normalize(input1);
  if (input1.w == 1.0f) {
    // Our approximation has other nice accuracy properties, but for now just ensure this
    // for non-fringe input. Also see special considerations below.
    scalar_result = 1.0f;
  } else {
    scalar_result = ApproximateReciprocal(input1.w); // IEEE like behavior
  result.w = scalar result;
  result.z = scalar_result;
  result.y = scalar_result;
  result x = scalar result;
  return result;
  // Special Considerations (per component)
 // Special Considerations (per component
// 1.) RECIP_IEEE_S(NAN) = NAN
// 2.) RECIP_IEEE_S(+ZERO) = +INFIN
// 3.) RECIP_IEEE_S(-ZERO) = -INFIN
// 4.) RECIP_IEEE_S(+denorm) = +INFIN
// 6.) RECIP_IEEE_S(+INFINITY) = +ZERO
// 7.) RECIP_IEEE_S(-INFINITY) = -ZERO
                                      = +INFINITY
                                      = -INFINITY
                                      = +INFINITY
                                                      (*)
                                      = -INFINITY
                                                     (*)
  // (*) = Given our floating point rules, the code above will produce these results without special
            handling and are shown only for clarity.
}
/* RECIP CLAMPED S - scalar pipe */
Vector4 RECIP CLAMPED S(Vector4 SRC_C)
  // Shader models <= 2.0
  Vector4 input1 = SRC_C;
  Vector4 result;
  float scalar_result;
  input1 = Normalize(input1);
  if (input1.w == 1.0f) {
    // Our approximation has other nice accuracy properties, but for now just ensure this
    // for non-fringe input. Also see special considerations below.
    scalar_result = 1.0f;
  } else {
    scalar result = RECIP IEEE S(input1);
    scalar result = input1.w;
  // clamp result
  if (scalar_result == -INFINITY) {
    scalar_result = -MAX_FLOAT;
  if (scalar_result == +INFINITY) {
    scalar result = +MAX FLOAT;
  result.w = scalar result;
  result.z = scalar_result;
  result.y = scalar result;
  result.x = scalar_result;
  return result;
  // Special Considerations (per component)
  // 1.) See RECIP IEEE S
  // 2.) RECIP CLAMPED S(NaN)
                                          = NaN
```

ATI Ex. 2067 IPR2023-00922 Page 313 of 448

```
// 3.) RECIP_CLAMPED_S(+ZERO)
// 4.) RECIP_CLAMPED_S(-ZERO)
                                          = +MAX_FLOAT
                                                            (*)
                                                            (*)
                                          = -MAX FLOAT
  // 5.) RECIP_CLAMPED_S(+denorm)
                                          = +MAX_FLOAT
                                                            (*)
  // 6.) RECIP_CLAMPED_S(-denorm) = -MAX
// 7.) RECIP_CLAMPED_S(+INFINITY) = +ZERO
                                           = -MAX FLOAT
                                                            (*)
  // 8.) RECIP CLAMPED S(-INFINITY) = -ZERO
  // (*) = Given our floating point rules, the code above will produce these results without special
// handling and are shown only for clarity.
}
/* RECIP_FF_S - scalar pipe */
Vector4 RECIP_FF_S(Vector4 SRC_C)
  // Useful for emulating parts of fixed function pipeline
  Vector4 input1 = SRC_C;
  Vector4 result;
  float scalar result;
  input1 = Normalize(input1);
  if (input1.w == 1.0f) {
    // Our approximation has other nice accuracy properties, but for now just ensure this
    // for non-fringe input. Also see special considerations below.
    scalar result = 1.0f;
  } else {
    scalar_result = RECIP_IEEE_S(input1);
scalar_result = input1.w;
  }
  // clamp result
  if (scalar_result == -INFINITY) {
    scalar_result = -ZERO;
  if (scalar result == +INFINITY) {
    scalar_result = +ZERO;
  ì
  result.w = scalar_result;
  result.z = scalar_result;
result.y = scalar_result;
result.x = scalar_result;
  return result;
  // Special Considerations (per component)
  // 1.) See RECIP_IEEE_S
// 2.) RECIP FF S(NaN)
                                     = NaN
  // 3.) RECIP_FF_S(+ZERO)
// 4.) RECIP_FF_S(-ZERO)
                                     = +ZERO (*)
                                     = -ZERO (*)
  // 5.) RECIP_FF_S(+denorm)
                                     = +ZERO
                                                (*)
  // 6.) RECIP_FF_S(-denorm)
// 7.) RECIP_FF_S(+INFINITY)
                                     = -ZERO
                                                (*)
                                    = +ZERO
  // 8.) RECIP FF S(-INFINITY) = -ZERO
  // (*) = Given our floating point rules, the code above will produce these results without special
            handling and are shown only for clarity.
4
/* SQRT_IEEE_S - scalar pipe */
Vector4 SQRT IEEE S(Vector4 SRC C)
  // All shader models
  // Can be useful for normal compression
  Vector4 input1 = SRC C;
  Vector4 result:
  float scalar_result;
  input1 = Normalize(input1);
```

// SQRT instruction is IEEE 754 compliant

ATI Ex. 2067 IPR2023-00922 Page 314 of 448

```
if (input.w == 1.0f) {
    // Our approximation has other nice accuracy properties, but for now just ensure this
    // for non-fringe input. Also see special considerations below.
    scalar_result = 1.0f;
  } else {
    scalar result = ApproximateSquareRoot(input.w); // IEEE like behavior
  result.w = scalar result;
  result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar result;
  return result;
  // Special Considerations (per component)
  // 1.) SQRT_IEEE_S(NaN)
// 2.) SQRT_IEEE_S(+ZERO)
                                   = NaN
                                   = +ZERO
  // 3.) SQRT_IEEE_S(-ZERO)
// 4.) SQRT_IEEE_S(+denorm)
                                   = -ZERO
                                                   // As defined by IEEE
                                                   (*)
                                  = +ZERO
                                                   (*)
  // 5.) SQRT_IEEE_S(-denorm)
                                   = -ZERO
                                  = +INFINITY
  // 6.) SQRT IEEE S(+INFINITY)
  // 7.) SQRT_IEEE_S(-INFINITY) = R400_FP_NAN
  // 8.) SQRT_IEEE_S(<-fnz>)
                                   = R400_FP_NAN
  // (*) = Given our floating point rules, the code above will produce these results without special
           handling and are shown only for clarity.
/* RECIPSORT IEEE S - scalar pipe */
Vector4 RECIPSQRT_CLAMPED_S(Vector4 SRC_C)
  // Shader models >= 3.0
 Vector4 input1 = SRC_C;
  Vector4 result;
  float scalar_result;
  input1 = Normalize(input1);
  if (input.w == 1.0f) {
    // Our approximation has other nice accuracy properties, but for now just ensure this
    // for non-fringe input. Also see special considerations below.
    scalar_result = 1.0f;
  } else {
    result = ApproximateRecipSquareRoot(input.w); // IEEE like behavior
    scalar_result = result.w;
  }
  result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar result;
  return result;
  // <u>Special Considerations (per component)</u>
  // 1.) ApproximateRecipSquareRoot(SRC_C) == RECIP_IEEE_S(SQRT_IEEE_S(SRC_C)) is not guaranteed.
  // 1.) RECIPSQRT_IEEE_S(NaN)
// 3.) RECIPSQRT_IEEE_S(+ZERO)
                                        = NaN
                                        = +TNFTNTTY
  // 4.) RECIPSQRT_IEEE_S(-ZERO)
                                        = -INFINITY
  // 5.) RECIPSQRT IEEE S(+denorm)
                                        = +INFINITY
                                                         (*)
  // 6.) RECIPSORT IEEE S(-denorm)
                                        = -INFINITY
                                                         (*)
  // 7.) RECIPSQRT_IEEE_S(+INFINITY) = +ZERO
// 8.) RECIPSQRT_IEEE_S(-INFINITY) = R400_FP_NAN
  // 9.) RECIPSORT IEEE S(<-fnz>)
                                        = R400 FP NAN
     (*) = Given our floating point rules, the code above will produce these results without special
           handling and are shown only for clarity.
/* RECIPSQRT_CLAMPED_S - scalar pipe */
```

```
Vector4 RECIPSQRT_CLAMPED_S(Vector4 SRC_C)
```

```
// Shader models <= 2.0
  Vector4 input1 = SRC C;
  Vector4 result;
  float scalar_result;
  input1 = Normalize(input1);
  if (input.w == 1.0f) {
    \prime\prime Our approximation has other nice accuracy properties, but for now just ensure this
    // for non-fringe input. Also see special considerations below.
    scalar_result = 1.0f;
  } else {
    result = RECIP_SQRT_IEEE_S(input1);
    scalar result = result.w;
  // clamp result
  if (scalar_result == -INFINITY) {
    scalar_result = -MAX_FLOAT;
  if (scalar result == +INFINITY) {
    scalar_result = +MAX_FLOAT;
  result.w = scalar result;
  result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar_result;
  return result;
  // Special Considerations (per component)
  // 1.) See RECIP SQRT_IEEE S
// 2.) RECIPSQRT_CLAMPED_S(NaN)
// 3.) RECIPSQRT_CLAMPED_S(+ZERO)
                                               = NaN
                                               = +MAX FLOAT
                                                                  (*)
  // 4.) RECIPSQRT_CLAMPED_S(-ZERO)
// 5.) RECIPSQRT_CLAMPED_S(+denorm)
                                              = -MAX_FLOAT
= +MAX_FLOAT
                                                                  (*)
                                                                  (*)
  // 6.) RECIPSQRT_CLAMPED_S(-denorm) = -MAX_FLOAT
// 7.) RECIPSQRT_CLAMPED_S(+INFINITY) = +ZERO
// 8.) RECIPSQRT_CLAMPED_S(-INFINITY) = R400_FP_NAN
                                                                  (*)
  // 9.) RECIPSQRT_CLAMPED_S(<-fnz>)
                                               = R400_FP_NAN
  // (*) = Given our floating point rules, the code above will produce these results without special
            handling and are shown only for clarity.
/* RECIPSQRT FF S - scalar pipe */
Vector4 RECIPSQRT_FF_S(Vector4 SRC_C)
  // Useful for emulating parts of fixed function pipeline
  Vector4 input1 = SRC_C;
  Vector4 result;
  float scalar result;
  input1 = Normalize(input1);
  if (input.w == 1.0f) {
    \ensuremath{\prime\prime}\xspace ) our approximation has other nice accuracy properties, but for now just ensure this
    // for non-fringe input. Also see special considerations below.
    scalar result = 1.0f;
  } else {
    result = RECIP SQRT IEEE S(input1);
    scalar result = result.w;
  }
  // clamp result
  if (scalar result == -INFINITY) {
    scalar_result = -ZERO;
  if (scalar_result == +INFINITY) {
    scalar result = +ZERO;
```

ATI Ex. 2067 IPR2023-00922 Page 316 of 448

```
result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar_result;
result.x = scalar_result;
  return result;
  // Special Considerations (per_component)
  // 1.) See RECIP SQRT IEEE S
// 2.) RECIPSQRT FF_S(NAN)
// 3.) RECIPSQRT FF_S(+ZERO)
// 4.) RECIPSQRT FF_S(-ZERO)
// 4.)
                                            = NaN
                                            = +ZERO
                                                               (*)
(*)
                                            = -ZERO
  // 5.) RECIPSQRT_FF_S(+denorm)
                                            = +ZERO
  // 6.) RECIPSQRT_FF_S(-denorm) = -ZERO
// 7.) RECIPSQRT_FF_S(-denorm) = -ZERO
// 8.) RECIPSQRT_FF_S(+INFINITY) = +ZERO
// 8.) RECIPSQRT_FF_S(-INFINITY) = R400_FP_NAN
// 9.) RECIPSQRT_FF_S(<-fnz>) = R400_FP_NAN
  // (*) = Given our floating point rules, the code above will produce these results without special
             handling and are shown only for clarity.
}
/* MOVA_S - scalar pipe */
Vector4 MOVA S(Vector4 SRC C)
  Vector4 input1 = SRC C;
  Vector4 result;
  // SRC C.w only
  input1 = Normalize(input1); // Also, done in FLOOR S, but does not hurt
  // Do round to nearest
  17
  input1.w += 0.5f;
  result = FLOOR S(input1);
  AddressReg = ExportAddressReg(result.w);
  result = MAX_S(SRC_C);
  return result;
  // Special Considerations (per component)
  // 1.) See FLOOR S
  // 2.) See MAX S
  // 3.) See ExportAddressReg() for conversion to signed 9-bit signed integer
/* MOVA_FLOOR_S - scalar pipe */
Vector4 MOVA FLOOR S(Vector4 SRC C)
  Vector4 input1 = SRC C;
  Vector4 result;
  // SRC C.w only
  input1 = Normalize(input1); // Also, done in FLOOR_S, but does not hurt
  // Do floor
  result = FLOOR S(input1);
  AddressReg = ExportAddressReg(result.w);
  result = MAX_S(SRC_C);
  return result;
  // Special Considerations (per component)
  // 1.) See FLOOR S
```

ATI Ex. 2067 IPR2023-00922 Page 317 of 448

```
// 2.) See MAX_S
// 3.) See ExportAddressReg() for conversion to signed 9-bit integer
/* SUB_S - scalar pipe */
Vector4 SUB S(Vector4 SRC C)
  Vector4 input1 = SRC_C;
 Vector4 result;
  float scalar_result;
  input1 = Normalize(input1);
  // Need SUB because neg input modifier applies to all channels of \ensuremath{\mathsf{SRC\_C}}
  scalar result = input1.w + -input1.x;
 result.w = scalar_result;
 result.z = scalar_result;
result.y = scalar_result;
  result.x = scalar_result;
  return result.w;
  // Special Considerations (per component)
  // 1.) None - follows floating point rules
}
/* SUB_PREV_S - scalar pipe */
Vector4 SUB_PREV_S(Vector4 SRC_C)
  Vector4 input1 = SRC C;
  Vector4 result;
  float scalar_result;
  input1 = Normalize(input1);
  // Need SUB PREV because neg input modifier applies to all channels of SRC C
 scalar_result = input1.w + -PreviousScalar;
  result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar result;
  return result;
  // Special Considerations (per component)
  // 1.) None - follows floating point rules
/* PRED_SETE_S - scalar pipe */
Vector4 PRED SETE S(Vector4 SRC C)
  Vector4 input1 = SRC C;
  Vector4 result;
  float scalar_result;
  // Scalar predicate instructions designed for:
  // Predicate counter in SRC C.w
  // Condition in SRC C.w
  // Return result is updated predicate counter
  11
  input1 = Normalize(input1);
  if (input1.w == 0.0f) {
    ExportPredicateReg(EXECUTE);
    scalar_result = 0.0f;
  } else {
    ExportPredicateReg(SKIP);
    scalar result = 1.0f;
```

ATI Ex. 2067 IPR2023-00922 Page 318 of 448

```
}
  result.w = scalar_result;
  result.z = scalar_result;
result.y = scalar_result;
  result.x = scalar result;
  return result;
 // Special Considerations (per component)
// 1.) PRED_SETE_S(NaN) = 1.0f, evaluates to SKIP (*)
  11
  // (*) = Given our floating point rules, the code above will produce these results without special
  17
           handling and are shown only for clarity.
/* PRED_SETGT_S - scalar pipe */
Vector4 PRED SETGT S(Vector4 SRC C)
  Vector4 input1 = SRC_C;
  Vector4 result;
  float scalar result;
  11
  // Scalar predicate instructions designed for:
  11
     Predicate counter in SRC C.w
  17
      Condition in SRC C.w
     Return result is updated predicate counter
  11
  input1 = Normalize(input1);
  if (input1.w > 0.0f) {
    ExportPredicateReg(EXECUTE);
    scalar_result = 0.0f;
  } else {
    ExportPredicateReg(SKIP);
    scalar_result = 1.0f;
  }
 result.w = scalar_result;
result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar_result;
  return result;
 // Special Considerations (per component)
// 1.) PRED_SETGT_S(NaN) = 1.0f, evaluates to SKIP (*)
  17
  // (*) = Given our floating point rules, the code above will produce these results without special
  //
           handling and are shown only for clarity.
}
/* PRED SETGE S - scalar pipe */
Vector4 PRED SETGE S(Vector4 SRC C)
  Vector4 input1 = SRC C;
  Vector4 result;
  float scalar_result;
  // Scalar predicate instructions designed for:
  // Predicate counter in SRC C.w
  // Condition in SRC C.w
      Return result is updated predicate counter
 input1 = Normalize(input1);
  if (input1.w >= 0.0f) {
    ExportPredicateReg(EXECUTE);
    scalar result = 0.0f;
  } else {
```

ATI Ex. 2067 IPR2023-00922 Page 319 of 448

```
ExportPredicateReg(SKIP);
    scalar result = 1.0f;
  result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar_result;
 return result;
  // Special Considerations (per component)
// 1.) PRED_SETGE_S(NaN) = 1.0f, evaluates to SKIP (*)
  17
  // (*) = Given our floating point rules, the code above will produce these results without special
           handling and are shown only for clarity.
}
/* PRED SETNE S - scalar pipe */
Vector4 PRED_SETNE_S(Vector4 SRC_C)
  Vector4 input1 = SRC C;
 Vector4 result;
  float scalar_result;
  11
  // Scalar predicate instructions designed for:
  // Predicate counter in SRC_C.w
  // Condition in SRC C.w
  11
     Return result is updated predicate counter
 input1 = Normalize(input1);
  if (input1.w != 0.0f) {
   ExportPredicateReg(EXECUTE);
    scalar_result = 0.0f;
  } else {
   ExportPredicateReg(SKIP);
    scalar_result = 1.0f;
  }
  result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar result;
 result.x = scalar_result;
 return result;
 // Special Considerations (per component)
// 1.) PRED_SETNE_S(NaN) = 0.0f, evaluates to EXECUTE (*)
  11
  // (*) = Given our floating point rules, the code above will produce these results without special
  17
           handling and are shown only for clarity.
/* PRED_SET_INV_S - scalar pipe */
Vector4 PRED_SET_INV_S(Vector4 SRC_C)
 Vector4 input1 = SRC_C;
 Vector4 result;
  float scalar result;
  // Scalar predicate instructions designed for:
  // Predicate counter in SRC C.w
  // Condition in SRC C.w
     Return result is updated predicate counter
  11
  input1norm = Normalize(input1);
```

```
if (inputlnorm.w == 1.0f) {
   ExportPredicateReg(EXECUTE);
```

```
scalar_result = 0.0f;
  } else {
    ExportPredicateReg(SKIP);
    if (input1norm.w == 0.0f) {
   scalar_result = 1.0f;
    } else {
      scalar_result = input1.w;
    }
  }
 result.w = scalar_result;
result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar_result;
  return result;
 // Special Considerations (per component)
// 1.) PRED_SET_INV_S(NaN) = NaN, evaluates to SKIP (*)
  11
  // (*) = Given our floating point rules, the code above will produce these results without special
           handling and are shown only for clarity.
}
/* PRED_SET_POP_S - scalar pipe */
Vector4 PRED_SET_POP_S(Vector4 SRC_C)
  Vector4 input1 = SRC C;
  Vector4 result;
  float scalar_result;
  // Scalar predicate instructions designed for:
  // Predicate counter in SRC_C.w
  // Condition in SRC_C.w
  // Return result is updated predicate counter
  input1 = Normalize(input1);
  scalar_result = input1.w + -1.0f;
  if (scalar_result <= 0.0f) {
    ExportPredicateReg(EXECUTE);
    scalar result = 0.0f;
  } else {
    ExportPredicateReg(SKIP);
    scalar_result = scalar_result;
  1
  result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar result;
  result.x = scalar result;
 return result;
 // Special Considerations (per component)
// 1.) PRED_SET_POP_S(NaN) = NaN, evaluates to SKIP (*)
  // (*) = Given our floating point rules, the code above will produce these results without special
           handling and are shown only for clarity.
}
/* PRED SET CLR S - scalar pipe */
Vector4 PRED SET CLR S(Vector4 SRC C)
  Vector4 input1 = SRC C;
  Vector4 result;
  float scalar_result;
  // Scalar predicate instructions designed for:
```

```
// Predicate counter in SRC C.w
```

ATI Ex. 2067 IPR2023-00922 Page 321 of 448

```
// Condition in SRC_C.w
  11
      Return result is updated predicate counter
  17
  // SRC_C not used
 ExportPredicateReg(SKIP);
 scalar result = +MAX FLOAT;
  result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar_result;
  return result;
  // Special Considerations (per component) // 1.) None
}
/* PRED_SET_RESTORE_S - scalar pipe */
Vector4 PRED_SET_RESTORE_S(Vector4 SRC_C)
  Vector4 input1 = SRC C;
  Vector4 result;
  float scalar result;
  // Scalar predicate instructions designed for:
  // Predicate counter in SRC_C.w
  // Condition in SRC_C.w
  // Return result is updated predicate counter
  17
 Vector4 input1norm = Normalize(input1);
  if (input1norm.w == 0.0f) {
    ExportPredicateReg(EXECUTE);
    scalar_result = 0.0f;
  } else {
   ExportPredicateReg(SKIP);
    scalar_result = input1.w;
 result.w = scalar_result;
result.z = scalar_result;
 result.y = scalar_result;
result.x = scalar_result;
 return result;
  // Special Considerations (per component)
  // 1.) PRED_SET_RESTORE_S(NaN) = NaN, evaluates to SKIP (*)
  11
  // (*) = Given our floating point rules, the code above will produce these results without special
           handling and are shown only for clarity.
ì
/* KILLE_S - scalar pipe */
Vector4 KILLE_S(Vector4 SRC_C)
  Vector4 input1 = SRC C;
  Vector4 result;
 float scalar result;
```

input1 = Normalize(input1);

```
scalar_result = 0.0f;
if (input1.w == 0.0f) {
```

```
scalar_result = 1.0f;
}
```

ATI Ex. 2067 IPR2023-00922 Page 322 of 448

```
result.w = scalar_result;
result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar_result;
  if (ExportKillPixel(result) == TRUE) {
   KillPixel = TRUE;
  }
 return result;
  // Special Considerations (per component)
  // 1.) None - follows floating point rules
/* KILLGT_S - scalar pipe */
Vector4 KILLGT S(Vector4 SRC C)
  Vector4 input1 = SRC C;
  Vector4 result;
  float scalar_result;
 input1 = Normalize(input1);
 scalar result = 0.0f;
  if (input1.w > 0.0f) {
   scalar_result = 1.0f;
  result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar_result;
  result.x = scalar_result;
  if (ExportKillPixel(result) == TRUE) {
   KillPixel = TRUE;
  return result;
  // Special Considerations (per component)
  // 1.) None - follows floating point rules
}
/* KILLGE S - scalar pipe */
.
Vector4 KILLGE_S(Vector4 SRC_C)
  Vector4 input1 = SRC_C;
 Vector4 result;
  float scalar_result;
 input1 = Normalize(input1);
 scalar result = 0.0f;
  if (input1.w >= 0.0f) {
   scalar_result = 1.0f;
  }
  result.w = scalar_result;
result.z = scalar_result;
result.y = scalar_result;
  result.x = scalar result;
  if (ExportKillPixel(result) == TRUE) {
   KillPixel = TRUE;
  }
  return result;
  // Special Considerations (per component)
// 1.) None - follows floating point rules
}
```

```
/* KILLNE_S - scalar pipe */
Vector4 KILLNE_S(Vector4 SRC_C)
  Vector4 input1 = SRC_C;
  Vector4 result;
  float scalar result;
  input1 = Normalize(input1);
  scalar_result = 0.0f;
  if (input1.w != 0.0f) {
    scalar_result = 1.0f;
  result.w = scalar_result;
  result.z = scalar_result;
  result.y = scalar_result;
result.x = scalar_result;
  if (ExportKillPixel(result) == TRUE) {
    KillPixel = TRUE;
  }
  return result;
  // Special Considerations (per component) // 1.) None - follows floating point rules
/* KILLONE_S - scalar pipe */
Vector4 KILLONE_S(Vector4 SRC_C)
  Vector4 input1 = SRC_C;
  Vector4 result;
  float scalar result;
  input1 = Normalize(input1);
  scalar_result = 0.0f;
  if (input1.w == 1.0f) {
    scalar_result = 1.0f;
  }
  result.w = scalar_result;
  result.z = scalar_result;
result.y = scalar_result;
```

```
if (ExportKillPixel(result) == TRUE) {
  KillPixel = TRUE;
}
```

```
return result;
```

}

// Special Considerations (per component)
// 1.) None - follows floating point rules

## /\* SIN\_S - scalar pipe \*/

result.x = scalar\_result;

```
Vector4 SIN_S(Vector4 SRC_C)
{
    // All shader models
    //
    // Valid input domain: [-PI, +PI] (implementation may clamp input values to this range except
    // for +INFINITY, -INFINITY and NaN)
    Vector4 input1 = SRC_C;
    Vector4 result;
    float scalar_result;
```

```
input1 = Normalize(input1);
```

scalar result = ApproximateSin(input.w);

```
result.w = scalar_result;
result.z = scalar_result;
result.y = scalar_result;
result.x = scalar_result;
```

return result;

```
// Special Considerations (per component)
// 1.) SIN_S(NaN)
                         = NaN
// 2.) SIN_S(+ZERO)
                         = + ZERO
// 3.) SIN_S(-ZERO)
                         = -ZERO
// 4.) SIN_S(+denorm)
                        = +ZERO
                                        (*)
                                        (*)
// 5.) SIN S(-denorm)
                        = -ZERO
// 6.) SIN S(+INFINITY) = R400 FP NAN
// 7.) SIN_S(-INFINITY) = R400_FP_NAN
// (*) = Given our floating point rules, the code above will produce these results without special
        handling and are shown only for clarity.
```

#### /\* COS\_S - scalar pipe \*/

Vector4 COS\_S(Vector4 SRC\_C)

```
// All shader models
//
// Valid input domain: [-PI, +PI] (implementation may clamp input values to this range except
// for +INFINITY, -INFINITY and NaN)
Vector4 input1 = SRC_C;
Vector4 result;
```

Vector4 result; float scalar\_result;

input1 = Normalize(input1);

scalar\_result = ApproximateCos(input.w);

result.w = scalar\_result; result.z = scalar\_result; result.y = scalar\_result; result.x = scalar\_result;

return result;

### // Special Considerations (per component)

```
// 1.) COS_S(NAN) = NAN
// 2.) COS_S(+ZERO) = 1.0f
// 3.) COS_S(-ZERO) = 1.0f
// 4.) COS_S(-denorm) = 1.0f (*)
// 5.) COS_S(-denorm) = 1.0f (*)
// 6.) COS_S(-denorm) = 1.0f (*)
// 7.) COS_S(-INFINITY) = R400_FP_NAN
// 7.) COS_S(-INFINITY) = R400_FP_NAN
//
// (*) = Given our floating point rules, the code above will produce these results without special
// handling and are shown only for clarity.
```

R400 Shader/Texture Pipe Macros

### WORKING IN PROGRESS - IGNORE FOR NOW

#### MOV

The R400 does not have a native MOV instruction. The MOV instruction can be implemented via a MAX (or MAX) instruction using argument selection bits in the ALU instruction appropriately.

MOV R1, R0 Becomes: MAX R1, R0, R0 // vector

MOV R1.x\_\_, R0.yyyy

ATI Ex. 2067 IPR2023-00922 Page 325 of 448 Becomes: MAX R1.x\_\_\_, R0.yyyy, R0.yyyy // scalar

#### YUV $\rightarrow$ RGB Conversion

```
First a couple notes:
1.) U == Cb, V == Cr
2.) with default swizzle, dst GPR after FetchTextureMap holds (Z=Cb, Y=Y, X=Cr)
3.) R400 only supports replicating Cb and Cr values (no interpolating)
-----Shader using shader pipe to debias Cr/Cb----
Constants (XYZW)
          ( (-16.0f * 0.00456621f) + (-128.0f * 0.0f) + (-128.0f * 0.00625893f) ),
( (-16.0f * 0.00456621f) + (-128.0f * -0.00153632f) + (-128.0f * -0.00318811f) ),
( (-16.0f * 0.00456621f) + (-128.0f * 0.00791071f) + (-128.0f * 0.0f) ),
CO = \{ ((-16.0f * 0.00456621f) + (-128.0f * 0.0f) \}
              1.0f }
                                                                             // debias Y/Cb/Cr
C1 = { 0.00456621f, 0.00456621f, 0.00456621f, 0.0f } // Y
C2 = { 0.0f, -0.00153632f, 0.00791071f, 0.0f } // Cb/U
C3 = { 0.00625893f, -0.00318811f, 0.0f, 0.0f } // Cr/V
texture0 = YUV texture (packed 422)
R0 = source texture coordinate
FetchTextureMap R1.xyz1, R0, texture0
MAD R2, R1.yyyy, C1, C0
MAD R2, R1.zzzz, C2, R2
MAD_sat R2, R1.xxxx, C3, R2
This will put into R2 X=R, Y=G, Z=B, W=1.0f where RGB=[0..1]
The texture pipe/constant should be programmed like this:
DATA FORMAT = FMT_Cr_Y1_Cb_Y0 or FMT_Y1_Cr_Y0_Cb
NUM_FORMAT_ALL = INT
FORMAT_COMP_X = unsigned
FORMAT_COMP_Y = unsigned
FORMAT_COMP_1 = distribution
FORMAT_COMP_2 = unsigned
FORMAT_COMP_W = unsigned (really a don't care)
BORDER_COLOR = ACbYCr black
EXP_ADJUST_ALL = 0
-----Shader using texture pipe to debias Cr/Cb------
Constants (XYZW)
C0 = { (-16.0f * 0.00456621f), (-16.0f * 0.00456621f), (-16.0f * 0.00456621f), 1.0f }

C1 = { 0.00456621f, 0.00456621f, 0.00456621f, 0.0f }

C2 = { 0.0f, -0.00153632f, 0.00791071f, 0.0f }
                                                                                                                           //debias Y
                                                                                                                            // Y
                                                                                                                            // U/Cb
C3 = { 0.00625893f, -0.00318811f, 0.0f,
                                                                                                                            // V/Cr
                                                                  0.0f
texture0 = YUV texture (packed 422)
R0 = source texture coordinate
FetchTextureMap R1.xyz1, R0, texture0
MAD R2, R1.yyyy, C1, C0
MAD R2, R1.zzzz, C2, R2
MAD_sat R2, R1.xxxx, C3, R2
This will put into R2 X=R, Y=G, Z=B, W=1.0f where RGB=[0..1]
The texture pipe/constant should be programmed like this:
DATA FORMAT
                  = FMT Cr Y1 Cb Y0 or FMT Y1 Cr Y0 Cb
NUM FORMAT ALL = INT
FORMAT_COMP_X = unsigned bias
FORMAT_COMP_Y = unsigned
FORMAT_COMP_Z = unsigned bias
FORMAT_COMP_W = unsigned (really a don't care)
BORDER_COLOR = ACbYCr black
EXP ADJUST ALL = 0
LIT
```

#### POW

POW - vector x power y Instruction: POW DST, SRC1, SRC2 Description: Computes x power y. Input power must be a scalar. Scalar result is replicated to all 4 output channels. This is a macro instruction, which takes 3 instruction slots. pow(x,y) could be expanded as exp(y \* log(x)). DST should be a temporary register Macro expansion: log DST, SRC1 mul DST, DST, SRC1 exp DST, DST

#### SINCOS

Cubemap Texture Fetch


Texture With Border Color Fetch


Constant (0-1)	Uncompressed (3)	Zplane (4-11)	MinMax (12-13)	Separate (14-15)
	64 16-bit or 32-bit	64 stencil values	64 stencil values	64 stencil values
Stencil is either	depth/stencil values, stored in	64N bits to select	Zmin and Zmax	
0x0 (0) or	)) or micro-tile order plane per sample			64 packed
stencil_clear (1) at each pixel	This is the only software-readable dopth(stopcil			16-bit or 24-bit depth values, stored in
	format		unused	micro-tile order
		(the rest unused)		

	127	96	95	64	63	32	31	0	_	127	7		96	95			64	63			32	31			0	
	Τ7	Τ6	T 5	T 4	Т3	T 2	T 1	Τ0		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	T 15	T 14	T 13	T 12	T11	T 10	Т9	Т8		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
A				BUSINI	ESS INI	T 10 FORMA	TION -	SUBJE		A7 HE		ÓŤI		IVE	A∩ OF	۸ م RDE		აი	20			っ <u>「</u> 0104			9121	ł


Background (0)	ZplaneN (1-5)	Separate (6)	Expanded (7)	Reserved (8-15)
64S stencil values	64S stencil values	64S stencil values	64 S*16-bit depths or 64 S*32-bit	
Depth equals	N 96-bit Zplanes	64 S*24-bit depth values,	depth+stencil values, stored in micro-tile order	reserved for future expansion, e.g. delta formats
depth_clear value at each sample	Mask bits to select Zplane per sample	stored in micro-tile order	This format is software-readable for single-sample	Ŭ
	(the rest unused)			

59	59 <u>30</u> 29											
	SlopeY	′<29:0>	(sbfixed<3,26>)	SlopeX<29:0> (sbfixed<3,26>)								
95	92	91			65	64	63	60				
ShiftZ	<u>Z</u> <3:0>		CenterZ<26:0> (sbfixed-	<3,23>)		MultiSample	ShiftX	Y<3:0>				





AMD1044\_0229125 ATI Ex. 2067 IPR2023-00922 Page 332 of 448



ATI Ex. 2067 IPR2023-00922 Page 333 of 448

	64N-1 56N 56N-1 48N	48N-1 40N 40N-7	1 32N	32N-1 24	N 24N-1	16N 16N	N-1 8N 8N-1	0
0	pmsk(0-7,7) pmsk(0-7,5)	pmsk(0-7,6) pmsl	k(0-7,4)	pmsk(0-7,3	3) pmsk(0-	-7,1) pm	sk(0-7,2) pms	k(0-7,0)
	N-bit I	Pmask, 1-sample:	16N-bit	interleave c	of even/odd	d scanlir.	nes	
	64N-1 48N	48N-1	32N	32N-1		16N 16N	<b>J</b> -1	0
0	pmask (0-7, 3)	pmask (0-7,	2)	pmas	k (0-7, 1)		pmask (0-7,	0)
1	pmask (0-7, 7)	pmask (0-7,	6)	pmas	k (0-7, 5)		pmask (0-7,	4)
	N-bit F	Pmask, 2-sample:	16N-bit	interleave c	of even/odd	d scanlir	nes	
	64N-1 48N	48N-1	32N	32N-1		16N 16N	J-1	0
0	pmask (4-7, 1)	pmask (4-7,	0)	pmas	k (0-3, 1)		pmask (0-3,	0)
1	pmask (4-7, 3)	pmask (4-7,	2)	pmas	k (0-3, 3)		pmask (0-3,	2)
2	pmask (4-7, 5)	pmask (4-7,	4)	pmas	k (0-3, 5)		pmask (0-3,	4)
3	pmask (4-7, 7)	pmask (4-7,	6)	pmas	k (0-3, 7)		pmask (0-3,	6)

N-bit Pmask, 4-sample: 16N-bit interleave of even/odd scanlines

AMD CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO THE PROTECTIVE ORDER

	64N-1	48N	48N-1	32N	32N-1	16N	16N-1	0
0	pmask (2-3, 1)		pmask (2-3, 0)		pmask (0-1, 1)		pmask (0-1, 0)	
1	pmask (6-7, 1)		pmask (6-7, 0)		pmask (4-5, 1)		pmask (4-5, 0)	
2	pmask (2-3, 3)		pmask (2-3, 2)		pmask (0-1, 3)		pmask (0-1, 2)	
3	pmask (6-7, 3)		pmask (6-7, 2)		pmask (4-5, 3)		pmask (4-5, 2)	
4	pmask (2-3, 5)		pmask (2-3, 4)		pmask (0-1, 5)		pmask (0-1, 4)	
5	pmask (6-7, 5)		pmask (6-7, 4)		pmask (4-5, 5)		pmask (4-5, 4)	
6	pmask (2-3, 7)		pmask (2-3, 6)		pmask (0-1, 7)		pmask (0-1, 6)	
7	pmask (6-7, 7)		pmask (6-7, 6)		pmask (4-5, 7)		pmask (4-5, 6)	

N-bit Pmask, 8-sample: 16N-bit interleave of even/odd scanlines

AMD CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO THE PROTECTIVE ORDER

	64N-1 56N 56N-1 48N	48N-1 40N 40N-1 32N	32N-1 24N 24N-1 16N	16N-1 8N 8N-1 0
0	pmsk(0a-2b,3) pmsk(5b-7c,1)	pmsk(0a-2b,2) pmsk(5b-7c,0)	pmask (0a-5a, 1)	pmask (0a-5a,0)
1	pmask (0a-5a, 5)	pmask (0a-5a,4)	pmask (2c-7c, 3)	pmask (2c-7,2)
2	pmask (2c-7c, 7)	pmask (2c-7c,6)	pmsk(0a-2b,7) pmsk(5b-7c,5)	pmsk(0a-2b,6) pmsk(5b-7c,4)
	N-bit F	Pmask, 3-sample: 16N-bit	interleave of even/odd sca	anlines
	64N-1 48N	48N-1 32N	32N-1 16N	16N-1 0
0	pmask (2e-5b, 1)	pmask (2e-5b,0)	pmask (0a-2d, 1)	pmask (0a-2d,0)
1	pmask (0a-2d, 3)	pmask (0a-2d,2)	pmask (5c-7f,1)	pmask (5c-7f,0)
2	pmask (5c-7f,3)	pmask (5c-7f,2)	pmask (2e-5b, 3)	pmask (2e-5b,2)
3	pmask (2e-5b, 5)	pmask (2e-5b,4)	pmask (0a-2d, 5)	pmask (0a-2d,4)
4	pmask (0a-2d, 7)	pmask (0a-2d,6)	pmask (5c-7f,5)	pmask (5c-7f,4)
5	pmask (5c-7f,7)	pmask (5c-7f,6)	pmask (2e-5b, 7)	pmask (2e-5b,6)

N-bit Pmask, 6-sample: 16N-bit interleave of even/odd scanlines


AMD CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO THE PROTECTIVE ORDER

_	46 42	41	21	20	0
	Exp	SlopeY<20:0>	(sgroup<4,20,0>)	SlopeX<20:0>	(sgroup<4,20,0>)
~	-				47
95	0				47
		CornerZ	<48:0> (sbfixed<0	,48,0FFSET(0.	5)>)

]	000 0000 0000	0	CornerZ<42:0>			
Exp==0	3:0>	SlopeX<2	)>	sign extend<30:0>		
Exp==31	>	zero extend<30:0	SlopeX<23:0>			
	000000000		nerZ<44:0>	Corner		
Exp==0	:0>	SlopeX<22	)>	sign extend<30:0>		
Exp==31		zero extend<30:0>	SlopeX<22:0>			

Corne	000000		
sign extend<30:0>	Slop	0eX<21:0>	Exp==0
SlopeX<21:0>	zero extend<3	30:0>	Exp==31

	CornerZ<48:0>		000		
sign extend<3	0:0>	SlopeX<20:0>		Exp==0	
01000V-200.02	Ι	toro outond/20.02		Eva94	ATI Ex. 2067 IPR2023-00922



AMD1044\_0229131


ATI Ex. 2067 IPR2023-00922 Page 338 of 448

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
word 0	(7,1)	(6,1)	(5,1)	(4,1)	(3,1)	(2,1)	(1,1)	(0,1)	(7,0)	(6,0)	(5,0)	(4,0)	(3,0)	(2,0)	(1,0)	(0,0)
word 1	(7,3)	(6,3)	(5,3)	(4,3)	(3,3)	(2,3)	(1,3)	(0,3)	(7,2)	(6,2)	(5,2)	(4,2)	(3,2)	(2,2)	(1,2)	(0,2)
word 2	(7,5)	(6,5)	(5,5)	(4,5)	(3,5)	(2,5)	(1,5)	(0,5)	(7,4)	(6,4)	(5,4)	(4,4)	(3,4)	(2,4)	(1,4)	(0,4)
word 3	(7,7)	(6,7)	(5,7)	(4,7)	(3,7)	(2,7)	(1,7)	(0,7)	(7,6)	(6,6)	(5,6)	(4,6)	(3,6)	(2,6)	(1,6)	(0,6)

AMD1044\_0229132 ATI Ex. 2067 IPR2023-00922 Page 339 of 448

_	63 4	18 47	32 31	16 15	0
r Sk Jes	word 3, sample 0	word 2, sample 0	word 1, sam	nple 0 word	0, sample 0
np np				-	
Fr bit sar	word 3, sample S-1	word 2, sample S-1	word 1, samp	ole S-1 word 0	), sample S-1


AMD1044\_0229133 ATI Ex. 2067 IPR2023-00922 Page 340 of 448




Cmask Modes for 6 or 8 Samples per Pixel


AMD CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO THE PROTECTIVE ORDER

AMD1044\_0229134 ATI Ex. 2067 IPR2023-00922 Page 341 of 448







AMD1044\_0229136 ATI Ex. 2067 IPR2023-00922 Page 343 of 448



AMD1044\_0229137 ATI Ex. 2067 IPR2023-00922 Page 344 of 448




AMD1044\_0229138 ATI Ex. 2067 IPR2023-00922 Page 345 of 448




AMD1044\_0229139 ATI Ex. 2067 IPR2023-00922 Page 346 of 448

Mx1 mipmaps at offset M in X 8x2 MxN mipmaps at offset N in Y	X-major mipmap chain contains mipmaps from Mx16 and smaller. Wasted space is about 2(M*16)/3.
64x16 (left half)	64x16 (right half)

AMD1044\_0229140 ATI Ex. 2067 IPR2023-00922 Page 347 of 448







AMD1044\_0229142 ATI Ex. 2067 IPR2023-00922 Page 349 of 448

95		53	52 48	47	24 2	23	0
	CornerZ<42:0> (ubfixed<0,42,OFFSET(0.25)>)		Exp	SlopeY<23:0> (sgroup<5,2	23,0>)	SlopeX<23:0> (sgroup<5,23,0>	>)
95	58 \$	57		29	28		0
	CornerZ<37:0> (ubfixed<1,36,OFFSET(0.25)>)		SlopeX<	28:0> (sfloat<5,23,0>)	s	SlopeX<28:0> (sfloat<5,23,0>)	
95	60 59 5	56 55			28 27		0
	CornerZ<35:0> (ubfixed<0,42,OFFSET(0.25)>) Ex	р	SlopeY	<27:0> (sgroup<4,27,0>)	S	SlopeX<27:0> (sgroup<4,27,0>)	
	89			45 44			0
	SlopeX<44:0> (sfixed<0,44,0>)			Slop	eX<44:0>	(sfixed<0,44,0>)	
	CornerZ<37:0> (ubfixed<0,37,OFFSET(0.25)>)						
127	90						


47	24 23			0
Slope	Y<23:0> (sgroup<5,23,0>) SlopeX<23:0> (sgroup<5	,2	3,0>	)
	CornerZ<42:0> (ubfixed<0,42,OFFSET(0.5)>)		E۷	φ
95	5	;3	52	48





				20						-
	SlopeY<27:0> (sbfixed<2,25>)				SlopeX<27:	0> (s	bfixed	<2,2	5>)	
95	94	93	92			60	59	58	57	56
Sh	iftZ<2	:0>		CenterZ<32:0> (st	ofixed<2,30>)		9	ShiftX	Y<3:0	>

AMD1044\_0229144 ATI Ex. 2067 IPR2023-00922 Page 351 of 448



ShiftZ == 0	C	CenterZ<32:0>			ShiftZ == 0
	42 36 35		3	20	
ShiftZ == 7	sign extend	CenterZ<32:0	>	000	ShiftZ == 7
	42	15	14	0	
ShiftXY == 0	SlopeX<27:0>	or SlopeY<27:0>	000 0000 0000 00	00	ShiftXY == 0
	42	28 27		0	
	sign extend	SlopeX<27:0	> or SlopeY<27:0>		
ShiftXY == 15					ShiftXY == 15

ATI Ex. 2067 IPR2023-00922 Page 352 of 448

	ORIGINATE DATE 21 March, 2002	EDIT DATE [date \@ "d MMMM,	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 1 of 30
Author: Larry S	Seller			
ssue To:		Copy No:		
R4	100 Render Lo	ogic Architect	ural Specificatio	n
(RE req	3), the Shader Export block	es (SX), and the Render Co ed uses of the block. It also d	ic blocks, including the Render Ba ntrol block (RC). It provides an ov escribes the block interfaces, inter-	verview of the
AUTOMATIC	ALLY UPDATED FIELDS:			
Document L	ocation: D:\r4	1001doc_lib/design/blocks/rb/F 0 Render Backend Architectu APDPC/VALS		
Document L	ocation: D:\r4			
Document L	ocation: D:/r4 inet Search Title : R400	0 Render Backend Architectu	ral Specification	
Document L	ocation: D:/r4 inet Search Title : R400	0 Render Backend Architectu	ral Specification	
Document L Current Intra	CUMENT CONTAIN	S CONFIDENTIAL II	ral Specification	

ATI Ex. 2067 IPR2023-00922 Page 353 of 448

Λî	ORIGINATE DATE	EDIT DATE	R400 Render Backend	PAGE
	21 March, 2002	(date \@ "d MMMM,	Architectural Specification	2 of 30

# Table Of Contents

1.	OVERVIEW	4
1.1	RC: Render Central Block	5
1.2	SX: Shader Export Block	6
1.3	RBT: Tile Logic Block	7
1.4	RBD: Depth Test Block	8
1.5	RBC: Color Blend Block	8
1.6	RBM: Memory Interface Block	9
2	RENDER LOGIC DATA FLOWS	10
2.1	Pixel Render Transfers	10
22	Pass Through Transfers	1110
2.3	Texture Unit Transfers	11
3.	SX: SHADER EXPORT BLOCK	312
3.1	SX Parameter Buffer Block	1413
3.2	SX Shader Data Processing Block	14
3.3	SX Quad Processing Block	15
3.4	SX Export Buffer Logic	16
3.5	Export Buffer Data Format	. 17
4.	RBT: TILE LOGIC BLOCK 1	918
4.1	Input Queues	19
4.2	Stage 1: Issue Tile data Read	21
4.3	Stage 2: Perform Z Kill and Probe	
Dep	th Cache	

5.	RBD: DEPTH TEST BLOCK	2625
5.1	Input FIFOs	2625
5.2	Stage 3: Depth/Stencil Tests	
6.	RBC: COLOR BLEND BLOCK	2726
6.1	Input FIFOs	and an
6.2	Stage 4: Color Processing	and the second s
6.3	Fragment Processing	and a second sec
7.	RC: READ DATA BLOCK	
8.	RBW: WRITE DATA BLOCK	
9	EXTERNAL INTERFACES	Contraction of the local division of the loc
9.1	Scan Converter Interface	
9.2	Rasterizer Interface	
9.3	Texture Unit Interface	Reservation in the local division of the loc
9.4	Shader Pipe Interface	and the second s
9.5	Memory Controller Interface	
10.	REGISTER INTERFACE	
10.1	Surface Descriptors	
10.2	Depth Test Registers	- COLUMN TOWN
10.3	Color Blend Registers	
10.4	Other Registers	
10.4	Seller Meglovelo	0100

## Table Of Figures

Figure 1: RB Top Level Block Diagram	4
Figure 2: RC: Render Central Block Diagram	
Figure 3: SX: Shader Export Block Diagram	6
Figure 4: RBT: Tile Logic Block Diagram.	
Figure 5: RBD: Depth Test Block Diagram	8
Figure 6: RBC: Color Blend Block Diagram	9
Figure 7: RBM: Memory Interface Block Diagram	9
Figure 8: SX: Shader Export Block Diagram	
Figure 9: SX: Parameter Selection Logic	
Figure 10: SX: Shader Data Logic	15

Figure 11: SX: Quad Processing Logic	
Figure 12: SX: Export Buffer Logic	
Figure 13: SX: Export Buffer Data Order	
Figure 14: SX: Export Buffer Data Order	
Figure 15: SX: Export Buffer Data Formats	
Figure 17: RBT: Tile Logic Block Diagram	
Figure 18: RBT: Tile Logic Data Format	
Figure 19: Depth Test Block Diagram	2625
Figure 20: RBC: Color Blend Block Diagram	2726

# Table Of Tables

Table 1: Stencil C	odes for 8x8 Tiles	
Table 2: Stencil F	unction Pass/Fail for 8	x8 Tiles
Table 3; Stencil O	p Results for 8x8 Tiles	
Table 4: Depth To	est Pass/Fail and Tmir	Tmax Update
International International	mana manifestaria and a surger a	.2423
Table 5: Stencil C	ode Bits for 8x8 Tiles	Errort
Bookmark n	ot defined.	

	Fragment In				2827
	Fragment R Fragment				
Table 9: I	<b>RB</b> DataRe	quest h	nterf	ace	2928

n and Renderflashend day ---- 74211 Bytes\*\*\* 
ATI Confidential. Reference Copyright Notice on Cover Page 
\*\*\* 
BHT Confidential. Reference Copyright Notice on Cover Page 
\*\*\*
BHT Confidential.

ATI Ex. 2067 IPR2023-00922 Page 354 of 448

Æ	ORIGINATE DATE 21 March, 2002	EDIT DATE	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 3 of 30	
Revision	Changes:				
Rev 0.1 (Larr	y Seiler)	First draft			
Date: April 6,	2001				
Rev 0.2 (Larr	y Seiler)		on Parameter Buffer and Tile Logi	c blocks.	
Date: June, 20	001	Lesser changes	to other blocks.		
Rev 0.3 (Larr	y Seiler)	Changes to refl	ect the new shader pipe design.		
Date: Novemb	ber 7, 2001 - December 20,	2001			
Rev 0.4 (Larr	y Seiler)		in the block overview descriptions		
Date: January	30, 2002	description. Der	on data flows, changes in the 5 tailed RB block descriptions are ter they are out of date.		
Rev 0.5 (Larr	y Seiler)		fer no longer stores depth com	pressed,	
Date: July 8, 2	2002	various elabora	tions and extended explanations.		
Rev 0.5a (Lar	rry Seiler) September 17, 2	DO4 Fixed a bug in t	he Stencil Function Pass/Fail table	+	Formatted: Font:

# Open Issues and Known Deficiencies:

The export buffer and SP->SX interface would be much simpler with a wider data bus.	
Work out details of the shadow buffer paths through the RB.	
Verify that the surface and context synchronization schemes meet our needs	
Work out details of Gaussian filter multi-sample resolve through the RB.	
How does vertex export address generation work – is the plan of record stable?	
Do we need to support sample dropping?	
Should we still support the fog blend?	
What changes need to be made in the SX for handling cached parameters?	
NOTE: bus names in the figures are not up to date in rev 0.4	


Rectl. RenderBastend.dox CD 74211 Bytes\*\*\*\* © ATI Confidential. Reference Copyright Notice on Cover Page © \*\*\* DE1764 In 14 Perfectors on a

Ai	ORIGINATE DATE	EDIT DATE	R400 Render Backend	PAGE
	21 March, 2002	(date \@ "d MMMM,	Architectural Specification	4 of 30

### 1. Overview

The R400 render logic blocks consist of the Render Control block (RC), the Shader Export blocks (SX), and the Render Backend blocks (RB). Together, these blocks accept depths, colors, and coverage masks in order to perform hierarchical tests, depth/stencil tests and destination color blend operations. They input 8x8 bles and 2x2 quads from the Scan Converter (SC) and Shader Pipe (SP) blocks, read data from the Memory Controllers (MC), and write out the results. The RB blocks also compute shadow buffer coverage and filter anti-aliased pixels in response to commands from the texture pipe (TP). Finally, they pass through other types of export data computed in the Shader Pipes and write it to linear arrays in memory.

The figure below illustrates the render logic blocks and how they relate to other R400 blocks. In the upper half of the figure, the Render Central block (RC) distributes render tile commands to the other blocks, collects hierarchical cull results for the SC, and collects synchronization signals for the CP. The two Shader Export blocks (SX) each buffer the data that is output from a pair of Shader Pipes, as well as performing operations such as alpha test.



### Figure 1: RB Top Level Block Diagram

The lower half of the figure shows the four Render Backend blocks (RB) and their associated Memory Controller blocks (MC). Dashed lines enclose the four sub-blocks that compose each RB. Each RB owns ¼ of the 8x8 tiles in the frame buffer and processes all render commands directed at their portion of the frame buffer. The RC and each SX block have separate busses that route to each of the four RB blocks, since each Shader Pipe (SP) can process pixels


Aŭ	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	21 March, 2002	(date \@ "d MMMM,	GEN-CXXXXX-REVA	5 of 30

that belong to any of the RBs. These are long routing tracks in the physical layout, since the upper three blocks are physically placed near the PA block and the SP blocks, whereas the RB blocks are physically placed near the corresponding Memory Controllers.

The RB processes pixels in three sub-blocks, each of which may require memory accesses, which are managed by the fourth sub-block. The Tile Logic block (RBT) performs hierarchical depth and stencil tests in order to kill quads before they are sent to the Shader Pipe. This block manages a tile data cache that stores hierarchical and compression information about each 8x8 tile. The Depth Test block (RBD) performs depth and stencil tests, as well as shadow buffer comparisons. The Color Blend block (RBC) performs all back end color processing, including multisample fragment processing. It manages a fragment mask cache and a color cache. The color cache also stores noncolor data that is exported to linear arrays. Finally, the Memory Interface block (RBM) performs data compression/decompression, manages the interface to the Memory Controller (MC) and converts between the data format in memory and the data format in the internal caches, when they differ.

## 1.1 RC: Render Central Block

The Render Central block (RC) distributes render tile commands from the Scan Converter (SC) to the RB blocks and collects synchronization signals for the CP. This block isolates the SC and CP from the details of how many RB blocks there are and how they divide up the rendering task. The R400 is able to run with one, two, or all four RBs enabled, in order to support smaller memory interfaces. The diagram below illustrates the basic elements of the RC.





First, the SC's coarse walker finds tiles that may need to be rendered and sends them to the RC. The RC forwards this data to the four RB tile logic blocks (RBT), which each perform hierarchical tests on the tiles that they own. The RC then gathers the results of these hierarchical tests, puts them back in the original order and returns the results to the SC for use in the detail walker. The detail walker computes the valid samples inside each quad that passes the hierarchical tests, dropping a tile if none of its quads passed the test. If a quad contains any valid samples, the SC sends a quad command to the SX and SP blocks. Additionally the SC sends the RC a 16-bit mask of which quads are being processed out of each tile that passed the hierarchical tests, even if no quads contain valid samples in that ble. The RC forwards this data to the RB that controls that tile. This allows the RBs to read pixel data while the quads are being processed in the SP. The RBs need to keep track of what quads are in the shader pipe, so they also use this mask to determine which quads were killed by the SC detail walker.

The Context Synch block tells the CP when the render logic is finished processing each render context. Each tile has associated with it a state ID that specifies which render context the render logic should use to process that tile. The CP is free to reuse a context after the render is finished with it, since the render logic cannot finish a context until the SC, SP, and TP are also finished with it. Those blocks do not report when they have completed each context. A context is active in the RB when the SC issues a tile that uses that context. The context is finished when the SC issues a tile with a different context and all of the individual tiles marked with the previous context are finished. A tile is finished when it fails the hierarchical test, when the detail walker finds no valid samples in it, or when an RB reports to the Context Synch block that it has completed that tile. Therefore, the Context Synch block contains a count of the number of outstanding tiles per context. When a count goes to zero, the Context Synch block reports to the CP that the specified context is now free.

Reit, Rendertienheid der CO 74211 Byten\*\*\* 
ATI Confidential. Reference Copyright Notice on Cover Page 
\*\*\*

ATI Ex. 2067 IPR2023-00922 Page 357 of 448

Ai	ORIGINATE DATE 21 March, 2002	EDIT DATE	R400 Render Backend Architectural Specification	PAGE 6 of 30
		These		

Finally, Surface Synch block supports synchronizing accesses to surfaces in frame buffer memory. Each RB receives requests directly from the register interface to synchronize on a specific range of FB addresses. The RB blocks respond to such a request by flushing their caches of all data within that surface. Each RB sub-block reports to the RC when it has finished flushing the surface data. The RC gathers these results and reports to the CP when the surface has been removed from the RB caches.

(NOTE: Add an interface to report pixels that pass the depth test, for the RB\_ZPASS\_DATA register.)

## 1.2 SX: Shader Export Block

The Shader Export Blocks (SX0 and SX1) store and process results exported from the shader pipes. There are three broad classes of exports: vertex parameters and positions, which are produced by vertex shaders; colors and depths, which are produced by pixel shaders, and raw data to be written to a linear array in memory. Raw data is produced by multi-pass shaders and by debug exports. The figure below illustrates the busses and basic internal blocks for each SX. SX0 is associated with SP0 and SP2. SX1 is associated with SP1 and SP3. They also communicate with each other and both of them communicate with the SC, SQ and all four RBs.




Figure 3: SX: Shader Export Block Diagram

The Parameter Selection sub-block handles vertex parameters. This includes texture coordinates, colors, and all other data specified per-vertex, except for the vertex position. Under control of the SQ, this sub-block reads three parameters from a cache for the three vertices of the current triangle. The three parameters could come from any of the shader pipes and are used by all of them, so the two SX blocks need to exchange data. The Parameter Selection sub-block then pre-processes the parameters and forwards the results to the Shader Pipe interpolators. All four interpolators receive the same parameter data. Accordingly, the two SX blocks replicate some of the multiplexing and pre-processing.

The Shader Data Processing sub-block processes all export data from the SP, except for the vertex parameters. It performs the alpha test and other tests on color data before writing them to the export buffer. It passes most other exports straight through to the Export Buffer.

The Export Buffer stores export data, other than parameters. The CL (Clipper) reads position data from a reserved portion of the buffer. The RBs read all other export data. Data is stored in the Export Buffer in a swizzled form that allows the four RBs to stream out 128-bit data without conflicts. The Export Buffer also reports the space available to the SQ, which waits to schedule a clause until there is room in the Export Buffer.

Finally, the Quad Processing sub-block sends quad commands to the RBs that correspond to the data in the Export Buffer. This sub-block receives quad commands from the SC's detail walker and buffers them until the corresponding color data emerges from the Shader Pipe. It then modifies each pixel's sample mask based on the result of the alpha

s 🐙 Benderflastering day 💷 74211 Bytes\*\*\*\* 🕲 ATI Confidential. Reference Copyright Notice on Cover Page 🛛 \*\*\* 📴 ATI Confidential.

ATI Ex. 2067 IPR2023-00922 Page 358 of 448


ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
21 March, 2002	(date \@ "d MMMM,	GEN-CXXXXX-REVA	7 of 30

test and SP pixel kill instructions and appends the location of the pixel data in the export buffer. This sub-block also generates quad commands for export data other than colors and positions. These quad commands include the memory address at which the RB must write the data, as well as the location of the non-pixel data in the export buffer. The memory address replaces the sample mask that is contained in a pixel quad command.

## 1.3 RBT: Tile Logic Block

The Tile Logic block performs hierarchical depth/stencil tests. It stores Zmask, Smask and Cmask compression codes for all tiles currently active in the RB. It also stores an in-flight count for each quad and tile currently being rendered. The in-flight count tracks the number of operations currently in the pipeline for a quad or tile. The in-flight counts are incremented when the RBT first receives a tile from the Scan Converter (SC) and are decremented when the tile or quad is removed from the RB, either because it is killed or because the RB finishes processing the tile or quad. The figure below illustrates the internal structure of the Tile Logic block.

The upper part of the figure shows the path used for hierarchical tests. The RC\_coarse bus sends per-6le information to the Tile Logic block, including a mask of the quads in the tile that may be covered (the coarse mask). The Coarse buffer stores this information for tiles that belong to this particular Tile Logic block. The Tile Test block performs an hierarchical depth and stencil test on the tile, using per-tile hierarchical data in the Tile Cache. The results are buffered and then the Quad Test block performs a 2x2 hierarchical test on any quads that passed the 8x8 tile test, using per-quad hierarchical data in the RB#\_RC\_hier bus passes a mask of the result per quad back to the Render Central block.





The Tile Cache performs several actions in addition to providing per-tile hierarchical data for the Tile Test. First, the Coarse Buffer probes the Tile Cache to see whether each tile is present in the cache. This occurs in parallel with and in advance of the Tile Test, so that the Tile Cache can send a read request to the RB Memory Interface block early enough to cover the read latency. The Tile Cache reads 256-bit values that store data for 8 tiles. It may also read data for adjacent sets of tiles, to increase the chance that tiles are already in the cache when they arrive from the RC. These extra reads don't cost much memory bandwidth, since the Memory Controller requires multiple reads on the same page for efficiency. Finally, the Tile Cache sends tiles that pass the tile HiZ test to the RB Memory Interface block so that depth can be prefetched.

Next, the Tile Cache probes the Quad Cache for each tile that passes the hierarchical tile test. If the Quad Cache doesn't contain an entry for that tile, it allocates one, initializing each quad with the hierarchical data for the tile. This way, the Quad Cache does not need to read data from memory. The Depth Test (RBD) block sends revised stencil and depth ranges to the Quad Cache as it processes quads, so that the quad cache becomes more precise over time. The Quad Cache in turn updates the Tile Cache with more accurate hieararchical data. A quad or a tile can only be fully updated if no operations are pending for that quad or tile. Therefore, in-flight counts must be tested to ensure that the quad cache and tile cache account for quads in-flight that have not yet been processed by the RBD. The rbd\_rbd\_update bus reports these changes in the depth range, as well as reporting changes in the Zmask and Smask fields for each tile. The rbd\_rbd\_update bus reports when the Color Blend block is done with each quad, as well as reporting changes in the Cmask for each tile.

Finally, the Heir Buffer receives tile data from the SC detail walker (via the RC) and passes tile data to the RBD and RBC blocks. The data from the SC updates the in-flight counts of the quads in each tile, to account for quads killed by the detail walker. The RBC and RBD receive a mask of the quads being processed in the Shader Pipe. The RBD also receives Zplanes and hierarchical test results for individual quads.

1410, Funderflashand day 11 74211 Bytes\*\*\* 
ATI Confidential. Reference Copyright Notice on Cover Page 
\*\*\* 11/1/1/ 11 14 Page 60/103 01 4

Ai	ORIGINATE DATE	EDIT DATE	R400 Render Backend	PAGE
<b>~</b> •••	21 March, 2002	(date \@ "d MMMM,	Architectural Specification	8 of 30

## 1.4 RBD: Depth Test Block

The Depth Logic block processes 2x2 quads. In the normal mode of operation, the Depth Logic uses a Zplane to specify the depths at each sample in the quad. Alternately, the pixel shader program may compute an explicit depth per pixel. The Depth Logic block performs the depth and stencil tests, modifies the quad sample mask accordingly, updates the depth and stencil cache, and forwards the results to the RB Color Blend block. The figure below summarizes the processing in the Depth Test block.




Figure 5: RBD: Depth Test Block Diagram

The Depth Test logic also computes the minimum and maximum Z within each quad that it processes and determines whether the quad contains stencil values that are equal to, greater than, or less than a specified compare value for the surface. The Depth Test logic returns this information to the Tile logic in order to update the hierarchical data for the quad.

Finally, the Depth Test logic performs shadow buffer operations. The RB Memory Interface accepts shadow buffer requests from the Memory Hub/Texture Central and converts them into tile and quad commands. The RBD stores these in separate logical queues so that shadow buffer requests can be completed ahead of regular rendering commands that are already in the queue. This is necessary to avoid deadlocks, since some quad commands currently in the queue may not be able to complete until after the shadow buffer is computed.

## 1.5 RBC: Color Blend Block

The Color Blend block processes quads of color data. It performs fog interpolation, alpha blending, number format conversions, gamma/degamma conversion, raster-ops, and color keying. It also processes multi-sample pixels that are defined by multiple fragments, where a fragment is a color together with a mask of the samples within a pixel where that color is visible. The Color Blend block also passes along non-blendable data that is being exported to memory.

The figure below shows the basic logic of the Color Blend block. The block receives a quad command from the Depth Test block, which specifies a quad address and a mask of the valid samples. The block looks this up in the Fragment Cache, which stores the mapping of samples to fragments for the currently active pixels. The Fragment Control block produces a sequence of blend commands based on the intersection of the quad sample mask and the fragment masks for those pixels and passes those commands to the Blend Control.




Figure 6: RBC: Color Blend Block Diagram


The Blend Control block reads the color data from the SX export buffer and controls the traditional backend blending functions on it, as well as gamma/degamma conversions and filtering anti-aliased pixels to a single color per pixel. All frame buffer pixels are converted to an internal floating point format for alpha blending, then are converted back. The Blend Control block also synchronizes the quad processing so that a quad command does not read pixel data until any previous write to the same pixel has completed.

The Color Cache contains 64 512-bit lines and has two 256-bit ports that alternate between serving the internal blend logic and the RBM block. This allows the blend logic to process a quad every other clock and allows the RBM to saturate both the memory read bus and memory write bus. Non-blendable data passes through the Blend Control block and into the color cache, where it is written out to memory in the usual way. This allows the RBM to gather this data into multi-bursts for memory efficiency, as it does for ordinary color data. The Color cache also supports flushing cache entries for surface synchronization and for auto-flush.

### 1.6 RBM: Memory Interface Block

The RB Memory Interface block transfers data between the other three RB sub-blocks and the Memory Controller (MC). The MC uses short access request queues with just-in-time transfers of new read requests and write requests. When the MC processes an access request, the RBM must quickly move a new request into the queue. If possible, the RBM provides data that is likely to be on the same page as the previous requests, so that the MC can perform an efficient series of burst accesses.

(Issues: some data needs to be compressed/decompressed. The RBM also reads commands from the Texture Unit to perform shadow buffer comparisons or to filter anti-aliased pixels. We need to avoid deadlocks, which can arise if the RBM commits a read that cannot complete until some other read completes. E.g., if it commits a depth read, then it must be possible to load that read data into the cache. If the queue fills up, so that the cache won't have room until a color read completes, we could have deadlock. This didn't occur when depth and color reads used separate queues.}



{The following figure needs to be vastly modified.}



1410, Funderflashand day 11 74211 Bytes\*\*\* 
ATI Confidential. Reference Copyright Notice on Cover Page 
\*\*\* 11/1/1/ 11 14 Page 60/103 01 4

ORIGINATE DATE EDIT DATE	R400 Render Backend	PAGE
21 March, 2002 [date \@ "d MMMM,	Architectural Specification	10 of 30

The RB Memory Interface block compresses and decompresses tile, depth and color data, if necessary, and issues memory read and write requests to the MC. It also writes shadow buffer comparison results and filtered anti-aliased pixels to the Texture Unit.

# 2. Render Logic Data Flows

This section describes the sequence of data transfers between the render logic blocks and other R400 blocks. There are three basic types of transfers; pixel render transfers, pass through transfers, and texture unit transfers.

# 2.1 Pixel Render Transfers

The basic operation of the RB is to render pixels to the frame buffer. The following list describes the data transfers involved in rendering pixels.

- SC->RC->RBT: The SC tile walker sends the RC an 8x8 tile, together with its address, a Zplane, and a coarse
  mask of the quads within the tile that might need to be rendered. The RC forwards each tile to all four RB tile
  logic blocks, each of which buffers just the tiles it owns.
- RBT<>MC: The RB tile logic blocks read and write per-tile data as necessary in order to compute hierarchical tests on their tiles.
- RBT->RC->SC: The four RB tile logic blocks return their hierarchical test results to the RC. The RC
  assembles the hierarchical test results into their original order and forwards them to the SC. It also keeps
  track of whether an entire context is culled by the hierarchical test (see final step).
- The following sequence of tile operations occurs, roughly sequentially but with some lookahead:
  - a. SC->RC->RBT: The SC sends each tile that was not culled by the hierarchical test to the RC, which forwards it to the RB tile logic. The tile logic buffers this as the list of upcoming tiles to render.
  - b. RBT<>MC: The tile logic issues color mask reads and writes to load the mask cache with multi-sample fragment data for the color cache. Reads and writes can occur in parallel due to the MC buffer design.
  - c. RBD<->MC: The tile logic issues depth data reads and writes to load the depth cache.
  - d. RBC<->MC: The tile logic issues color data reads and writes to load the color cache. For multi-sample pixels, this operation uses the data in the mask cache and so much wait for the mask cache to be valid.
  - RB->MC: The RB must sometimes clear cache entries in response to synchronization requests or autoflush timeouts.
- 5. The following sequence of quad operations occurs, in parallel with the above tile operations:
  - a. SX->SC: The SX tells the SC how much space is available in the export buffers. A clause cannot begin until there is room to buffer all of the data that will be generated by the clause.
  - b. SC->SX: The SC sends guad addresses and sample masks to the SX blocks. The SX buffers them until the shader pipe emits the pixel shader data corresponding to each guad.
  - c. SP->SX: The SP sends color and/or depth data to the SX, which stores them in the export buffer. The SX also performs the alpha test and modifies the corresponding guad mask based on that test.
  - d. SX->RBD: The SX forwards quads to the RBD so that it can performs the depth test.
  - e. RBD<-SX or RBT: The RBD gets depth values for a quad from one of two places. If the shader program computes depths, it reads them from the SX export buffer. Otherwise, it reads a Zplane from the RBT, which received the Zplane from the SC in step 4a.</p>
  - f. RBD->RBC: The RB depth test logic forwards the quad to the RB color blend logic.
  - g. RBC<-SX: The RB color blend logic reads the pixel shader color data from the SX export buffer, performs the backend color blend operations, and writes the result into the color cache.
- RBC->RC->CP: When all processing is complete on the last quad of a context, the RB informs the RC. When a context is complete in all four RBs, the RC informs the CP. Note that a context may end early if its quad commands were culled by the hierarchical test.

# 2.2 Pass Through Transfers

The render logic also supports three types of pass through transfer, in which it transfers data generated by a shader program to its destination without modification. The most common pass through transfer moves position data from the vertex shader to the clipper (CL). The list below describes the steps involved.

stor. FanderBackend.der CO 74211 Bytes\*\*\* 
ATI Confidential. Reference Copyright Notice on Cover Page 
\*\*\*

ATI Ex. 2067 IPR2023-00922 Page 362 of 448

A	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	21 March, 2002	(date \@ "d MMMM,	GEN-CXXXXX-REVA	11 of 30

SP->SX: Each SP vertex shader exports a vector of 16 4-vectors to its SX. Each 4-vector is either an (x,y,z,w)
position or a sprite width/height with edge masks. The SX puts this in a reserved portion of the export buffer.

- 2. CL<-SX: The Clipper requests one position at a time from each SX.
- 3. SX->SQ: The SX tells the Sequencer when there is room in the buffer for another vector of positions.

The other two pass through transfers move data from a pixel or vertex shader program to memory. The list below describes the steps involved to transfer data from the pixel shader program. As for pixel rendering, each transfer groups together results from the four vertex units that make up one of the pixel shaders.

- SP->SX: Each SP pixel shader exports a vector of four guads to its SX. Each guad consists of four 4-vectors, e.g. four RGBA colors. The SX puts this data into the export buffer.
- SX->RB: The SX computes a frame buffer address for each of the four guads and generates four guad commands that contains those addresses. The SX sends each guad command to the appropriate RB.
- RB<-SX: After processing all previous guad commands, the RB reads the guad from the SX export buffer.</li>
- 4. RB->MC: The RB writes the guad to memory.

Finally, the following list describes vertex shader program exports. They differ from pixel shader program exports because vertex programs compute vectors of 64 independent vertices, unlike pixel shader programs, which compute vectors of 16 2x2 quads. Therefore, the SX groups together sets of four exports from the same vector unit, instead of grouping together four pixels from adjacent vector units.

- SP->SX: Each SP vertex shader exports a vector of 16 4-vectors to its SX. The SX gathers together groups of four exports from the same vertex shader clause.
- SX->RB: The SX computes a frame buffer address for each group of four exports and generates quad commands that contain those addresses. The SX sends each quad command to the appropriate RB.
- 3. RB<-SX: After processing all previous quad commands, the RB reads the data from the SX export buffer.
- 4. RB->MC: The RB writes the four 4-vectors to memory.

(Add in detail about caching and transfers within the RB sub-blocks?)

# 2.3 Texture Unit Transfers

Finally, the RB performs several types of commands for Texel Central (TC). In effect, the RB generates textures on the fly for the TC, based on data in existing color buffers or depth buffers. This section describes the data flows for each of these operations.

The following list describes the steps necessary to filter a multi-sample color buffer and return the data to TC as a texture.

- TC->MH->MC->RBM: The TC determines that it needs to read a tile of multi-sample color data. The TC sends a command to the RBM that specifies the color surface and the block of pixels within that surface. The TC sends its command over existing datapaths through the MH to the MC that hols the multi-sample color data. The MC routes the request to its assocated RB's Memory interface block.
- RBM->RBC: The RBM sends the RBC a tile request. The RBC buffers this in a logically separate queue from the tile data that it receives from the RBT, though it could be a reserved portion of the same physical queue. A separate logical queue is necessary so that the RBC can process the filter request without waiting for normal render requests that are currently in the queue to complete.
- RBC<->MC: The RBC reads the multi-sample color data and stores it in the color cache.
- 4. RBM->RBD: In parallel with the preceeding step, the RBM creates a sequence of quad commands that specify filtering the desired pixels. The RBM puts these into a logically separate queue from the quad commands that the RBD receives from the SX blocks, so that the RB can process filter requests ahead of pending render commands.
- RBD->RBC: The RBD passes quad filter commands to the RBC. The RBM sends them via the RBD so that they are processed in sequence with any shadow buffer commands.
- RBC->RBM: The RBC computes the filtered pixel values and passes the results directly to the RBM. This data does not go into the color cache since there is no need to either save the data for later or group together multiple writes into an efficient memory access.
- RBM->MC->MH->TC: The RBM forwards the filtered pixels back to the TC, via its existing datapath to the MC and the existing datapath from the MC to the MH.

#401\_#enderflashend.dec 🗆 74211 Bytes\*\*\* @ ATI Confidential. Reference Copyright Notice on Cover Page @ \*\*\* 🔤 7754 In 14 Pythtoria and

Æ	ORIGINATE DATE 21 March, 2002	EDIT DATE	R400 Render Backend Architectural Specification	PAGE 12 of 30
---	----------------------------------	-----------	--	------------------

A shadow buffer operation compares a Zplane against an existing depth buffer. For each of a group of pixel positions in the depth buffer, it computes what fraction of the Zplane is visible. The TC filters these results to determine whether pixels on a triangle are shadowed. See the R400 Shadows specification for a detailed explanation of the shadow buffer algorithm.

- TC->MH->MC->RBM: The TC determines that it needs more shadow coverage values. The TC sends a command to the RBM that specifies the Zplane, the depth surface and the block of pixels within that surface. The TC sends its command over existing datapaths through the MH to the MC that hols the multi-sample color data. The MC routes the request to its associated RB's Memory Interface block.
- RBM->RBD: The RBM sends the RBD a tile request. The RBD buffers this in a logically separate queue from the tile data that it receives from the RBT, though it could be a reserved portion of the same physical queue. A separate logical queue is necessary so that the RBD can process the filter request without waiting for normal render requests that are currently in the queue to complete.
- 3. RBD<->MC: The RBD reads the depth data and stores it in the depth cache.
- 4. RBM->RBD: In parallel with the preceeding step, the RBM creates a sequence of quad commands that specify filtering the desired pixels. The RBM puts these into a logically separate queue from the quad commands that the RBD receives from the SX blocks, so that the RB can process filter requests ahead of pending render commands. This is the same queue that is used for all other texture requests to the RB.
- RBD->RBM: The RBD computes the shadow coverage values and passes the results directly to the RBM. This data does not go into the depth cache.
- RBM->MC->MH->TC: The RBM forwards the filtered pixels back to the TC, via its existing datapath to the MC and the existing datapath from the MC to the MH.

Shadow buffering requires computing and storing the shadow buffer at multiple levels of detail, so that the TC can read from a shadow buffer that has approximately the correct pixel spacing. Unlike ordinary texture maps, a lower resolution depth buffer is simply a decimated version of the original depth buffer. The following sequence may be used to compute a decimated depth buffer. Results of this operation are written to the depth buffer that is specified in the RB depth surface descriptor.

- TC->MH->MC->RBM: The TC receives a command to read the depth surface in decimate mode. It sends a
  command to the RBM that specifies the depth surface to be decimated. The TC sends its command over
  existing datapaths through the MH to the MC that hols the multi-sample color data. The MC routes the request
  to its assocated RB's Memory Interface block.
- RBM->RBD: The RBM sends the RBD a tile request. The RBD buffers this in a logically separate queue from the tile data that it receives from the RBT, though it could be a reserved portion of the same physical queue. A separate logical queue is necessary so that the RBD can process the filter request without waiting for normal render requests that are currently in the queue to complete.
- R8D->RBM->MC: The RBD issues a read request for the depth source data, specifying that it is for a
  decimation command. It also issues a read request for the corresponding tile of the destination depth buffer.
- MC->RBM: The MC returns the depth data to be decimated, but it is not written into the depth cache. Instead, the depth tile is processed by the RBM.
- 5. RBM->RBD: The RBM uses the source depth tile to create a series of quad and tile commands that it sends to the RBD quad queue as for the shadow buffer command. If the source depth tile is stored in Zplane format, the RBD sends the Zplanes to the RBD tile queue and sends the RBD quad queue commands to render those Zplanes at a decimated set of sample positions. If the source depth tile is stored as individual depth values, the RMB sends a a decimated subset of the depth values to the RBD tile queue and sends commands to render them to the RBD quad queue.
- RBD->RBM: The RBD processes the decimation quad commands, which cause it to update the destination depth buffer in the depth cache. Eventually the RBD writes the depth data out of its cache into memory.

(Note: the decimation command could use tile read commands produced by the standard rendering process. It would still produce quad commands from the source depth data, which would replace the quad commands produced by the shader pipe.)

### 3. SX: Shader Export Block

The Shader Export Blocks (SX0 and SX1) store and process results exported from the shader pipe. There are six classes of exports that the SX processes:


🗚 🔍 fixed stades day 🖂 74211 bytes 🏎 🕒 ATI Confidential. Reference Copyright Notice on Cover Page 🛛 🚥 📴 744 to 14 Perfectors to the



ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
21 March, 2002	(date V@ "d MMMM,	GEN-CXXXXX-REVA	13 of 30

Parameters: produced by vertex shader programs. Three per clock are sent to the shader pipes (SP). Positions: produced by vertex shader programs and passed serially to the Clipper block (CL). Colors: produced by pixel shader programs. Up to four different RGBA color buffers are used in the RBC. Depths: optionally produced by pixel shader programs. If used, this replaces the Zplane in the RBD. Multipass data: produced by either vertex or pixel shader programs. The RBC stores these to a linear list. Addresses: each vertex or pixel shader clause can specify an address for the multipass data it outputs.

The figure below illustrates the busses and basic internal blocks for each SX. SX processing can be divided into four broad groups: parameter selection, quad processing, shader data processing, and the export buffer. SX0 inputs data from and outputs data to SP0, SP2, and SX1. SX1 inputs data from and outputs data to SP1 and SP3, and SX0. Both of them communicate with the SC, SQ and all four RBs. In this figure, and through the remainder of this section, SP0 and SP1 are called SP1o and SP2 and SP3 are called SPhi. SX# indicates the specific SX block.





The Shader Export block buffers the remaining types of export data, except for addresses. Buffered positions are passed to the Clipper (CL), buffered depths are passed to one of the four depth test blocks (RBD), and buffered colors and multi-pass data are passed to one of the color blend blocks (RBC). Multipass data is simply routed through the RB to be stored in memory without interpretation, at offsets from a specified address. This data may be used to store results from a high order surface program, a multi-pass vertex program, or a multi-pass pixel program. Each shader pipe must export an address per clause to specify where the RB stores multipass data.

### 3.1 SX Parameter Buffer Block

The SX parameter selection logic processes vertex parameter data, which the SX receives from its pair of shader pipes on the data busses. The SX caches recently computed parameters from vertex shader programs. In order to execute a pixel shader, each shader pipe needs to select three vertices from the caches, based on the current triangle, and interpolate their parameters. All four SP's receive the same parameters, since they all work on the same triangle at once.

Together, the two SX blocks contain 16 separate parameter caches, each of which stores 128 128-bit parameters. Each vertex can have up to 16 parameters, so this cache stores parameters for 128 or more vertices, depending on the number of parameters per vertex. A single vertex shader program computes parameters for 64 vertices, so the parameter cache can store the results of two or more vertex shader clauses. This cache seems generous in size, but there is a problem. The three vertices that form a triangle may have been computed in any of the vector units and therefore may be in any of the parameter caches. The SPs require three parameters on every clock, so the Sequencer (SQ) must ensure that the three vertices are stored in different caches. The SQ requests a value from three of the 16 caches on each clock. The SX Parameter Block performs the necessary multiplexing.

1410, Funderflashand day 11 74211 Bytes\*\*\* 
ATI Confidential. Reference Copyright Notice on Cover Page 
\*\*\* 11/1/1/ 11 14 Page 60/103 01 4

Æ	ORIGINATE DATE	EDIT DATE	R400 Render Backend	PAGE
	21 March, 2002	[date \@ "d MMMM,	Architectural Specification	14 of 30

The figure below shows the internal structure of the SX Parameter Buffer Block. The SQ sends control bits to the SX to indicate when to store the SP result into the vertex buffer. Each SX then reads a parameter from each of its eight parameter caches and selects three of these values to send to the other SX block. Alternately, the SX reads three realtime parameters, which are loaded into a local memory over the register bus. The Final Mux block selects three parameters out of the three from this SX and the three from the other SX. Both SX blocks choose the same three parameters.




Figure 9: SX: Parameter Selection Logic

The Parameter Processor performs three operations on the parameters before forwarding them to the shader pipes. First, it selects the provoking vertex parameter value for flat shading (performs parameter selection). Second, it calculates the delta differences between the parameter values at vertices (Parameter Difference). These deltas are then used as input values into the interpolator units. Finally, it performs a cylindrical wrap adjustment on the delta parameters (Cylindrical Wrap). All the functions are implemented on per channel basis. (The control/state signals are part of the "SQ\_SP: Interpolator Bus" interface.)

(Note: We could insert a global block between the two SX blocks that does the final mux and forwards the results to the four shader blocks. This doesn't increase the number of global wires, though it may increase the wire length. It eliminates one of the two copies of the Final Mux block, but much more importantly, it provides a single location for inserting the realtime parameters and for including logib to perform several operations on the three parameters that otherwise would have to be performed in all four shader pipes.)

### 3.2 SX Shader Data Processing Block

On each clock, the Shader Data Processing block inputs four 128-bit RGBA values from each of two Shader Pipes. If they are export values (other than parameter exports), this sub-block processes the data and passes it on to be stored in the Export Buffer sub-block. It also extracts information from the export data and sends it to the Quad Control subblock. The operation performed depends on the type of export data. The figure below shows the internal structure of the Shader Data Processing Block. The following text describes the processing that occurs for each type of export, except for parameter exports, which are described above.

Not Anderthestend day 101 74211 Bytes\*\*\* 
ATI Confidential. Reference Copyright Notice on Cover Page 
\*\*\* 
BH1764 In 14 Period 2013 In 14

ATI Ex. 2067 IPR2023-00922 Page 366 of 448




Figure 10: SX: Shader Data Logic

A pixel shader may export one or more RGBA color vectors for rendering to the destination color buffer(s). The Alpha Test and Zero/One Compare blocks operate on this RGBA data. These blocks compare all four components to zero and one and also compare alpha to the Alpha Test value. The Quad Control sub-block uses the results of these comparisons to cull quads. Alpha test culling is defined in OpenGL and DirectX. The zero/one comparisons allow optimizations for blend modes that become no-ops if color or alpha components are equal to zero or one. (cite the register fields that control how this data is used.) The four 128-bit vectors that come from each SP are part of a single 2x2 quad. Four subsequent clocks send four different quads.

There are two kinds of export data that pass through the Shader Data Block unchanged. The first type is depth data that may be exported from a pixel shader for use in rendering the pixels. As for rendered colors, the four vectors that come from a single SP on a single clock are part of the same 2x2 quad. The second type is position data, which vertex shaders output to specify the (X, Y, Z, W) position of a vertex, plus optionally a sprite width, sprite height, and edge flags.

Multi-pass vertex shaders may export vectors to memory, instead of to the parameter cache. In that case, the vertex shader must specify the address at which to write the vectors. This block forwards these address exports directly to the Quad Processing block, where they select the RB that writes the vectors to memory.

For all remaining export data, the data output from the four vector units of a shader are not related to each other and may be processed by different RBs. Therefore the SX block associates groups of four exports from the same vector unit for these exports. The rotator block rotates the vectors so that the export buffer can group them by vector unit. The following section on the Export Buffer Data Format describes this in detail.

Finally, note that the Alpha Test/Compare blocks only operate on unrotated vectors. Therefore, the Rotator can be placed either before or after the Alpha Test/Compare blocks, depending on implementation constraints.


(Note: The Shader Pipe can send up to four color values per pixel. Under DX9, alpha test only applies to the primary color. We may need to support something more general for DX10.)

# 3.3 SX Quad Processing Block

The SX Quad Processing Block is illustrated in the figure below. The Detail Buffer stores quad commands from the SC until the pixel shader program produces the corresponding color data. The size of the Detail Buffer (over both SX blocks) determines the maximum number of quads that can be in flight in the SP at the same time. The Quad Control and Quad Buffer blocks are described below.

Reit, Rendertienheid der CO 74211 Byten\*\*\* 
ATI Confidential. Reference Copyright Notice on Cover Page 
\*\*\*

ATI Ex. 2067 IPR2023-00922 Page 367 of 448



#### Figure 11: SX: Quad Processing Logic

The Quad Control block allocates data in the export buffer, tells the Sequencer (SQ) how much space is available in the export buffer, and puts quad commands into the Quad Buffer. A quad command specifies a quad for one of the RBs to process, including the sample mask, the quad's position within its tile, and the location of associated data in the export buffer. The Quad Control block operates on three types of data; positions, pixels, and pass-through data.

When the Quad Control block receives position data, it stores it in a reserved portion of the export buffer. Position data consists of either one or two 128-bit words per vertex, depending on the context. In addition to the (x,y,z,w) location of the vertex, the position can include a sprite width, sprite height, and edge flags. The export buffer can store four single-size or two double-size position data results, so that the export buffer can shift out one set of positions while a second set are being computed. A vertex shader that exports position data cannot start until there is room in the export buffer.

When the Sequencer tells the Quad Control block to start a pixel export clause, the Quad Control block allocates space in the Export Buffer for one to four colors per pixel and an optional depth value, depending on the context. It also allocates a space in the Quad Buffer. The Quad Control block then computes an address in the export buffer for each export, depending on the export instruction. The Quad Control block also removes the next quad command from the Detail Buffer, modifies the sample mask based on the comparisons performed by the Shader Data block, and writes the result into the Quad Buffer, together with the location of the pixel data in the export buffer.

The Quad Control block handles clauses that export pass-through data somewhat differently. As before, it allocates space for the export data in the export buffer, but this data does not have corresponding quad commands in the Detail Buffer. Instead, the Quad Control block allocates space in the Quad Buffer and generates quad commands for the pass-through data. Each such command specifies up to four exports from a single vertex and contains a device address in place of the sample mask. The Quad Control block uses a base address context register to generate these device addresses. For vertex exports, it generates the device address by adding the base address to a special address export, which is described in the preceeding section. For all other exports, it generates the device address by incrementing from the base address.

Finally, the Quad Buffer outputs the quad commands to the four RBs. Each RB gets one quad command every four clocks from each SX block, so the Quad Buffer only needs a single read port. {NOTE: There are two basic ways to distribute the quad commands. First, all quad commands could be sent to all RBs, with each RB taking the ones that it owns. This requires buffering for at least 32 quad commands per RB, to avoid stalling when one RB gets two full tiles before another RB gets any. Second, the Quad Buffer could send a separate stream of quad commands to each RB. This requires tracking the next quad command for each RB. Possibly this can tie into the means of figuring out how much free space exists in the export buffer.}

# 3.4 SX Export Buffer Logic

Finally, the Export Buffer block stores all export data, except for parameters, in eight 80x128-bit buffer memories, which are organized into four buffer pairs. Each buffer stores 16 words of position data and 64 words of other exports. Across both SX blocks, this is sufficient to buffer two vectors of 64 position data (XYZW and sprite size per position) plus 16 8x8 bles of pixels (with one RGBA color per pixel).


Four of the eight buffers may be read per clock to send results to the RB blocks or the CL block (clipper), using the multiplexers in the figure below. The data must be swizzled so that the five output multiplexers each get one 128-bit word from each of four buffers. The precise storage formats are described in the following subsection. Each output multiplexer reads from buffer pair zero to three sequentially. The four RB output multiplexers are offset so that each occupies a non-competing time slice. The Clipper (CL) output multiplexor steals a time slice from one of the RBs.

s 🐙 Benderflastering day 💷 74211 Bytes\*\*\*\* 🕲 ATI Confidential. Reference Copyright Notice on Cover Page 🛛 \*\*\* 📴 ATI Confidential.

ATI Ex. 2067 IPR2023-00922 Page 368 of 448

AT	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	21 March, 2002	(date \@ "d MMMM,	GEN-CXXXXX-REVA	17 of 30

whenever the Clipper needs more position data. The Buffer Read Control block accepts read requests from the CL and the four RBs and schedules whether the CL or an RB gets to use each time slice.



#### Figure 12: SX: Export Buffer Logic

The SX keeps track of free space in the buffers by storing a bit per access unit, which it sets when it loads data and clears when the RB accesses that data. This requires 64'2 bits per SX, since the RBs read four 128-bit words at a time and each SX has 64'8 128-bit words for non-position exports. The RB is able to skip reading data that it doesn't need by setting a Discard bit when it sends the SX a buffer address.

(Note: at one time the export data needed to be maskable by 32-bit words, since the shader instructions could specify which of the four components to write on an export command. This feature has been removed, so that each shader always exports four 32-bit components to the SX. However, the RB may be programmed to ignore some of the components.)

# 3.5 Export Buffer Data Format

The Export Buffer stores data as vectors of four 32-bit IEEE floating point values, with one exception that is described below. The data format in the export buffer is designed to allow writing shader export data into it at full speed and to allow the four RBs to read data out without interfering with each other. The exact format depends on whether the data is a pixel shader export or a vertex/debug export.

The figure below shows how pixel export data is mapped to the four pairs of export buffer memories. Each SP outputs four 128-bit vectors in parallel on each of four sequential clocks. A single 256-bit wide export buffer memory stores vectors from the two SPs that are associated with the SX block. SX0 receives data from SP0 and SP2 (the even SPs) and SX1 receives data from SP1 and SP3 (the odd SPs). All of the export formats store the corresponding data from the two SPs in the same buffer memory. These figures mark the shaders as SPIo and Sphi, which are SP0 and SP2 for SX0 or SP1 and SP3 for SX1. A single quad can store up to 5 contiguous vectors for one to four colors, followed by an optional vector containing a depth value.





[Include another figure that shows how multiple colors and depth are stored. All of the exports for a given quad are stored at sequential locations, before the exports for the next quad. For R400, depth occupies a full 128-bits per pixel,

AND, Rendertherhead day CO 74211 Bytes\*\*\* 
ATI Confidential. Reference Copyright Notice on Cover Page 
\*\*\*

Aŭ	ORIGINATE DATE	EDIT DATE	R400 Render Backend	PAGE
	21 March, 2002	[date \@ "d MMMM,	Architectural Specification	18 of 30

even though only one component is used. If depth is exported, it occupies the first location, followed by 1-4 color buffers.)

The figure below shows how vertex and debug exports map to the four memory buffers. Vertex and debug exports are rotated depending on the export address. Given export address N, (N mod 4) determines the rotation. This is necessary since the four vectors that a single SP outputs in parallel are not related to each other for vertex exports, unlike pixel exports where they are the four pixels of a 2x2 quad. So for vertex exports, the SX groups together four exports from a single vector unit. The figure shows that each row consists of four values with the same vector number, at different values of N mod 4. This allows the RBs to read out either SPhi or SPIo from a single row to get 512-bits of contiguous data.

255	128	127	0	255	128	127	0	255	128	127 0	1	255	128	127	0
		SPio vector N mod 4 =				SPlo vect N mod 4				SPlo vector ( N mod 4 = 1	2			SPlo vecto N mod 4	
		SPio vector N mod 4 =				SPlo vect N mod 4				SPlo vector N mod 4 = 2				SPlo vecto N mod 4	
		SPlo vector N mod 4 =				SPlo vect N mod 4				SPlo vector 2 N mod 4 = 3				SPlo vecto N mod 4	
		SPio vector N mod 4 =				SPlo vect N mod 4				SPlo vector 3 N mod 4 = 0				SPlo vecto N mod 4	
		- A. (				1.1	_	-			1				_

Figure 14: SX: Export Buffer Data Order

Vertex shaders that export 1-4 vectors use the above format. Vertex shaders that export 5-8 vectors use two copies of the above format, one immediately following the other. Vertex shaders that export 9-12 vectors use three copies of the above format. Therefore, each vertex shader clause requires export buffer space for 0, 4, 8, or 12 exports. (Note: what about unaligned exports?)

The figure below shows the three data formats used in the export buffer. Normally, each 128-bit vector represents four 32-bit IEEE floating point values, which the RB may pack to a smaller format. The components are specified in littleendian order, with X or Red in the low order position and W or Alpha in the high order position. The SP may perform multiple exports to the same export address, using the word select to write different words.

127	96	.95	6/	63		32	31		
W or Alph	va (32-bit IEEE)	Z or Blue (	32-bit IEEE)	Y or C	Green (32-bit	IEEE)	X or Red	I (32-bit II	EEE)
127	96	95	64	63		32	31		
Depth	(32-bit IEEE)	una	ised		unused		4	nused	_
127	102 101 9	8 95	6 5 64	63	38	37 32	31	6	5 0
Alpha (to of 32-bit	p 26-bits Fog t IEEE) 31:26	Blue (top 2 of 32-bit II	6-bits Fog EE) 25:20	Green of 3	(top 26-bits 2-bit IEEE)	Fog 19:14	Red (top of 32-bit	26-bits IEEE)	Fog 13.8

Figure 15: SX: Export Buffer Data Formats

The final portion of the above figure shows the format used to store an RGBA color that also includes a fog factor. The RGBA values come from the vector pipe and the fog factor comes from the scalar pipe. The SP drops the low order 6bits of the RGBA components and the low order 8-bits of the scalar result, which is the fog factor. It then packs the 24bit fog factor into the holes in the RGBA values. The RB rounds these truncated values to produce RGBA and a fog factor in its internal format.

4. RBT: Tile Logic Block

Not Anderthestend day 101 74211 Bytes\*\*\* 
ATI Confidential. Reference Copyright Notice on Cover Page 
\*\*\* 
BH1764 In 14 Period 2013 In 14

ATI Ex. 2067 IPR2023-00922 Page 370 of 448

4.1	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
<b>/</b> 11	21 March, 2002	(date V@ "d MMMM,	GEN-CXXXXX-REVA	19 of 30

The Tile Logic Block processes 8x8 tiles from the Scan Converter. It can start a new 8x8 tile every four clocks. It loads the Tile cache with per-tile data, including hierarchical Z/stencil data and the depth and color compression modes. It uses this data and data from the Scan Converter to decide when to kill quade and tiles that fail the hierarchical tests. It also buffers data for use by the Depth Test block and allows the Depth Test and Color Blend blocks to update the data cached in the Tile Logic block. The Tile Logic Block ensures that tile data remains in the cache until the Depth Test and Color Blend blocks are done with it, then it writes out the tile data if it was modified.

The figure below illustrates the internal structure of the Tile Logic Block. The Tile Logic Block processes 8x8 tiles in two stages. Each stage steps through the list of 8x8 tiles provided by the Scan Converter. Stage one probes the Tile data cache for each tile and issues a read if that tile's data is not in the cache and does not have a read pending. It then steps to the next 8x8 tile without waiting for the read data to come back. Stage two waits until data is available in the Tile cache for each tile. Then it computes whether the 8x8 tile can be culled and passes that result to the Reasterizer. If the tile is not culled, stage 2 also passes the tile address to the Depth Test block, so that it can read the depth data.




Figure 16: RBT: Tile Logic Block Diagram

The Tile Logic block also processes shadow depth buffer and multi-sample filter requests from the Texture Unit. Each such request to the Tile Logic consists of an 8x8 tile request that specifies which 8x8 tile of which shadow depth buffer to test or which 8x8 tile of which color buffer to filter. Shadow depth buffer and multi-sample filter requests use their own buffer memory so that they do not mix with 8x8 tile requests from the Scan Converter. They have priority for processing by the Tile Probe and Tile Cull stages.

Finally, the Tile Logic block also processes 8x8 tiles for multi-pass pixel processing. These requests come from the RB Parameter Buffer block. The Rasterizer does not send 8x8 tiles during multi-pass pixel processing, so these requests use the same queues that the Scan Converter uses. {Note: check whether this works }

(NOTE: define in-flight counts and explain when they are incremented and decremented.)

#### 4.1 Input Queues

The Tile Logic Block uses two physical input queues, which are each divided into two logical input queues. Each is implemented using a single port memory that operates on a four-clock cycle. In each queue, two of the four clocks are dedicated to writing data into the queues. The other two clocks are used to read data for use in one of the three Tile Logic stages. (Note: we could make them two-port memories to allow doubling the rate at which they can process 8x8 tiles. This is not necessary in the 4-pipeline system. Is it useful enough to justify the cost in the 2-pipeline system?)

The SC computes a pair of 8x8 tiles every other clock. These two 8x8 tiles are horizontally adjacent and are therefore always processed in separate pipelines. Therefore, the RB only needs to accept one 8x8 tile every other clock, at maximum. The fifo input logic gathers the dual block data, which is sent over two clocks, and selects which of the two blocks, if any, to write into the fifos. If the second block is selected, the fifo input logic also decodes the compressed dual-block format to find the second block. This requires nothing more than incrementing or decrementing the values specified for the first block.

The following lists describe the signals in the address queue and the depth queue. Each of the queues is used in two stages. The Tile Logic block reads the address queue during stages 1 and 2 and also reads the depth queue during stage 2. The Depth Test block reads the depth queue during stage 3.

Address Queue (stages 1 and 2, 24-bits):

AND, Rendertherhead day CO 74211 Bytes\*\*\* 
ATI Confidential. Reference Copyright Notice on Cover Page 
\*\*\*

ATI Ex. 2067 IPR2023-00922 Page 371 of 448

Æ	ORIGINATE DATE	EDIT DATE	R400 Render Backend	PAGE
	21 March, 2002	(date \@ "d MMMM,	Architectural Specification	20 of 30
		s the X position of this 8x8 s the Y position of this 8x8		

Context (3-bit): specifies which set of context parameters to use (182)

Covered (1-bit): specifies that the 8x8 tile is fully covered (note: may not be implemented) (2)

The address queue stores the (X, Y) address of the 8x8 tile. It also stores a 3-bit code that specifies the set of contect registers to use to process this 8x8 tile. Finally, it may also store a bit that specifies that the entire 8x8 tile is covered by a single triangle. (Note: this optimization probably won't be supported. It would allow the RB to skip reading the depth buffer if all depth tests pass, for example.)

Depth Queue (stages 2 and 3, 128-bits)

Zplane (88-bit): specifies the Zplane for this triangle in this 8x8 tile (2?, 3) Context (3-bit): specifies which set of context parameters to use (3) Direction (1-bit): specifies that the primitive is front or back facing (2) PminDepth (10-bit): upper 10 bits of the minimum Z computed at the primitive vertices (2) PmaxDepth (10-bit): upper 10 bits of the maximum Z computed at the primitive vertices (2) CoarseMask (16-bit): specifies the 2x2 stamps that may contain valid samples (2 & 3?)

The depth queue stores information used in the Tile Logic Block in stage 2 and in the Depth Test block in stage 3. The Zplane allows the Depth Test logic to compute a depth value per sample. (Note: it could also be used in stage 2 to optimize the tile kill, if this proves worthwhile). Zmin and Zmax specify the minimum and maximum Z values in the triangle, expressed as the upper 10-bits of the values in frame buffer format. Context is the same as the corresponding field in the address queue, and is repeated here to be available to stage 3. Direction distinguishes frontfacing from back-facing primitives. Some operations differ depending on the triangle direction. Finally, CoarseMask provides a bit for each 2x2 quad in the 8x8 tile. If the bit is one, the corresponding quad may be required to process the tile. The Depth Test logic may use this to optimize reads for uncompressed depth and color data. (Note: the Tile Logic block could also use CoarseMask to optimize til killing.)

ATI	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	21 March, 2002	(date \@ "d MMMM,	GEN-CXXXXX-REVA	21 of 30

## 4.2 Stage 1: Issue Tile data Read

The first stage processes the 8x8 tiles passed by the SC. This stage probes the Tile Data cache and issues a read to load the cache, if necessary. Each line in the Tile Data cache stores information for sixteen 8x8 tiles. Each tile uses a 32-bit tile data word as illustrated in the figure below.

31	12	11	8	7	6	4	3	2	0
Zrange		Sma	isk	13	Zmas	sk		Cma	sk

Figure 17: RBT: Tile Logic Data Format

Cmask and Zmask specify the compression format for the color and depth buffers for each 8x8 tile. Zrange is used for hierarchical depth testing. Smask stores 3-bits of hierarchical stencil information and a bit for stencil compression. The Memory Format Specification describes the color, depth and stencil compression formats. Later sections of this document describe their formats as stored in the RB caches. The Depth Blend and Color Blend blocks update their fields when they modify color and depth/stencil data in their caches.

StencilCode, TminDepth and TmaxDepth describe the range of stencil and depth values in the 8x8 tile. These are used for hierarchical culling of 8x8 tiles. The following subsections describe the details of how these fields are used. These fields need not be read if hierarchical culling is disabled. They need not be written if depth and stencil updates are disabled. The Color Blend block updates these fields when it writes an 8x8 tile to the depth buffer.

Each Tile Data cache line also has a dirty bit and sixteen Pending counts. Stage 1 increments the Pending count for each 8x8 tile that it processes. The Color Blend block decrements the Pending count as processing finishes for each 8x8 block. The Tile Data cache cannot flush a line until all of its Pending counts are zero. This ensures that the Tile Data remains in the cache until it is no longer required by the Depth Test and Color Blend blocks. Before flushing a Tile Data cache line, the 16 tiles that it describes must also be flushed, since writing them to memory can alter the values in the Tile Data cache.

{Note: Mention the quad data cache, which provides finer granularity for hierarchical tests without requiring more memory bandwidth. The values would all be the same when the Tile Data cache line is first loaded, but could be different after receiving updates from the Depth Blend logic.}

# 4.3 Stage 2: Perform Z Kill and Probe Depth Cache

The second stage reads through the queue of 8x8 tiles in parallel with stage 1, though it cannot pass stage 1. For each tile, stage 2 waits until data is available in the Tile data cache. Then it performs three actions. First, it compares the StencilCode for the 8x8 tile with the stencil operation specified on this 8x8 tile, to see if the stencil operation passes, fails, or both. Second, it compares the PminDepth or Zmax for the 8x8 tile against the Zcull limit to determine if this 8x8 tile is guaranteed to fail the depth test. As a result of these tests, it sends the Rasterizer a bit to indicate whether the whole 8x8 tile can be killed. If the 8x8 tile is not killed, it sends the tile address and coarse mask to the depth cache, so that the block can be read into the cache if it is not already present.

{Open issue: Is it worthwhile to use the Zplane for the tile in the Zculi test? Also, the tile logic could compute pass/kill on a 2x2 quad basis. It isn't clear that this is worthwhile.}

(Note: The tile logic could also perform a test to determine whether any data needs to be read from the depth buffer. The depth buffer does not need to be read if either the entire tile is covered by the Zplane and the depth test passes at all samples, or if the tile is stored Uncompressed and hierarchical Z can determine whether every sample either passes or fails. At present, this doesn't seem worth computing.}

### 4.3.1 Stage 2a: Tile Stencil Test

The tile data contains a 4-bit Smask for each 8x8 tile that consists of a high order compression bit and a 3-bit Stencil code. The code specifies the range of stencil values in the 8x8 tile, relative to a Compare value in the range [1..254].

1410, Funderflashand day 11 74211 Bytes\*\*\* 
ATI Confidential. Reference Copyright Notice on Cover Page 
\*\*\* 11/1/1/ 11 14 Page 60/103 01 4

ATI Ex. 2067 IPR2023-00922 Page 373 of 448

Æî	ORIGINATE DATE 21 March, 2002	EDIT DATE	R400 Render Backend Architectural Specification	PAGE 22 of 30
		1.1.1.1		

The stencil code is updated by the depth logic as stencil tests are performed and the stencil buffer changes. They are also modified by the hierarchical stencil logic is HierStencil is enabled. The stencil test involves a reference value, a comparison operation, three update actions, and 8-bit masks that select the bits to compare and the bits to update in the frame buffer. Hierarchical stencil testing must be disabled unless both masks are equal to 0xFF.

The following table describes the eight values for the 3-bit stencil code. The Stencil code specifies whether any stencil values in the 8x8 tile are equal to, less than, or greater than the Compare stencil value. Clear (000) is a special choice that indicates that the stencil values all have a Clear value, e.g. as the result of a fast-clear operation. When an 8x8 tile that has this code must be read from the frame buffer, the stencil cache is filled with the Clear value and the stencil code is set to Equal, Less, or Greater, depending whether Clear is =, <, or > the Compare value.

><=	Name	Description
000	Clear	Replace all stencil values with Clear value when reading the tile from memory
001	Equal	Compare value is equal to all stencil values (all equal, none less or greater)
010	Less	Compare value is less than all stencil values (all less, none equal or greater)
011	Legual	Compare value is greater than no stencil values (some less or equal, none greater)
100	Greater	Compare value is greater than all stencil values (all greater, none less or equal)
101	Notequal	Compare value is equal to no stencil values (some less orgreater, none equal)
110	Gequal	Compare value is less than no stencil values (some less or greater, none equal)
111	Unknown	Nothing is known about how the Compare value compares to the stencil values

#### Table 1: Stencil Codes for 8x8 Tiles

The stencil test compares a Reference value to a stencil value, first ANDing both values with an 8-bit mask. The mask will be ignored here since it must equal 0xFF for hierarchical stencil testing to be enabled. The stencil code may be used to determine whether the stencil test passes, fails, or may do both over a tile of quad. This result depends on the stencil function and on whether the Reference value is equal to, less than, or greater than the compare value. Hierarchical stencil checking is most effective when the reference value equals the compare value.

The following tables show the result of the eight stencil tests for the seven stencil codes, depending on the relationship between the Reference value and the Compare value. "Pass" and "Fail" mean that all stencil comparisons in the tile pass or fail, whereas "both" means that both pass and fail results may occur in the 8x8 tile or 2x2 quad. Note that the Clear code is not listed since a tile with the Clear code was converted to either Equal, Less, or Greater.

Stencil	Stenc	il Function: r	reference stencil value OP tile stencil values, Reference==Compare						
Code	Never	Always	Less	Legual	Equal	Gequal	Greater	Notequal	
Equal	Fail	Pass	Fail	Pass	Pass	Pass	Fail	Fail	
Less	Fail	Pass	Pass	Pass	Fail	Fail	Fail	Pass	
Legual	Fail	Pass	Both	Pass	Both	Both	Fail	Both	
Greater	Fail	Pass	Fail	Fail	Fail	Pass	Pass	Pass	
Notequal	Fail	Pass	Both	Both	Fail	Both	Both	Pass	
Gegual	Fail	Pass	Fail	Both	Both	Pass	Both	Both	
Unknown	Fail	Pass	Both	Both	Both	Both	Both	Both	

Table 2: Stencil Function Pass/Fail for Reference==Compare

Stencil	Stencil Function: reference stencil value OP tile stencil values, Reference < Compa								
Code	Never	Always	Less	Legual	Equal	Gequal	Greater	Notequal	
Equal	Fail	Pass	Fail	Fail	Fail	Pass	Pass	Pass	
Less	Fail	Pass	Both	Both	Both	Both	Both	Both	
Legual	Fail	Pass	Both	Both	Both	Both	Both	Both	
Greater	Fail	Pass	Fail	Fail	Fail	Pass	Pass	Pass	
Notequal	Fail	Pass	Both	Both	Both	Both	Both	Both	
Gequal	Fail	Pass	Fail	Fail	Fail	Pass	Pass	Pass	
Unknown	Fail	Pass	Both	Both	Both	Both	Both	Both	

Table 3: Stencil Function Pass/Fail for Reference < Compare

store, tenderflexiend.dev 00 74211 Bytes\*\*\* 
ATI Confidential. Reference Copyright Notice on Cover Page 
\*\*\* 
Bentlet in the Period States

<b>A</b> î	0.3355	ATE DATE				DOCUMENT-REV. NUM. GEN-CXXXXX-REVA			
Stencil	Stencil Function: reference stencil value OP tile stencil values, Reference > Compare								
Code	Never	Always	Less	Legual	Equal	Gequal	Greater	Notequal	
Equal	Fail	Pass	Pass	Pass	Fail	Fail	Fail	Pass	
Less	Fail	Pass	Pass	Pass	Fail	Fail	Fail	Pass	
Legual	Fail	Pass	Pass	Pass	Fail	Fail	Fail	Pass	
Greater	Fail	Pass	Both	Both	Both	Both	Both	Both	
Notegual	Fail	Pass	Both	Both	Both	Both	Both	Both	
Gegual	Fail	Pass	Both	Both	Both	Both	Both	Both	
Unknown	Fail	Pass	Both	Both	Both	Both	Both	Both	

Table 4: Stencil Function Pass/Fail for Reference > Compare

The stencil function selected to update a stencil value depends on the result of the depth test, as well as the result of the stencil test. Therefore, the updated 3-bit stencil code cannot be computed until after performing the depth test.

### 4.3.2 Stage 2b: Tile Depth Test

If the stencil test is guaranteed to fail, then the depth test need not be performed, since a failing stencil test prevents color and depth from being updated. If the stencil test is either guaranteed to pass or may either pass or fail, then the hierarchical depth test must be performed if HierDepth is enabled.

The tile data contains a 20-bit Zrange value for each 8x8 tile that decodes to two 14-bit depth values that are called TminDepth and TmaxDepth. Each is specified as a 0.14 fixed point value, with TminDepth implicitly zero extended to increase its precision and TmaxDepth implicitly extended with ones to increase its precision. Therefore the range of depth values represented is the half-open interval [TminDepth ... TmaxDepth+2\*-14]. Depth values are clamped to the half-open interval [0...1) for purposes of depth testing.

The depth test compares a depth value from the triangle against the depth value at each sample point. The SC sends RB two depth values, called PminDepth and PmaxDepth, which are the upper 10 bits of the smallest and largest vertex depth values for the primitive being rendered. The following table shows whether the depth test passes, fails, or may both pass and fail on the samples within the 8x8 tile. If all depth tests fail, the 8x8 tile can be killed. If all depth tests pass, then the RB does not need to perform depth comparisons for the 2x2 quads in this 8x8 tile.

Depth		Depth	Function: p	primitive dep	th values O	P tile depth	values	
Comparison	Never	Always	Less	Lequal	Equal	Gequal	Greater	Notequal
Pmax < Tmin	Fail	Pass	Pass	Pass	Fail	Fail	Fail	Pass
	Tmin:Tmax	Pmin: Tmax	Pmin:Tmax	Pmin:Trnax	Tmin:Tmax	Tmin:Tmax	Tmin:Tmax	Pmin:Tmex
Pmax ≥ Tmin Pmin < Tmin Pmax ≤ Tmax	Fail Tmin: Tmax	Pass Pmin: Tmax	Both Pmin:Tmax	Both Pmin:Tmax	Both Tmin:Tmax	Both Tmin:Tmax	Both Trmin; Trmax	Both Pmin:Tmax
Pmin < Tmin	Fail	Pass	Both	Both	Both	Both	Both	Both
Pmax > Tmax	Tmin:Tmax	Pmin:Pmax	Pmin: Trmax	Pmin:7/max	Tmin:Tmax	Trnin:Pmax	Tmin:Pmax	Pmin:Pmax
Pmin > Tmin	Fail	Pass	Both	Both	Both	Both	Both	Both
Pmax < Tmax	Tmin:Tmax	Tmin:Tmax	Tmin:Tmax	Tmin:Tmax	Tmin:Tmax	Train: Traax	Trmin:Trmax	Tmin:Tmax
Pmin ≤ Tmax Pmin > Tmin Pmax > Tmax	Fail Tmin:Tmax	Pass Tmin:Pmax	Both Tmin:Tmax	Both Tmin:Tmax	Both Tmin: Tmax	Both Trnin:Pmax	Both 7.min:Pmax	Both Tmin:Pmax
Pmin > Tmax	Fail	Pass	Fail	Fail	Fail	Pass	Pass	Pass
	Tmin:Tmax	7min:Pmax	Tmin:Tmax	Tmin:Tmax	Tmin:Tmax	Tmin:Pmax	Tmin:Pmax	Tmin:Pmax

#### Table 5: Depth Test Pass/Fail and Tmin/Tmax Update

TminDepth and TmaxDepth may need to be updated as a result of the depth test. If the depth test does not fail and depth updates are enabled, then either TminDepth must be set to min(TminDepth, PminDepth) or TmaxDepth must be set to max(TmaxDepth, PmaxDepth), or both, depending on the comparison mode. The table above shows when to replace TminDepth and TmaxDepth with PminDepth and PmaxDepth. This over-estimates the effect of the depth test on the 8x8 tile, but is guaranteed not to kill an 8x8 tile that might pass the depth test. It also allows changes in the depth comparison mode without flushing the pipe. Accurate values for TminDepth and TmaxDepth are computed by the RB Write block, when the 8x8 depth tile is written to memory.

Angle, Annote Standard State Control of Cont

<b>∕</b> Tî	ORIGINATE DATE	EDIT DATE	R400 Render Backend	PAGE
	21 March, 2002	[date \@ "d MMMM,	Architectural Specification	24 of 30

More accurate values for TminDepth and TmaxDepth would result if the RB waits until performing the per-quad depth test to update TminDepth and TmaxDepth with min(TminDepth,QminDepth) and max(ZaxTile,QmaxDepth). This method does not generate false kills, provided that the shader pipe is flushed when the depth comparison function changes. But it also does not improve the number of kills that can be generated

### 4.3.3 Stage 2c: Tile Stencil Update

Finally, the stencil value is modified using one of three stencil operations, depending whether the stencil test fails (Sfail), the stencil test passes and the depth test fails (Zfail) or both pass (Zpass). The following equations determine which of the three operations may apply within the tile or quad:

May\_Sfail = stencil\_fail | stencil\_both May\_Zfail = (stencil\_pass | stencil\_both) & (depth\_fail | depth\_both) May\_Zpass = (stencil\_pass | stencil\_both) & (depth\_pass | depth\_both)

The following table shows how to modify the stencil code for the 8x8 tile, based on applying a single stencil op. Italics indicate cases where the stencil code and stencil values are not modified. If the stencil needs to be modified, then the stencil data must be loaded into the depth cache. If the stencil does not need to be modified, then the stencil data does not need to be loaded. Note that Compare is in the range [1..254], so it is never equal to either 0 or 255. Also note that the Invert stencil operation depends on whether the high order bit of Compare is 1 or 0.

Stencil	Stencil Operation for Sfail, Zfail, or Zpass									
Code	Keep Zero		Replace	Incr Clamp	Decr Clamp	Incr Wrap	Decr Wrap	Invert cmp<7>==1	Invert cmp<7>==0	
Equal	Equal	Less	Equal	Greater	Less	Greater	Less	Less	Greater	
Less	Less	Less	Equal	Legual	Less	Unknown	Unknown	Unknown	Greater	
Legual	Legual	Less	Equal	Unknown	Less	Unknown	Unknown	Unknown	Greater	
Greater	Greater	Less	Equal	Greater	Gequal	Unknown	Unknown	Less	Unknown	
Notequal	Notequal	Less	Equal	Unknown	Unknown	Unknown	Unknown	Unknown	Unknown	
Gegual	Gegual	Less	Equal	Greater	Unknown	Unknown	Unknown	Less	Unknown	
Unknown	Unknown	Less	Equal	Unknown	Unknown	Unknown	Unknown	Unknown	Unknown	

Table 6: Stencil Op Results for 8x8 Tiles

If a single one of May\_Sfail, May\_Zfail, and May\_Zpass is true, apply the corresponding stencil op and update the 3-bit stencil code according to the table above. If more than one of May\_Sfail, May\_Zfail, and May\_Zpass is true, compute an updated stencil code for each valid case, then OR the results together. For example, if May\_Zfail and May\_Zpass are both true, and the stencil op for one produces Equal and the stencil op for the other produces Greater, then the result would be Gequal, since resulting stencil values may be either equal to or greater than the compare value...

Along Anderthenkend day Con 74211 Bytes\*\*\* 
ATI Confidential. Reference Copyright Notice on Cover Page 
\*\*\*

Ai	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	21 March, 2002	[date \@ "d MMMM,	GEN-CXXXXX-REVA	25 of 30

# 5. RBD: Depth Test Block

The Depth Logic processes 2x2 stamps within an 8x8 tile. In the normal mode of operation, the Zplane for the 2x2 stamps comes from slope that is stored in the 8x8 tile. The Depth Logic tests each 2x2 against the Zmin/Zmax to see if depth comparisons even need to be performed. It also updates Zmin and Zmax based on the samples that pass each 2x2 z test. The second stage also issues depth and color reads for any blocks that pass the Zcuil test and are not currently in the depth and color caches. For uncompressed 8x8 tiles, this stage only reads the 2x2 stamps specified by the Coarse field. This field specifies the 2x2 blocks that the SC determines might contain a valid sample. This allows the RB and the RS to process only the potentially useful portions of the 8x8 tile. For compressed tiles it is usually necessary to read or write the entire tile. A register will allow a threshold for the amount of compression that must be possible before the RB writes out files in a compressed format.

(open issue: R300 does w buffering: why & do we need it? If so, the shader could compute it. Define a 24-bit floating depth format.)

There is a shader mode that computes a Z value for each pixel. In that case, four Z values come from the shader pipe. They can be treated as individual Z values that each apply to all samples of their pixel. Alternately, the Depth Logic can produce a Zplane from the four Z values. This allows individual samples to have separate Z values that approximate the shape determined by the the Z values computed at the center of each pixel.

Perform stencil test on 2x2 stamp, if necessary Perform Zpass test on 2x2 stamp Perform depth comparison on 2x2 stamp, if necessary Update Zmin and Zmax for 8x8 tile, if necessary Update 8x8 tile depths, if necessary Pass sample update and empty masks to the Color Logic

Z values are also specified per-pixel for shadow buffer tests. The Depth Logic converts the four Z values into a Zplane that it uses to test the samples within the 8x8.




Figure 18: Depth Test Block Diagram

# 5.1 Input FIFOs

The Depth Logic Block uses two input fifos. Each is implemented using a single port memory that operates on a fourclock cycle. In each of these fifos, two of the four clocks are dedicated to writing data from either this pipeline's Rasterizer (RS) or from the Texture Unit (TU). The other two clocks are used to read data for use in one of the three Tile Logic stages.

The RS receives 8x8 tiles from the SC and culls them in two ways. It culls out tiles that are guaranteed to fail the Z test. This test is actually performed in the RB, which passes Zcull pass/fail bits back to the RS. The RS also culls out tiles that have no valid samples. (The RS needs to produce a valid tile every four clocks; I assume here that it can pass a tile to the RB every two clocks. There is a straightforward solution if the RS needs to pass RB a tile on every clock.) The following list describes the flo that is written by the RS.

AND, Panderbackend day CO 74211 Bytes\*\*\* 
ATI Confidential. Reference Copyright Notice on Cover Page 
\*\*\*

ATI Ex. 2067 IPR2023-00922 Page 377 of 448

Æ	ORIGINATE DATE	EDIT DATE	R400 Render Backend	PAGE
	21 March, 2002	(date \@ "d MMMM,	Architectural Specification	26 of 30

Stamp Queue (stages 2 and 3, written by RS)

16-bit Stamp mask: specifies the 2x2 stamps that will be processed by the shader pipeline 1-bit Covered: specifies whether the entire 8x8 tile is covered by this triangle (is this needed?) 7-bit (or less) Index: specifies the corresponding entry in the Zplane and Tile data queues

(Note: the above is replaced by a queue of individual 2x2 stamps. Each has an Index, the address of the 2x2 stamp within the 8x8 block, and a 32-bit mask of the covered samples in this 2x2 stamp.)

There is also a fifo that is written by the Texture Unit (TU). The TU sends a single bus to all four RBs, which can write each of them on one clock out of four. This leaves three clocks for the RB to read from the queue.

Ztexture Queue (stages 1, 2 and 3, written by TU): 20-bit Address: specifies XY position of the 8x8 tile 3-bit Context: specifies which set of context parameters to use 96-bit Zdata: Either four 24-bit Z values or a 56-bit Zplane, 16-bit stamp mask 16-bit Stamp mask: one bit per 2x2 stamp specifies whether it needs to be processed

(Open issue: When the shader pipe computes per-pixel Z values, how should we pass them to the RB? Under this scheme, when the shader computes per-pixel Z values, they are passed to the TU. The TU either passes these four values to the RB or changes them to

# 5.2 Stage 3: Depth/Stencil Tests

The third stage of the RB performs depth and stencil tests on 2x2 stamps. The RB determines the stamps to process based on 8x8 tile commands from the Rasterizer. The rasterizer only sends 8x8 tiles that contain at least one valid sample and that pass the Zcuil test. Each such command contains a pointer to Zplane data that was passed by the SC. Each 2x2 operation stalls until

{Talk about per-pixel depth values. In this case, the stage stalls until depth data is available from the shader pipe, via a second fife. Also talk about shadow buffer tests.)

# 6. RBC: Color Blend Block

The Color Logic inputs a 2x2 stamp of color data from the shader pipe. It also inputs a mask of the samples in that stamp that pass the depth test from the Depth Logic. The Color Logic performs fog blending and alpha blending on the dest colors.




Figure 19: RBC: Color Blend Block Diagram

The Color Logic also supports filtering anti-aliased pixels. This occurs on requests from the Texture Unit.

Finally, the Color Logic supports two bypass modes. These output 2x2 stamps into a list of 512-bit entries, for use in multi-pass rendering. This is described in the following section.

Not, Renderflackend.dox 00 74211 bytes\*\*\* 
ATI Confidential. Reference Copyright Notice on Cover Page 
\*\*\* 
ENTRY IN 14 Productors in an



Ī	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	21 March, 2002	[date \@ "d MMMM,	GEN-CXXXXX-REVA	27 of 30

Output four 32-bit floats per pixel in vertex or shader bypass modes, Else: Compress 32-bit floats to 20-bit floats for RB processing

Output four 20-bit floats per pixel if RB bypass threshold met, Else:

- Read 2x2 stamp from Color cache, if necessary
- Perform fog and alpha blend multiplies, if necessary

Convert 20-bit floats to frame buffer pixel format Perform rasterop, if necessary, and write result to the Color cache

Perform rasterup, in necessary, and write result to the Colo

# 6.1 Input FIFOs

The Color Logic Block uses three input fifos. The first is the fifo of 8x8 tile data from the Rasterizer, described above. The second fifo buffers results from the Depth Logic Block. The third fifo buffers pixels that are computed by the shader pipe.

(List the data passed from the Depth Logic. This includes a Pass bit per sample (this sample passed the depth test) and an Empty bit per sample (no depth value is stored for this sample). The Color Logic must drop the color at a sample if the Depth Logic has dropped the depth value for a sample and therefore cannot determine if it would pass the depth test. This avoids multi-pass bugs due to dropping samples.

{Talk about filtering multi-sampled pixels and passing them to the texture unit.}

### 6.2 Stage 4: Color Processing

Ð

### 6.3 Fragment Processing

The first step in processing a quad in the RB Color Blend block involves determining what fragment operations to perform. A fragment is a color together with a mask that specifies which samples it is visible at within a pixel. With single-sample pixels, there is exactly one fragment per pixel, so each pixel is ofther processed or not, depending on whether the source pixel is valid. With multi-sample pixels, the process is more complex, since the destination pixel can contain multiple fragments and the source pixel may overlap one or more of them.

The first step for fragment processing is to determine how the source pixel's sample mask intersects the sample mask of each fragment in the pixel. The following list defines the alternatives, where Ms and Md are the source pixel's sample mask and the sample mask of a particular fragment of the dest pixel.

Empty	Ms  Md =	The two masks do not intersect
Cover	Ms ⊃ Md	The dest mask is covered by the source mask
Overlap	$Md \neq Md - Ms \neq \phi$	The source mask covers part of the dest mask

Table 7: Fragment Intersection Types

The next step determines what blend operations to perform. There are two different sets of rules for fragment processing, depending on whether the blend operation is write-only or read-write. A write-only operation depends only on the source color at each sample, whereas a read-write operation produces a result that depends on both the source color and the dest color at each sample.

The lists below specify the write-only and read-write operations to perform on each fragment. In the write-only case, the operation produces one new fragment and removes zero or more existing fragments. In the read-write case, the operation does not remove any fragments and can potentially double the number of fragments, up to the total number of samples per pixel. The fragment processing logic updates the fragment data and passes the specified blend operations to the alpha blender.

Empty	Ignore this dest fragment	
Cover	Delete this dest fragment	
Overlap	Replace the dest fragment mask with Md – Ms	
(also)	Create a fragment with mask Ms, blended using the source color	

Reference Copyright Notice on Cover Page @ \*\*\* ex1764 in the Production of the

ATI Ex. 2067 IPR2023-00922 Page 379 of 448

Æ	ORIGINATE DATE	EDIT DATE	R400 Render Backend	PAGE
	21 March, 2002	[date \@ "d MMMM,	Architectural Specification	28 of 30
	Table	8: Fragment Rules for W	rite-Only Blending	

Ignore this dest fragment Empty Blend the source color into the dest color at this fragment Cover Replace the dest fragment mask with Md - Ms Overlap and create a new fragment with mask Ms - Md by blending the source and dest colors

#### Table 9: Fragment Rules for Read-Write Blending

There is one additional complication involved in allocating fragments. The blend logic uses two clocks to compute the four pixels of a quad, so it actually computes two pixels in parallel. This implies that fragment allocation must occur for pairs of pixels instead of for single pixels. When creating a new fragment for a pair of pixels, the fragment logic must distinguish three cases, based on the sample masks MdO and Md1 for the pair of pixels being written

Both	Md0 ≠ 6 & Md1 ≠ 6	Allocate this pair of pixels to an empty fragment-pair
Left	$Md0 \neq \phi & Md1 = \phi$	Search for a fragment-pair that has an empty mask for the lefthand pixel. If found, modify the lefthand pixel and leave the righthand pixel unchanged. Else, allocate this pair of pixels to an empty fragment-pair.
Right	Md0 = ∳ & Md1 ≠ ∳	Search for a fragment-pair that has an empty mask for the righthand pixel. If found, modify the righthand pixel and leave the lefthand pixel unchanged. Else, allocate this pair of pixels to an empty fragment-pair.

If the above steps are not performed, it is possible for a tile with S samples per pixel to contain up to 2S fragments, since some pixel-pair could have up to S fragments that touch a sample of the lefthand pixel but leave the righthand pixel empty, followed by another S fragments that touch a sample of the righthand pixel but leave the lefthand pixel empty. There is only room in the cache and in memory for up to S samples, so the algorithm must prevent this case from occurring.

# 7. RC: Read Data Block

## RBW: Write Data Block

### External Interfaces

Name	Direction	Bits	Description
RTRn	MC → RB	1	Ready to receive a new RB data request
DataSelect	RB → MC	8	Specifies a 256-bit entry or specifies that this request should be ignored

Table 10: RB DataRequest Interface

0

### 9.1 Scan Converter Interface

0

- 96-bit Zplane
- 16-bit Coarse and Covered masks
- 10-bit Zmin, Zmax
- 10-bit Xtile, Ytile 3-bit Context
- 1-bit Background (saves comparing Zplane to background)
- 1-bit Direction (front or back facing

🗤 hinderstandand date 🗤 74211 Bytest 🅶 🖨 ATI Confidential. Reference Copyright Notice on Cover Page 🛛 🏎 📴 🚓 🕁 🖓 👘 🖓 👘 PM



ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
21 March, 2002	[date \@ "d MMMM,	GEN-CXXXXX-REVA	29 of 30

# 9.2 Rasterizer Interface

0

16-bit Coarse and Covered masks to the RE for HiZ elimination 16-bit Coarse and Covered masks from the RE 32-bit sample mask from the RE

9.3 Texture Unit Interface

- 9.4 Shader Pipe Interface
   9.5 Memory Controller Interface
- 0

### 10. Register Interface

The RB supports multiple contexts so that the CP can issue commands that use a different context without first flushing the pipe. The context is identified by a 3-bit index that is associated with each 8x8 tile issued to the RB by the Scan Converter (SC). (How many contexts?) [I assume here that the RB uses a single sub-context. The RB context could be split into multiple pieces if that is necessary, but this must be defined before the RB interfaces, since that would require multiple context indices to be associated with each tile.)

### 10.1 Surface Descriptors

There are {16 to 32} surface descriptor registers, which are similar to the base address registers in the Memory Hub. These registers store all of the surfaces in use by all of the active contexts. Context-dependent registers store indices into the surface descriptor array. Each surface in the array must be different, so that when multiple contexts use the same surface, they all use the same index. This allows the RB to keep its cache coherent by tagging each cache line with the index and an (x,y) position.

{Describe the surface descriptors, which include the following fields.}

base address pixel size and format endian control: no swap, word swap, dword swap [there is a fourth one] dimensionality width height low order Z bits if this is a 2D slice from a 3D array. Address format: tiled in local memory, tiled in system memory, or linear in system memory. Samples per pixel (1, 4, or 8) number of bytes an 8x8 tile occupies in memory

(Is the color format an itemized list, or a more generic description of component sizes and positions, within certain limits? I prefer the latter.)

# 10.2 Depth Test Registers

Enable HiZ (possibly both 8x8 and 2x2) Enable HiS (possibly both 8x8 and 2x2)

Reference Copyright Notice on Cover Page @ \*\*\* exited in the Production of the

ATI Ex. 2067 IPR2023-00922 Page 381 of 448



Ena

ORIGINATE DATE	EDIT DATE	R400 Render Backend	PAGE
21 March, 2002	[date \@ "d MMMM,	Architectural Specification	30 of 30

Enable per-pixel depth from the shader pipe Stencil reference, base, and background values Depth background value Depth and control fields from OpenGL (Do we need to select round or truncate for producing FB depth values?) Depth (and maybe stencil) surface indices MC address queue for each depth/stencil surface (Should we support a second depth buffer?)

# 10.3 Color Blend Registers

Alpha test threshold Alpha test control fields Blend constant register Fog factor enable (uses the blend constant) Plane mask (pattern should repeat on pixel size, for good performance enable/disable whole bytes) Enable multiple color buffers Four color surface indices Dither mode: truncate (add 0), round (add 0.5), dither (error diffusion?) Dither offsets? Rop mode (do we have to directly support Rop3?) MC address queue for each color surface Enable tile filtering

# 10.4 Other Registers

Stipple pattern {?} Multisample mode Vertex buffer index (more than one?) and mode Something about cache format, flushing, etc.? Status bits (clean caches, RB idle, etc.) Compression mode enables: force writes to be uncompressed or to not use certain modes Enables for various optimizations (to let us turn them off) Performance counters

And Standardination of Factor Based on Cover Page C \*\*\* Batter Based on Cover Page C \*\*\* Batter Based on Cover Page C \*\*\*

	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	21 March, 2002	17 September, 2004	GEN-CXXXXX-REVA	1 of 31
Author:	Larry Seiler			
1 <b>T</b> .				
Issue To:		Copy No:		
R	400 Render Lo	ogic Architect	tural Specification	
		version 0.5a		
(R re	B), the Shader Export block	is (SX), and the Render Co ed uses of the block. It also	gic blocks, including the Render Bac ontrol block (RC). It provides an ove describes the block interfaces, intern	erview of the
Document L		00\doc_lib\design\blocks\rb\ Render Backend Architectu		
	Name/Dept	APPROVALS	Signature/Date	
	Ναιτισίωσερι		Signature/Date	
Remarks:				
THIS DOCUMENT CONTAINS CONFIDENTIAL INFORMATION THAT COULD BE SUBSTANTIALLY DETRIMENTAL TO THE INTEREST OF ATI TECHNOLOGIES INC. THROUGH UNAUTHORIZED USE OR DISCLOSURE.				
created in 20 unpublished w proprietary info	01. The use of this copyrig ork. The copyright notice is n	ht notice is intended to protect of an admission that publicated ATI. No part of this document	l in this document constitutes an unpurovide notice that ATI owns a copy tion has occurred. This work contains nt may be used, reproduced, or trans logies Inc."	yright in this confidential,



# Table Of Contents

1.	OVERVIEW4	
1.1	RC: Render Central Block5	5
1.2	SX: Shader Export Block6	5
1.3	RBT: Tile Logic Block7	7
1.4	RBD: Depth Test Block	
1.5	RBC: Color Blend Block8	3
1.6	RBM: Memory Interface Block9	)
2.	RENDER LOGIC DATA FLOWS	
2.1	Pixel Render Transfers 10	)
2.2	Pass Through Transfers11	
2.3	Texture Unit Transfers 11	
3.	SX: SHADER EXPORT BLOCK13	3
3.1	SX Parameter Buffer Block14	ļ
3.2	SX Shader Data Processing Block14	ł
3.3	SX Quad Processing Block	5
3.4	SX Export Buffer Logic 16	5
3.5	Export Buffer Data Format17	7
4.	RBT: TILE LOGIC BLOCK 19	)
4.1	Input Queues19	)
4.2	Stage 1: Issue Tile data Read21	
4.3	Stage 2: Perform Z Kill and Probe	
Depth	n Cache21	

# Table Of Figures

Figure 1: RB Top Level Block Diagram4	
Figure 2: RC: Render Central Block Diagram5	
Figure 3: SX: Shader Export Block Diagram6	
Figure 4: RBT: Tile Logic Block Diagram7	
Figure 5: RBD: Depth Test Block Diagram8	
Figure 6: RBC: Color Blend Block Diagram9	
Figure 7: RBM: Memory Interface Block Diagram9	
Figure 8: SX: Shader Export Block Diagram13	
Figure 9: SX: Parameter Selection Logic 14	
Figure 10: SX: Shader Data Logic15	

# Table Of Tables

Table 1: Stencil Codes for 8x8 Tiles       22         Table 2: Stencil Function Pass/Fail for 8x8 Tiles       22         Table 3: Stencil Op Results for 8x8 Tiles       25	Table 6: Fragment Intersection Types       28         Table 7: Fragment Rules for Write-Only Blending       29         Table 8: Fragment Rules for Read- Write Blending       29
Table 4: Depth Test Pass/Fail and Tmin/Tmax Update 24 Table 5: Stencil Code Bits for 8x8 Tiles <b>Error! Bookmark not</b>	Table 9: RB DataRequest Interface

5.	RBD: DEPTH TEST BLOCK	26
5.1	Input FIFOs	26
5.2	Stage 3: Depth/Stencil Tests	27
6.	RBC: COLOR BLEND BLOCK	27
6.1	Input FIFOs	28
6.2	Stage 4: Color Processing	28
6.3	Fragment Processing	28
7.	RC: READ DATA BLOCK	29
8.	RBW: WRITE DATA BLOCK	29
9.	EXTERNAL INTERFACES	29
9.1	Scan Converter Interface	30
9.2	Rasterizer Interface	30
9.3	Texture Unit Interface	30
9.4	Shader Pipe Interface	30
9.5	Memory Controller Interface	30
10.	REGISTER INTERFACE	30
10.1	Surface Descriptors	30
10.2	Depth Test Registers	31
10.3	Color Blend Registers	31
10.4	Other Registers	

Figure 11: SX: Quad Processing Logic Figure 12: SX: Export Buffer Logic Figure 13: SX: Export Buffer Data Order Figure 14: SX: Export Buffer Data Order Figure 15: SX: Export Buffer Data Formats Figure 17: RBT: Tile Logic Block Diagram	17 17 18 18 19
Figure 15: SX: Export Buffer Data Formats	18 19
Figure 19: Depth Test Block Diagram Figure 20: RBC: Color Blend Block Diagram	26



# Revision Changes:

Rev 0.1 (Larry Seiler)	First draft
Date: April 6, 2001	
Rev 0.2 (Larry Seiler)	Major updates on Parameter Buffer and Tile Logic blocks.
Date: June, 2001	Lesser changes to other blocks.
Rev 0.3 (Larry Seiler)	Changes to reflect the new shader pipe design.
Date: November 7, 2001 – December 20, 2001	
Rev 0.4 (Larry Seiler)	Major changes in the block overview descriptions, addition
Date: January 30, 2002	of a section on data flows, changes in the SX block description. Detailed RB block descriptions are temporarily removed, since they are out of date.
Rev 0.5 (Larry Seiler)	SX export buffer no longer stores depth compressed,
Date: July 8, 2002	various elaborations and extended explanations.
Rev 0.5a (Larry Seiler) September 17, 2004	Fixed a bug in the Stencil Function Pass/Fail table

# Open Issues and Known Deficiencies:

The export buffer and SP->SX interface would be much simpler with a wider data bus.	
Work out details of the shadow buffer paths through the RB.	
Verify that the surface and context synchronization schemes meet our needs	
Work out details of Gaussian filter multi-sample resolve through the RB.	
How does vertex export address generation work – is the plan of record stable?	
Do we need to support sample dropping?	
Should we still support the fog blend?	
What changes need to be made in the SX for handling cached parameters?	
NOTE: bus names in the figures are not up to date in rev 0.4	



# 1. Overview

The R400 render logic blocks consist of the Render Control block (RC), the Shader Export blocks (SX), and the Render Backend blocks (RB). Together, these blocks accept depths, colors, and coverage masks in order to perform hierarchical tests, depth/stencil tests and destination color blend operations. They input 8x8 tiles and 2x2 quads from the Scan Converter (SC) and Shader Pipe (SP) blocks, read data from the Memory Controllers (MC), and write out the results. The RB blocks also compute shadow buffer coverage and filter anti-aliased pixels in response to commands from the texture pipe (TP). Finally, they pass through other types of export data computed in the Shader Pipes and write it to linear arrays in memory.

The figure below illustrates the render logic blocks and how hey relate to other R400 blocks. In the upper half of the figure, the Render Central block (RC) distributes render tile commands to the other blocks, collects hierarchical cull results for the SC, and collects synchronization signals for the CP. The two Shader Export blocks (SX) each buffer the data that is output from a pair of Shader Pipes, as well as performing operations such as alpha test.




Figure 1: RB Top Level Block Diagram

The lower half of the figure shows the four Render Backend blocks (RB) and their associated Memory Controller blocks (MC). Dashed lines enclose the four sub-blocks that compose each RB. Each RB owns ¼ of the 8x8 tiles in the frame buffer and processes all render commands directed at their portion of the frame buffer. The RC and each SX block

ATI Ex. 2067 IPR2023-00922 Page 386 of 448

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
21 March, 2002	17 September, 2004	GEN-CXXXXX-REVA	5 of 31

have separate busses that route to each of the four RB blocks, since each Shader Pipe (SP) can process pixels that belong to any of the RBs. These are long routing tracks in the physical layout, since the upper three blocks are physically placed near the PA block and the SP blocks, whereas the RB blocks are physically placed near the corresponding Memory Controllers.

The RB processes pixels in three sub-blocks, each of which may require memory accesses, which are managed by the fourth sub-block. The Tile Logic block (RBT) performs hierarchical depth and stencil tests in order to kill quads before they are sent to the Shader Pipe. This block manages a tile data cache that stores hierarchical and compression information about each 8x8 tile. The Depth Test block (RBD) performs depth and stencil tests, as well as shadow buffer comparisons. The Color Blend block (RBC) performs all back end color processing, including multi-sample fragment processing. It manages a fragment mask cache and a color cache. The color cache also stores non-color data that is exported to linear arrays. Finally, the Memory Interface block (RBM) performs data compression/decompression, manages the interface to the Memory Controller (MC) and converts between the data format in memory and the data format in the internal caches, when they differ.

# 1.1 RC: Render Central Block

The Render Central block (RC) distributes render tile commands from the Scan Converter (SC) to the RB blocks and collects synchronization signals for the CP. This block isolates the SC and CP from the details of how many RB blocks there are and how they divide up the rendering task. The R400 is able to run with one, two, or all four RBs enabled, in order to support smaller memory interfaces. The diagram below illustrates the basic elements of the RC.




Figure 2: RC: Render Central Block Diagram

First, the SC's coarse walker finds tiles that may need to be rendered and sends them to the RC. The RC forwards this data to the four RB tile logic blocks (RBT), which each perform hierarchical tests on the tiles that they own. The RC then gathers the results of these hierarchical tests, puts them back in the original order and returns the results to the SC for use in the detail walker. The detail walker computes the valid samples inside each quad that passes the hierarchical tests, dropping a tile if none of its quads passed the test. If a quad contains any valid samples, the SC sends a quad command to the SX and SP blocks. Additionally the SC sends the RC a 16-bit mask of which quads are being processed out of each tile that passed the hierarchical tests, even if no quads contain valid samples in that tile. The RC forwards this data to the RB that controls that tile. This allows the RBs to read pixel data while the quads are being processed in the SP. The RBs need to keep track of what quads are in the shader pipe, so they also use this mask to determine which quads were killed by the SC detail walker.

The Context Synch block tells the CP when the render logic is finished processing each render context. Each tile has associated with it a state ID that specifies which render context the render logic should use to process that tile. The CP is free to reuse a context after the render is finished with it, since the render logic cannot finish a context until the SC, SP, and TP are also finished with it. Those blocks do not report when they have completed each context. A context is active in the RB when the SC issues a tile that uses that context. The context is finished when the SC issues a tile with a different context and all of the individual tiles marked with the previous context are finished. A tile is finished when it fails the hierarchical test, when the detail walker finds no valid samples in it, or when an RB reports to the Context Synch block that it has completed that tile. Therefore, the Context Synch block contains a count of the number of outstanding

ATI Ex. 2067 IPR2023-00922 Page 387 of 448

ORIGINATE DATE	EDIT DATE	R400 Render Backend Architectural	PAGE	
21 March, 2002	17 September, 2004	Specification	6 of 31	

tiles per context. When a count goes to zero, the Context Synch block reports to the CP that the specified context is now free.

Finally, Surface Synch block supports synchronizing accesses to surfaces in frame buffer memory. Each RB receives requests directly from the register interface to synchronize on a specific range of FB addresses. The RB blocks respond to such a request by flushing their caches of all data within that surface. Each RB sub-block reports to the RC when it has finished flushing the surface data. The RC gathers these results and reports to the CP when the surface has been removed from the RB caches.

{NOTE: Add an interface to report pixels that pass the depth test, for the RB\_ZPASS\_DATA register.}

# 1.2 SX: Shader Export Block

The Shader Export Blocks (SX0 and SX1) store and process results exported from the shader pipes. There are three broad classes of exports: vertex parameters and positions, which are produced by vertex shaders; colors and depths, which are produced by pixel shaders, and raw data to be written to a linear array in memory. Raw data is produced by multi-pass shaders and by debug exports. The figure below illustrates the busses and basic internal blocks for each SX. SX0 is associated with SP0 and SP2. SX1 is associated with SP1 and SP3. They also communicate with each other and both of them communicate with the SC, SQ and all four RBs.




Figure 3: SX: Shader Export Block Diagram

The Parameter Selection sub-block handles vertex parameters. This includes texture coordinates, colors, and all other data specified per-vertex, except for the vertex position. Under control of the SQ, this sub-block reads three parameters from a cache for the three vertices of the current triangle. The three parameters could come from any of the shader pipes and are used by all of them, so the two SX blocks need to exchange data. The Parameter Selection sub-block then pre-processes the parameters and forwards the results to the Shader Pipe interpolators. All four interpolators receive the same parameter data. Accordingly, the two SX blocks replicate some of the multiplexing and pre-processing.

The Shader Data Processing sub-block processes all export data from the SP, except for the vertex parameters. It performs the alpha test and other tests on color data before writing them to the export buffer. It passes most other exports straight through to the Export Buffer.

The Export Buffer stores export data, other than parameters. The CL (Clipper) reads position data from a reserved portion of the buffer. The RBs read all other export data. Data is stored in the Export Buffer in a swizzled form that

ATI Ex. 2067 IPR2023-00922 Page 388 of 448

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
21 March, 2002	17 September, 2004	GEN-CXXXXX-REVA	7 of 31

allows the four RBs to stream out 128-bit data without conflicts. The Export Buffer also reports the space available to the SQ, which waits to schedule a clause until there is room in the Export Buffer.

Finally, the Quad Processing sub-block sends quad commands to the RBs that correspond to the data in the Export Buffer. This sub-block receives quad commands from the SC's detail walker and buffers them until the corresponding color data emerges from the Shader Pipe. It then modifies each pixel's sample mask based on the result of the alpha test and SP pixel kill instructions and appends the location of the pixel data in the export buffer. This sub-block also generates quad commands for export data other than colors and positions. These quad commands include the memory address at which the RB must write the data, as well as the location of the non-pixel data in the export buffer. The memory address replaces the sample mask that is contained in a pixel quad command.

# 1.3 RBT: Tile Logic Block

The Tile Logic block performs hierarchical depth/stencil tests. It stores Zmask, Smask and Cmask compression codes for all tiles currently active in the RB. It also stores an in-flight count for each quad and tile currently being rendered. The in-flight count tracks the number of operations currently in the pipeline for a quad or tile. The in-flight counts are incremented when the RBT first receives a tile from the Scan Converter (SC) and are decremented when the tile or quad is removed from the RB, either because it is killed or because the RB finishes processing the tile or quad. The figure below illustrates the internal structure of the Tile Logic block.

The upper part of the figure shows the path used for hierarchical tests. The RC\_coarse bus sends per-tile information to the Tile Logic block, including a mask of the quads in the tile that may be covered (the coarse mask). The Coarse buffer stores this information for tiles that belong to this particular Tile Logic block. The Tile Test block performs an hierarchical depth and stencil test on the tile, using per-tile hierarchical data in the Tile Cache. The results are buffered and then the Quad Test block performs a 2x2 hierarchical test on any quads that passed the 8x8 tile test, using per-quad hierarchical data in the Quad Cache. Finally, the RB#\_RC\_hier bus passes a mask of the result per quad back to the Render Central block.




Figure 4: RBT: Tile Logic Block Diagram

The Tile Cache performs several actions in addition to providing per-tile hierarchical data for the Tile Test. First, the Coarse Buffer probes the Tile Cache to see whether each tile is present in the cache. This occurs in parallel with and in advance of the Tile Test, so that the Tile Cache can send a read request to the RB Memory Interface block early enough to cover the read latency. The Tile Cache reads 256-bit values that store data for 8 tiles. It may also read data for adjacent sets of tiles, to increase the chance that tiles are already in the cache when they arrive from the RC. These extra reads don't cost much memory bandwidth, since the Memory Controller requires multiple reads on the same page for efficiency. Finally, the Tile Cache sends tiles that pass the tile HiZ test to the RB Memory Interface block so that depth can be prefetched.

Next, the Tile Cache probes the Quad Cache for each tile that passes the hierarchical tile test. If the Quad Cache doesn't contain an entry for that tile, it allocates one, initializing each quad with the hierarchical data for the tile. This way, the Quad Cache does not need to read data from memory. The Depth Test (RBD) block sends revised stencil and depth ranges to the Quad Cache as it processes quads, so that the quad cache becomes more precise over time. The Quad Cache in turn updates the Tile Cache with more accurate hierarchical data. A quad or a tile can only be fully updated if no operations are pending for that quad or tile. Therefore, in-flight counts must be tested to ensure that the quad cache and tile cache account for quads in-flight that have not yet been processed by the RBD. The

ATI Ex. 2067 IPR2023-00922 Page 389 of 448

ORIGINATE DATE	EDIT DATE	R400 Render Backend Architectural	PAGE
21 March, 2002	17 September, 2004	Specification	8 of 31

rbd\_rbt\_update bus reports these changes in the depth range, as well as reporting changes in the Zmask and Smask fields for each tile. The rbc\_rbt\_update bus reports when the Color Blend block is done with each quad, as well as reporting changes in the Cmask for each tile.

Finally, the Heir Buffer receives tile data from the SC detail walker (via the RC) and passes tile data to the RBD and RBC blocks. The data from the SC updates the in-flight counts of the quads in each tile, to account for quads killed by the detail walker. The RBC and RBD receive a mask of the quads being processed in the Shader Pipe. The RBD also receives Zplanes and hierarchical test results for individual quads.

# 1.4 RBD: Depth Test Block

The Depth Logic block processes 2x2 quads. In the normal mode of operation, the Depth Logic uses a Zplane to specify the depths at each sample in the quad. Alternately, the pixel shader program may compute an explicit depth per pixel. The Depth Logic block performs the depth and stencil tests, modifies the quad sample mask accordingly, updates the depth and stencil cache, and forwards the results to the RB Color Blend block. The figure below summarizes the processing in the Depth Test block.




Figure 5: RBD: Depth Test Block Diagram

The Depth Test logic also computes the minimum and maximum Z within each quad that it processes and determines whether the quad contains stencil values that are equal to, greater than, or less than a specified compare value for the surface. The Depth Test logic returns this information to the Tile logic in order to update the hierarchical data for the quad.


Finally, the Depth Test logic performs shadow buffer operations. The RB Memory Interface accepts shadow buffer requests from the Memory Hub/Texture Central and converts them into tile and quad commands. The RBD stores these in separate logical queues so that shadow buffer requests can be completed ahead of regular rendering commands that are already in the queue. This is necessary to avoid deadlocks, since some quad commands currently in the queue may not be able to complete until after the shadow buffer is computed.

# 1.5 RBC: Color Blend Block

The Color Blend block processes quads of color data. It performs fog interpolation, alpha blending, number format conversions, gamma/degamma conversion, raster-ops, and color keying. It also processes multi-sample pixels that are defined by multiple fragments, where a fragment is a color together with a mask of the samples within a pixel where that color is visible. The Color Blend block also passes along non-blendable data that is being exported to memory.

The figure below shows the basic logic of the Color Blend block. The block receives a quad command from the Depth Test block, which specifies a quad address and a mask of the valid samples. The block looks this up in the Fragment Cache, which stores the mapping of samples to fragments for the currently active pixels. The Fragment Control block produces a sequence of blend commands based on the intersection of the quad sample mask and the fragment masks for those pixels and passes those commands to the Blend Control.

ATI Ex. 2067 IPR2023-00922 Page 390 of 448





The Blend Control block reads the color data from the SX export buffer and controls the traditional backend blending functions on it, as well as gamma/degamma conversions and filtering anti-aliased pixels to a single color per pixel. All frame buffer pixels are converted to an internal floating point format for alpha blending, then are converted back. The Blend Control block also synchronizes the quad processing so that a quad command does not read pixel data until any previous write to the same pixel has completed.


The Color Cache contains 64 512-bit lines and has two 256-bit ports that alternate between serving the internal blend logic and the RBM block. This allows the blend logic to process a quad every other clock and allows the RBM to saturate both the memory read bus and memory write bus. Non-blendable data passes through the Blend Control block and into the color cache, where it is written out to memory in the usual way. This allows the RBM to gather this data into multi-bursts for memory efficiency, as it does for ordinary color data. The Color cache also supports flushing cache entries for surface synchronization and for auto-flush.

# 1.6 RBM: Memory Interface Block


The RB Memory Interface block transfers data between the other three RB sub-blocks and the Memory Controller (MC). The MC uses short access request queues with just-in-time transfers of new read requests and write requests. When the MC processes an access request, the RBM must quickly move a new request into the queue. If possible, the RBM provides data that is likely to be on the same page as the previous requests, so that the MC can perform an efficient series of burst accesses.

{Issues: some data needs to be compressed/decompressed. The RBM also reads commands from the Texture Unit to perform shadow buffer comparisons or to filter anti-aliased pixels. We need to avoid deadlocks, which can arise if the RBM commits a read that cannot complete until some other read completes. E.g., if it commits a depth read, then it must be possible to load that read data into the cache. If the queue fills up, so that the cache won't have room until a color read completes, we could have deadlock. This didn't occur when depth and color reads used separate queues.}

{The following figure needs to be vastly modified.}



RBn\_MCn\_readdatareq



ATI Ex. 2067 IPR2023-00922 Page 391 of 448

ORIGINATE DATE	EDIT DATE	R400 Render Backend Architectural	PAGE
21 March, 2002	17 September, 2004	Specification	10 of 31

The RB Memory Interface block compresses and decompresses tile, depth and color data, if necessary, and issues memory read and write requests to the MC. It also writes shadow buffer comparison results and filtered anti-aliased pixels to the Texture Unit.

# 2. Render Logic Data Flows

This section describes the sequence of data transfers between the render logic blocks and other R400 blocks. There are three basic types of transfers: pixel render transfers, pass through transfers, and texture unit transfers.

# 2.1 Pixel Render Transfers

The basic operation of the RB is to render pixels to the frame buffer. The following list describes the data transfers involved in rendering pixels.

- SC->RC->RBT: The SC tile walker sends the RC an 8x8 tile, together with its address, a Zplane, and a coarse
  mask of the quads within the tile that might need to be rendered. The RC forwards each tile to all four RB tile
  logic blocks, each of which buffers just the tiles it owns.
- 2. RBT<->MC: The RB tile logic blocks read and write per-tile data as necessary in order to compute hierarchical tests on their tiles.
- 3. RBT->RC->SC: The four RB tile logic blocks return their hierarchical test results to the RC. The RC assembles the hierarchical test results into their original order and forwards them to the SC. It also keeps track of whether an entire context is culled by the hierarchical test (see final step).
- 4. The following sequence of tile operations occurs, roughly sequentially but with some lookahead:
  - a. SC->RC->RBT: The SC sends each tile that was not culled by the hierarchical test to the RC, which forwards it to the RB tile logic. The tile logic buffers this as the list of upcoming tiles to render.
  - b. RBT<->MC: The tile logic issues color mask reads and writes to load the mask cache with multi-sample fragment data for the color cache. Reads and writes can occur in parallel due to the MC buffer design.
  - c. RBD<->MC: The tile logic issues depth data reads and writes to load the depth cache.
  - d. RBC<->MC: The tile logic issues color data reads and writes to load the color cache. For multi-sample pixels, this operation uses the data in the mask cache and so much wait for the mask cache to be valid.
  - e. RB->MC: The RB must sometimes clear cache entries in response to synchronization requests or autoflush timeouts.
- 5. The following sequence of quad operations occurs, in parallel with the above tile operations:
  - a. SX->SC: The SX tells the SC how much space is available in the export buffers. A clause cannot begin until there is room to buffer all of the data that will be generated by the clause.
  - b. SC->SX: The SC sends quad addresses and sample masks to the SX blocks. The SX buffers them until the shader pipe emits the pixel shader data corresponding to each quad.
  - c. SP->SX: The SP sends color and/or depth data to the SX, which stores them in the export buffer. The SX also performs the alpha test and modifies the corresponding quad mask based on that test.
  - d. SX->RBD: The SX forwards quads to the RBD so that it can performs the depth test.
  - e. RBD<-SX or RBT: The RBD gets depth values for a quad from one of two places. If the shader program computes depths, it reads them from the SX export buffer. Otherwise, it reads a Zplane from the RBT, which received the Zplane from the SC in step 4a.
  - f. RBD->RBC: The RB depth test logic forwards the quad to the RB color blend logic.
  - g. RBC<-SX: The RB color blend logic reads the pixel shader color data from the SX export buffer, performs the backend color blend operations, and writes the result into the color cache.
- 6. RBC->RC->CP: When all processing is complete on the last quad of a context, the RB informs the RC. When a context is complete in all four RBs, the RC informs the CP. Note that a context may end early if its quad commands were culled by the hierarchical test.

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
21 March, 2002	17 September, 2004	GEN-CXXXXX-REVA	11 of 31

# 2.2 Pass Through Transfers

The render logic aso supports three types of pass through transfer, in which it transfers data generated by a shader program to its destination without modification. The most common pass through transfer moves position data from the vertex shader to the clipper (CL). The list below describes the steps involved.

- 1. SP->SX: Each SP vertex shader exports a vector of 16 4-vectors to its SX. Each 4-vector is either an (x,y,z,w) position or a sprite width/height with edge masks. The SX puts this in a reserved portion of the export buffer.
- 2. CL<-SX: The Clipper requests one position at a time from each SX.
- 3. SX->SQ: The SX tells the Sequencer when there is room in the buffer for another vector of positions.

The other two pass through transfers move data from a pixel or vertex shader program to memory. The list below describes the steps involved to transfer data from the pixel shader program. As for pixel rendering, each transfer groups together results from the four vertex units that make up one of the pixel shaders.

- 1. SP->SX: Each SP pixel shader exports a vector of four quads to its SX. Each quad consists of four 4-vectors, e.g. four RGBA colors. The SX puts this data into the export buffer.
- 2. SX->RB: The SX computes a frame buffer address for each of the four quads and generates four quad commands that contains those addresses. The SX sends each quad command to the appropriate RB.
- 3. RB<-SX: After processing all previous quad commands, the RB reads the quad from the SX export buffer.
- 4. RB->MC: The RB writes the quad to memory.

Finally, the following list describes vertex shader program exports. They differ from pixel shader program exports because vertex programs compute vectors of 64 independent vertices, unlike pixel shader programs, which compute vectors of 16 2x2 quads. Therefore, the SX groups together sets of four exports from the same vector unit, instead of grouping together four pixels from adjacent vector units.

- 1. SP->SX: Each SP vertex shader exports a vector of 16 4-vectors to its SX. The SX gathers together groups of four exports from the same vertex shader clause.
- 2. SX->RB: The SX computes a frame buffer address for each group of four exports and generates quad commands that contain those addresses. The SX sends each quad command to the appropriate RB.
- 3. RB<-SX: After processing all previous quad commands, the RB reads the data from the SX export buffer.
- 4. RB->MC: The RB writes the four 4-vectors to memory.

{Add in detail about caching and transfers within the RB sub-blocks?}

# 2.3 Texture Unit Transfers

Finally, the RB performs several types of commands for Texel Central (TC). In effect, the RB generates textures on the fly for the TC, based on data in existing color buffers or depth buffers. This section describes the data flows for each of these operations.

The following list describes the steps necessary to filter a multi-sample color buffer and return the data to TC as a texture.

- TC->MH->MC->RBM: The TC determines that it needs to read a tile of multi-sample color data. The TC sends a command to the RBM that specifies the color surface and the block of pixels within that surface. The TC sends its command over existing datapaths through the MH to the MC that hols the multi-sample color data. The MC routes the request to its assocated RB's Memory Interface block.
- 2. RBM->RBC: The RBM sends the RBC a tile request. The RBC buffers this in a logically separate queue from the tile data that it receives from the RBT, though it could be a reserved portion of the same physical queue. A separate logical queue is necessary so that the RBC can process the filter request without waiting for normal render requests that are currently in the queue to complete.
- 3. RBC<->MC: The RBC reads the multi-sample color data and stores it in the color cache.
- 4. RBM->RBD: In parallel with the preceeding step, the RBM creates a sequence of quad commands that specify filtering the desired pixels. The RBM puts these into a logically separate queue from the quad commands that

ORIGINATE DATE	EDIT DATE	R400 Render Backend Architectural	PAGE
21 March, 2002	17 September, 2004	Specification	12 of 31

the RBD receives from the SX blocks, so that the RB can process filter requests ahead of pending render commands.

- 5. RBD->RBC: The RBD passes quad filter commands to the RBC. The RBM sends them via the RBD so that they are processed in sequence with any shadow buffer commands.
- RBC->RBM: The RBC computes the filtered pixel values and passes the results directly to the RBM. This data does not go into the color cache since there is no need to either save the data for later or group together multiple writes into an efficient memory access.
- 7. RBN->MC->MH->TC: The RBM forwards the filtered pixels back to the TC, via its existing datapath to the MC and the existing datapath from the MC to the MH.

A shadow buffer operation compares a Zplane against an existing depth buffer. For each of a group of pixel positions in the depth buffer, it computes what fraction of the Zplane is visible. The TC filters these results to determine whether pixels on a triangle are shadowed. See the R400 Shadows specification for a detailed explanation of the shadow buffer algorithm.

- TC->MH->MC->RBM: The TC determines that it needs more shadow coverage values. The TC sends a command to the RBM that specifies the Zplane, the depth surface and the block of pixels within that surface. The TC sends its command over existing datapaths through the MH to the MC that hols the multi-sample color data. The MC routes the request to its assocated RB's Memory Interface block.
- RBM->RBD: The RBM sends the RBD a tile request. The RBD buffers this in a logically separate queue from the tile data that it receives from the RBT, though it could be a reserved portion of the same physical queue. A separate logical queue is necessary so that the RBD can process the filter request without waiting for normal render requests that are currently in the queue to complete.
- 3. RBD<->MC: The RBD reads the depth data and stores it in the depth cache.
- 4. RBM->RBD: In parallel with the preceeding step, the RBM creates a sequence of quad commands that specify filtering the desired pixels. The RBM puts these into a logically separate queue from the quad commands that the RBD receives from the SX blocks, so that the RB can process filter requests ahead of pending render commands. This is the same queue that is used for all other texture requests to the RB.
- 5. RBD->RBM: The RBD computes the shadow coverage values and passes the results directly to the RBM. This data does not go into the depth cache.
- 6. RBM->MC->MH->TC: The RBM forwards the filtered pixels back to the TC, via its existing datapath to the MC and the existing datapath from the MC to the MH.

Shadow buffering requires computing and storing the shadow buffer at multiple levels of detail, so that the TC can read from a shadow buffer that has approximately the correct pixel spacing. Unlike ordinary texture maps, a lower resolution depth buffer is simply a decimated version of the original depth buffer. The following sequence may be used to compute a decimated depth buffer. Results of this operation are written to the depth buffer that is specified in the RB depth surface descriptor.

- TC->MH->MC->RBM: The TC receives a command to read the depth surface in decimate mode. It sends a command to the RBM that specifies the depth surface to be decimated. The TC sends its command over existing datapaths through the MH to the MC that hols the multi-sample color data. The MC routes the request to its assocated RB's Memory Interface block.
- RBM->RBD: The RBM sends the RBD a tile request. The RBD buffers this in a logically separate queue from the tile data that it receives from the RBT, though it could be a reserved portion of the same physical queue. A separate logical queue is necessary so that the RBD can process the filter request without waiting for normal render requests that are currently in the queue to complete.
- 3. RBD->RBM->MC: The RBD issues a read request for the depth source data, specifying that it is for a decimation command. It also issues a read request for the corresponding tile of the destination depth buffer.
- 4. MC->RBM: The MC returns the depth data to be decimated, but it is not written into the depth cache. Instead, the depth tile is processed by the RBM.
- 5. RBM->RBD: The RBM uses the source depth tile to create a series of quad and tile commands that it sends to the RBD quad queue as for the shadow buffer command. If the source depth tile is stored in Zplane format, the RBD sends the Zplanes to the RBD tile queue and sends the RBD quad queue commands to render those Zplanes at a decimated set of sample positions. If the source depth tile is stored as individual depth values, the RMB sends a a decimated subset of the depth values to the RBD tile queue and sends commands to render them to the RBD quad queue.

ATI Ex. 2067 IPR2023-00922 Page 394 of 448

<b>A</b> ů	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	21 March, 2002	17 September, 2004	GEN-CXXXXX-REVA	13 of 31

6. RBD->RBM: The RBD processes the decimation quad commands, which cause it to update the destination depth buffer in the depth cache. Eventually the RBD writes the depth data out of its cache into memory.


{Note: the decimation command could use tile read commands produced by the standard rendering process. It would still produce quad commands from the source depth data, which would replace the quad commands produced by the shader pipe.}

# 3. SX: Shader Export Block

The Shader Export Blocks (SX0 and SX1) store and process results exported from the shader pipe. There are six classes of exports that the SX processes:

Parameters: produced by vertex shader programs. Three per clock are sent to the shader pipes (SP). Positions: produced by vertex shader programs and passed serially to the Clipper block (CL). Colors: produced by pixel shader programs. Up to four different RGBA color buffers are used in the RBC. Depths: optionally produced by pixel shader programs. If used, this replaces the Zplane in the RBD. Multipass data: produced by either vertex or pixel shader programs. The RBC stores these to a linear list. Addresses: each vertex or pixel shader clause can specify an address for the multipass data it outputs.

The figure below illustrates the busses and basic internal blocks for each SX. SX processing can be divided into four broad groups: parameter selection, quad processing, shader data processing, and the export buffer. SX0 inputs data from and outputs data to SP0, SP2, and SX1. SX1 inputs data from and outputs data to SP1 and SP3, and SX0. Both of them communicate with the SC, SQ and all four RBs. In this figure, and through the remainder of this section, SP0 and SP1 are called SP1o and SP2 and SP3 are called SPhi. SX# indicates the specific SX block.





The Shader Export block buffers the remaining types of export data, except for addresses. Buffered positions are passed to the Clipper (CL), buffered depths are passed to one of the four depth test blocks (RBD), and buffered colors and multi-pass data are passed to one of the color blend blocks (RBC). Multipass data is simply routed through the RB to be stored in memory without interpretation, at offsets from a specified address. This data may be used to store results from a high order surface program, a multi-pass vertex program, or a multi-pass pixel program. Each shader pipe must export an address per clause to specify where the RB stores multipass data.

ORIGINATE DATE	EDIT DATE	R400 Render Backend Architectural	PAGE
21 March, 2002	17 September, 2004	Specification	14 of 31

# 3.1 SX Parameter Buffer Block

The SX parameter selection logic processes vertex parameter data, which the SX receives from its pair of shader pipes on the data busses. The SX caches recently computed parameters from vertex shader programs. In order to execute a pixel shader, each shader pipe needs to select three vertices from the caches, based on the current triangle, and interpolate their parameters. All four SP's receive the same parameters, since they all work on the same triangle at once.

Together, the two SX blocks contain 16 separate parameter caches, each of which stores 128 128-bit parameters. Each vertex can have up to 16 parameters, so this cache stores parameters for 128 or more vertices, depending on the number of parameters per vertex. A single vertex shader program computes parameters for 64 vertices, so the parameter cache can store the results of two or more vertex shader clauses. This cache seems generous in size, but there is a problem. The three vertices that form a triangle may have been computed in any of the vector units and therefore may be in any of the parameter caches. The SPs require three parameters on every clock, so the Sequencer (SQ) must ensure that the three vertices are stored in different caches. The SQ requests a value from three of the 16 caches on each clock. The SX Parameter Block performs the necessary multiplexing.

The figure below shows the internal structure of the SX Parameter Buffer Block. The SQ sends control bits to the SX to indicate when to store the SP result into the vertex buffer. Each SX then reads a parameter from each of its eight parameter caches and selects three of these values to send to the other SX block. Alternately, the SX reads three realtime parameters, which are loaded into a local memory over the register bus. The Final Mux block selects three parameters out of the three from this SX and the three from the other SX. Both SX blocks choose the same three parameters.




Figure 9: SX: Parameter Selection Logic

The Parameter Processor performs three operations on the parameters before forwarding them to the shader pipes. First, it selects the provoking vertex parameter value for flat shading (performs parameter selection). Second, it calculates the delta differences between the parameter values at vertices (Parameter Difference). These deltas are then used as input values into the interpolator units. Finally, it performs a cylindrical wrap adjustment on the delta parameters (Cylindrical Wrap). All the functions are implemented on per channel basis. {The control/state signals are part of the "SQ\_SP: Interpolator Bus" interface.}

{Note: We could insert a global block between the two SX blocks that does the final mux and forwards the results to the four shader blocks. This doesn't increase the number of global wires, though it may increase the wire length. It eliminates one of the two copies of the Final Mux block, but much more importantly, it provides a single location for inserting the realtime parameters and for including logib to perform several operations on the three parameters that otherwise would have to be performed in all four shader pipes.}

# 3.2 SX Shader Data Processing Block

On each clock, the Shader Data Processing block inputs four 128-bit RGBA values from each of two Shader Pipes. If they are export values (other than parameter exports), this sub-block processes the data and passes it on to be stored

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
21 March, 2002	17 September, 2004	GEN-CXXXXX-REVA	15 of 31

in the Export Buffer sub-block. It also extracts information from the export data and sends it to the Quad Control subblock. The operation performed depends on the type of export data. The figure below shows the internal structure of the Shader Data Processing Block. The following text describes the processing that occurs for each type of export, except for parameter exports, which are described above.




Figure 10: SX: Shader Data Logic

A pixel shader may export one or more RGBA color vectors for rendering to the destination color buffer(s). The Alpha Test and Zero/One Compare blocks operate on this RGBA data. These blocks compare all four components to zero and one and also compare alpha to the Alpha Test value. The Quad Control sub-block uses the results of these comparisons to cull quads. Alpha test culling is defined in OpenGL and DirectX. The zero/one comparisons allow optimizations for blend modes that become no-ops if color or alpha components are equal to zero or one. {cite the register fields that control how this data is used.} The four 128-bit vectors that come from each SP are part of a single 2x2 quad. Four subsequent clocks send four different quads.

There are two kinds of export data that pass through the Shader Data Block unchanged. The first type is depth data that may be exported from a pixel shader for use in rendering the pixels. As for rendered colors, the four vectors that come from a single SP on a single clock are part of the same 2x2 quad. The second type is position data, which vertex shaders output to specify the (X, Y, Z, W) position of a vertex, plus optionally a sprite width, sprite height, and edge flags.

Multi-pass vertex shaders may export vectors to memory, instead of to the parameter cache. In that case, the vertex shader must specify the address at which to write the vectors. This block forwards these address exports directly to the Quad Processing block, where they select the RB that writes the vectors to memory.

For all remaining export data, the data output from the four vector units of a shader are not related to each other and may be processed by different RBs. Therefore the SX block associates groups of four exports from the same vector unit for these exports. The rotator block rotates the vectors so that the export buffer can group them by vector unit. The following section on the Export Buffer Data Format describes this in detail.

Finally, note that the Alpha Test/Compare blocks only operate on unrotated vectors. Therefore, the Rotator can be placed either before or after the Alpha Test/Compare blocks, depending on implementation constraints.

{Note: The Shader Pipe can send up to four color values per pixel. Under DX9, alpha test only applies to the primary color. We may need to support something more general for DX10.}

# 3.3 SX Quad Processing Block

The SX Quad Processing Block is illustrated in the figure below. The Detail Buffer stores quad commands from the SC until the pixel shader program produces the corresponding color data. The size of the Detail Buffer (over both SX blocks) determines the maximum number of quads that can be in flight in the SP at the same time. The Quad Control and Quad Buffer blocks are described below.

ATI Ex. 2067 IPR2023-00922 Page 397 of 448




Figure 11: SX: Quad Processing Logic

The Quad Control block allocates data in the export buffer, tells the Sequencer (SQ) how much space is available in the export buffer, and puts quad commands into the Quad Buffer. A quad command specifies a quad for one of the RBs to process, including the sample mask, the quad's position within its tile, and the location of associated data in the export buffer. The Quad Control block operates on three types of data: positions, pixels, and pass-through data.

When the Quad Control block receives position data, it stores it in a reserved portion of the export buffer. Position data consists of either one or two 128-bit words per vertex, depending on the context. In addition to the (x,y,z,w) location of the vertex, the position can include a sprite width, sprite height, and edge flags. The export buffer can store four single-size or two double-size position data results, so that the export buffer can shift out one set of positions while a second set are being computed. A vertex shader that exports position data cannot start until there is room in the export buffer.

When the Sequencer tells the Quad Control block to start a pixel export clause, the Quad Control block allocates space in the Export Buffer for one to four colors per pixel and an optional depth value, depending on the context. It also allocates a space in the Quad Buffer. The Quad Control block then computes an address in the export buffer for each export, depending on the export instruction. The Quad Control block also removes the next quad command from the Detail Buffer, modifies the sample mask based on the comparisons performed by the Shader Data block, and writes the result into the Quad Buffer, together with the location of the pixel data in the export buffer.

The Quad Control block handles clauses that export pass-through data somewhat differently. As before, it allocates space for the export data in the export buffer, but this data does not have corresponding quad commands in the Detail Buffer. Instead, the Quad Control block allocates space in the Quad Buffer and generates quad commands for the pass-through data. Each such command specifies up to four exports from a single vertex and contains a device address in place of the sample mask. The Quad Control block uses a base address context register to generate these device addresses. For vertex exports, it generates the device address by adding the base address to a special address export, which is described in the preceeding section. For all other exports, it generates the device address by incrementing from the base address.

Finally, the Quad Buffer outputs the quad commands to the four RBs. Each RB gets one quad command every four clocks from each SX block, so the Quad Buffer only needs a single read port. **(NOTE:** There are two basic ways to distribute the quad commands. First, all quad commands could be sent to all RBs, with each RB taking the ones that it owns. This requires buffering for at least 32 quad commands per RB, to avoid stalling when one RB gets two full tiles before another RB gets any. Second, the Quad Buffer could send a separate stream of quad commands to each RB. This requires tracking the next quad command for each RB. Possibly this can tie into the means of figuring out how much free space exists in the export buffer.}

# 3.4 SX Export Buffer Logic

Finally, the Export Buffer block stores all export data, except for parameters, in eight 80x128-bit buffer memories, which are organized into four buffer pairs. Each buffer stores 16 words of position data and 64 words of other exports. Across both SX blocks, this is sufficient to buffer two vectors of 64 position data (XYZW and sprite size per position) plus 16 8x8 tiles of pixels (with one RGBA color per pixel).

Four of the eight buffers may be read per clock to send results to the RB blocks or the CL block (clipper), using the multiplexers in the figure below. The data must be swizzled so that the five output multiplexers each get one 128-bit word from each of four buffers. The precise storage formats are described in the following subsection. Each output

ATI Ex. 2067 IPR2023-00922 Page 398 of 448

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE	
21 March, 2002	17 September, 2004	GEN-CXXXXX-REVA	17 of 31	

multiplexor reads from buffer pair zero to three sequentially. The four RB output multiplexers are offset so that each occupies a non-competing time slice. The Clipper (CL) output multiplexor steals a time slice from one of the RBs whenever the Clipper needs more position data. The Buffer Read Control block accepts read requests from the CL and the four RBs and schedules whether the CL or an RB gets to use each time slice.




Figure 12: SX: Export Buffer Logic

The SX keeps track of free space in the buffers by storing a bit per access unit, which it sets when it loads data and clears when the RB accesses that data. This requires 64\*2 bits per SX, since the RBs read four 128-bit words at a time and each SX has 64\*8 128-bit words for non-position exports. The RB is able to skip reading data that it doesn't need by setting a Discard bit when it sends the SX a buffer address.

{Note: at one time the export data needed to be maskable by 32-bit words, since the shader instructions could specify which of the four components to write on an export command. This feature has been removed, so that each shader always exports four 32-bit components to the SX. However, the RB may be programmed to ignore some of the components.}

# 3.5 Export Buffer Data Format

The Export Buffer stores data as vectors of four 32-bit IEEE floating point values, with one exception that is described below. The data format in the export buffer is designed to allow writing shader export data into it at full speed and to allow the four RBs to read data out without interfering with each other. The exact format depends on whether the data is a pixel shader export or a vertex/debug export.

The figure below shows how pixel export data is mapped to the four pairs of export buffer memories. Each SP outputs four 128-bit vectors in parallel on each of four sequential clocks. A single 256-bit wide export buffer memory stores vectors from the two SPs that are associated with the SX block. SX0 receives data from SP0 and SP2 (the even SPs) and SX1 receives data from SP1 and SP3 (the odd SPs). All of the export formats store the corresponding data from the two SPs in the same buffer memory. These figures mark the shaders as SPIo and Sp1, which are SP0 and SP2 for SX0 or SP1 and SP3 for SX1. A single quad can store up to 5 contiguous vectors for one to four colors, followed by an optional vector containing a depth value.




Figure 13: SX: Export Buffer Data Order

ORIGINATE DATE	EDIT DATE	R400 Render Backend Architectural	PAGE
21 March, 2002	17 September, 2004	Specification	18 of 31

{Include another figure that shows how multiple colors and depth are stored. All of the exports for a given quad are stored at sequential locations, before the exports for the next quad. For R400, depth occupies a full 128-bits per pixel, even though only one component is used. If depth is exported, it occupies the first location, followed by 1-4 color buffers.}

The figure below shows how vertex and debug exports map to the four memory buffers. Vertex and debug exports are rotated depending on the export address. Given export address N, (N mod 4) determines the rotation. This is necessary since the four vectors that a single SP outputs in parallel are not related to each other for vertex exports, unlike pixel exports where they are the four pixels of a 2x2 quad. So for vertex exports, the SX groups together four exports from a single vector unit. The figure shows that each row consists of four values with the same vector number, at different values of N mod 4. This allows the RBs to read out either SPhi or SPlo from a single row to get 512-bits of contiguous data.

255 12	8 127	0	255 128	127	0	255 128	127 0	_	255 12	28 127	0
	0 SPlo vecto 3 N mod 4 =		SPhi vector 0 N mod 4 = 2		-		SPlo vector 0 N mod 4 = 1		SPhi vector N mod 4 =	0 SPlo vec 0 N mod 4	
	1 SPlo vecto N mod 4 =		SPhi vector 1 N mod 4 = 3				SPlo vector 1 N mod 4 = 2		SPhi vector N mod 4 =		
	2 SPlo vecto 1 N mod 4 =		SPhi vector 2 N mod 4 = 0		_		SPlo vector 2 N mod 4 = 3		SPhi vector N mod 4 =	2 SPlo vec 2 N mod 4	
N mod 4 = 2	3 SPlo vecto 2 N mod 4 =		SPhi vector 3 N mod 4 = 1			N mod 4 = 0	SPlo vector 3 N mod 4 = 0		SPhi vector N mod 4 =	3 SPlo vec 3 N mod 4	

Figure 14: SX: Export Buffer Data Order

Vertex shaders that export 1-4 vectors use the above format. Vertex shaders that export 5-8 vectors use two copies of the above format, one immediately following the other. Vertex shaders that export 9-12 vectors use three copies of the above format. Therefore, each vertex shader clause requires export buffer space for 0, 4, 8, or 12 exports. {<u>Note</u>: what about unaligned exports?}

The figure below shows the three data formats used in the export buffer. Normally, each 128-bit vector represents four 32-bit IEEE floating point values, which the RB may pack to a smaller format. The components are specified in littleendian order, with X or Red in the low order position and W or Alpha in the high order position. The SP may perform multiple exports to the same export address, using the word select to write different words.

127 96	95 64	63 32	31 0
W or Alpha (32-bit IEEE)	Z or Blue (32-bit IEEE)	Y or Green (32-bit IEEE)	X or Red (32-bit IEEE)
127 96	95 64	63 32	31 0
Depth (32-bit IEEE)	unused	unused	unused
127 102 101 96	95 6 5 64	63 38 37 32	31 6 5 0
Alpha (top 26-bits Fog of 32-bit IEEE) 31:26	Blue (top 26-bits Fog of 32-bit IEEE) 25:20	Green (top 26-bits Fog of 32-bit IEEE) 19:14	

#### Figure 15: SX: Export Buffer Data Formats

The final portion of the above figure shows the format used to store an RGBA color that also includes a fog factor. The RGBA values come from the vector pipe and the fog factor comes from the scalar pipe. The SP drops the low order 6bits of the RGBA components and the low order 8-bits of the scalar result, which is the fog factor. It then packs the 24bit fog factor into the holes in the RGBA values. The RB rounds these truncated values to produce RGBA and a fog factor in its internal format.

> ATI Ex. 2067 IPR2023-00922 Page 400 of 448

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
21 March, 2002	17 September, 2004	GEN-CXXXXX-REVA	19 of 31

### 4. <u>RBT: Tile Logic Block</u>

The Tile Logic Block processes 8x8 tiles from the Scan Converter. It can start a new 8x8 tile every four clocks. It loads the Tile cache with per-tile data, including hierarchical Z/stencil data and the depth and color compression modes. It uses this data and data from the Scan Converter to decide when to kill quads and tiles that fail the hierarchical tests. It also buffers data for use by the Depth Test block and allows the Depth Test and Color Blend blocks to update the data cached in the Tile Logic block. The Tile Logic Block ensures that tile data remains in the cache until the Depth Test and Color Blend blocks are done with it, then it writes out the tile data if it was modified.

The figure below illustrates the internal structure of the Tile Logic Block. The Tile Logic Block processes 8x8 tiles in two stages. Each stage steps through the list of 8x8 tiles provided by the Scan Converter. Stage one probes the Tile data cache for each tile and issues a read if that tile's data is not in the cache and does not have a read pending. It then steps to the next 8x8 tile without waiting for the read data to come back. Stage two waits until data is available in the Tile cache for each tile. Then it computes whether the 8x8 tile can be culled and passes that result to the Rasterizer. If the tile is not culled, stage 2 also passes the tile address to the Depth Test block, so that it can read the depth data.




Figure 16: RBT: Tile Logic Block Diagram

The Tile Logic block also processes shadow depth buffer and multi-sample filter requests from the Texture Unit. Each such request to the Tile Logic consists of an 8x8 tile request that specifies which 8x8 tile of which shadow depth buffer to test or which 8x8 tile of which color buffer to filter. Shadow depth buffer and multi-sample filter requests use their own buffer memory so that they do not mix with 8x8 tile requests from the Scan Converter. They have priority for processing by the Tile Probe and Tile Cull stages.

Finally, the Tile Logic block also processes 8x8 tiles for multi-pass pixel processing. These requests come from the RB Parameter Buffer block. The Rasterizer does not send 8x8 tiles during multi-pass pixel processing, so these requests use the same queues that the Scan Converter uses. **{Note**: check whether this works.}

{NOTE: define in-flight counts and explain when they are incremented and decremented.}

### 4.1 Input Queues

The Tile Logic Block uses two physical input queues, which are each divided into two logical input queues. Each is implemented using a single port memory that operates on a four-clock cycle. In each queue, two of the four clocks are dedicated to writing data into the queues. The other two clocks are used to read data for use in one of the three Tile Logic stages. {Note: we could make them two-port memories to allow doubling the rate at which they can process 8x8 tiles. This is not necessary in the 4-pipeline system. Is it useful enough to justify the cost in the 2-pipeline system?}

The SC computes a pair of 8x8 tiles every other clock. These two 8x8 tiles are horizontally adjacent and are therefore always processed in separate pipelines. Therefore, the RB only needs to accept one 8x8 tile every other clock, at maximum. The fifo input logic gathers the dual block data, which is sent over two clocks, and selects which of the two blocks, if any, to write into the fifos. If the second block is selected, the fifo input logic also decodes the compressed dual-block format to find the second block. This requires nothing more than incrementing or decrementing the values specified for the first block.

ATI Ex. 2067 IPR2023-00922 Page 401 of 448

ORIGINATE DATE	EDIT DATE	R400 Render Backend Architectural	PAGE
21 March, 2002	17 September, 2004	Specification	20 of 31

The following lists describe the signals in the address queue and the depth queue. Each of the queues is used in two stages. The Tile Logic block reads the address queue during stages 1 and 2 and also reads the depth queue during stage 2. The Depth Test block reads the depth queue during stage 3.

Address Queue (stages 1 and 2, 24-bits):

Xaddr (10-bit): Specifies the X position of this 8x8 tile (1&2)

Yaddr (10-bit): Specifies the Y position of this 8x8 tile (1&2)

Context (3-bit): specifies which set of context parameters to use (1&2)

Covered (1-bit): specifies that the 8x8 tile is fully covered {note: may not be implemented} (2)

The address queue stores the (X, Y) address of the 8x8 tile. It also stores a 3-bit code that specifies the set of contect registers to use to process this 8x8 tile. Finally, it may also store a bit that specifies that the entire 8x8 tile is covered by a single triangle. **(Note:** this optimization probably won't be supported. It would allow the RB to skip reading the depth buffer if all depth tests pass, for example.)

Depth Queue (stages 2 and 3, 128-bits)

Zplane (88-bit): specifies the Zplane for this triangle in this 8x8 tile (2?, 3) Context (3-bit): specifies which set of context parameters to use (3) Direction (1-bit): specifies that the primitive is front or back facing (2) PminDepth (10-bit): upper 10 bits of the minimum Z computed at the primitive vertices (2) PmaxDepth (10-bit): upper 10 bits of the maximum Z computed at the primitive vertices (2) CoarseMask (16-bit): specifies the 2x2 stamps that may contain valid samples (2 & 3?)


The depth queue stores information used in the Tile Logic Block in stage 2 and in the Depth Test block in stage 3. The Zplane allows the Depth Test logic to compute a depth value per sample. **(Note:** it could also be used in stage 2 to optimize the tile kill, if this proves worthwhile). Zmin and Zmax specify the minimum and maximum Z values in the triangle, expressed as the upper 10-bits of the values in frame buffer format. Context is the same as the corresponding field in the address queue, and is repeated here to be available to stage 3. Direction distinguishes front-facing from back-facing primitives. Some operations differ depending on the triangle direction. Finally, CoarseMask provides a bit for each 2x2 quad in the 8x8 tile. If the bit is one, the corresponding quad may be required to process the tile. The Depth Test logic may use this to optimize reads for uncompressed depth and color data. **(Note:** the Tile Logic block could also use CoarseMask to optimize till killing.)

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
21 March, 2002	17 September, 2004	GEN-CXXXXX-REVA	21 of 31

## 4.2 Stage 1: Issue Tile data Read

The first stage processes the 8x8 tiles passed by the SC. This stage probes the Tile Data cache and issues a read to load the cache, if necessary. Each line in the Tile Data cache stores information for sixteen 8x8 tiles. Each tile uses a 32-bit tile data word as illustrated in the figure below.

31	12 11 8	7	6	4	3	2	0
Zrange	Smask		Zma	isk		Cmas	sk



Cmask and Zmask specify the compression format for the color and depth buffers for each 8x8 tile. Zrange is used for hierarchical depth testing. Smask stores 3-bits of hierarchical stencil information and a bit for stencil compression. The Memory Format Specification describes the color, depth and stencil compression formats. Later sections of this document describe their formats as stored in the RB caches. The Depth Blend and Color Blend blocks update their fields when they modify color and depth/stencil data in their caches.

StencilCode, TminDepth and TmaxDepth describe the range of stencil and depth values in the 8x8 tile. These are used for hierarchical culling of 8x8 tiles. The following subsections describe the details of how these fields are used. These fields need not be read if hierarchical culling is disabled. They need not be written if depth and stencil updates are disabled. The Color Blend block updates these fields when it writes an 8x8 tile to the depth buffer.

Each Tile Data cache line also has a dirty bit and sixteen Pending counts. Stage 1 increments the Pending count for each 8x8 tile that it processes. The Color Blend block decrements the Pending count as processing finishes for each 8x8 block. The Tile Data cache cannot flush a line until all of its Pending counts are zero. This ensures that the Tile Data remains in the cache until it is no longer required by the Depth Test and Color Blend blocks. Before flushing a Tile Data cache line, the 16 tiles that it describes must also be flushed, since writing them to memory can alter the values in the Tile Data cache.

{Note: Mention the quad data cache, which provides finer granularity for hierarchical tests without requiring more memory bandwidth. The values would all be the same when the Tile Data cache line is first loaded, but could be different after receiving updates from the Depth Blend logic.}

# 4.3 Stage 2: Perform Z Kill and Probe Depth Cache

The second stage reads through the queue of 8x8 tiles in parallel with stage 1, though it cannot pass stage 1. For each tile, stage 2 waits until data is available in the Tile data cache. Then it performs three actions. First, it compares the StencilCode for the 8x8 tile with the stencil operation specified on this 8x8 tile, to see if the stencil operation passes, fails, or both. Second, it compares the PminDepth or Zmax for the 8x8 tile against the Zcull limit to determine if this 8x8 tile is guaranteed to fail the depth test. As a result of these tests, it sends the Rasterizer a bit to indicate whether the whole 8x8 tile can be killed. If the 8x8 tile is not killed, it sends the tile address and coarse mask to the depth cache, so that the block can be read into the cache if it is not already present.

{**Open issue**: Is it worthwhile to use the Zplane for the tile in the Zcull test? Also, the tile logic could compute pass/kill on a 2x2 quad basis. It isn't clear that this is worthwhile.}

**{Note:** The tile logic could also perform a test to determine whether any data needs to be read from the depth buffer. The depth buffer does not need to be read if either the entire tile is covered by the Zplane and the depth test passes at all samples, or if the tile is stored Uncompressed and hierarchical Z can determine whether every sample either passes or fails. At present, this doesn't seem worth computing.}

ATI Ex. 2067 IPR2023-00922 Page 403 of 448

ORIGINATE DATE	EDIT DATE	R400 Render Backend Architectural	PAGE
21 March, 2002	17 September, 2004	Specification	22 of 31

#### 4.3.1 Stage 2a: Tile Stencil Test

The tile data contains a 4-bit Smask for each 8x8 tile that consists of a high order compression bit and a 3-bit Stencil code. The code specifies the range of stencil values in the 8x8 tile, relative to a Compare value in the range [1..254]. The stencil code is updated by the depth logic as stencil tests are performed and the stencil buffer changes. They are also modified by the hierarchical stencil logic is HierStencil is enabled. The stencil test involves a reference value, a comparison operation, three update actions, and 8-bit masks that select the bits to compare and the bits to update in the frame buffer. Hierarchical stencil testing must be disabled unless both masks are equal to 0xFF.

The following table describes the eight values for the 3-bit stencil code. The Stencil code specifies whether any stencil values in the 8x8 tile are equal to, less than, or greater than the Compare stencil value. Clear (000) is a special choice that indicates that the stencil values all have a Clear value, e.g. as the result of a fast-clear operation. When an 8x8 tile that has this code must be read from the frame buffer, the stencil cache is filled with the Clear value and the stencil code is set to Equal, Less, or Greater, depending whether Clear is =, <, or > the Compare value.

><=	Name	Description
000	Clear	Replace all stencil values with Clear value when reading the tile from memory
001	Equal	Compare value is equal to all stencil values (all equal, none less or greater)
010	Less	Compare value is less than all stencil values (all less, none equal or greater)
011	Lequal	Compare value is greater than no stencil values (some less or equal, none greater)
100	Greater	Compare value is greater than all stencil values (all greater, none less or equal)
101	Notequal	Compare value is equal to no stencil values (some less orgreater, none equal)
110	Gequal	Compare value is less than no stencil values (some less or greater, none equal)
111	Unknown	Nothing is known about how the Compare value compares to the stencil values

#### Table 1: Stencil Codes for 8x8 Tiles

The stencil test compares a Reference value to a stencil value, first ANDing both values with an 8-bit mask. The mask will be ignored here since it must equal 0xFF for hierarchical stencil testing to be enabled. The stencil code may be used to determine whether the stencil test passes, fails, or may do both over a tile of quad. This result depends on the stencil function and on whether the Reference value is equal to, less than, or greater than the compare value. Hierarchical stencil checking is most effective when the reference value equals the compare value.

The following tables show the result of the eight stencil tests for the seven stencil codes, depending on the relationship between the Reference value and the Compare value. "Pass" and "Fail" mean that all stencil comparisons in the tile pass or fail, whereas "both" means that both pass and fail results may occur in the 8x8 tile or 2x2 quad. Note that the Clear code is not listed since a tile with the Clear code was converted to either Equal, Less, or Greater.

Stencil	Stencil Function: reference stencil value OP tile stencil values, Reference==Compare							
Code	Never	Always	Less	Lequal	Equal	Gequal	Greater	Notequal
Equal	Fail	Pass	Fail	Pass	Pass	Pass	Fail	Fail
Less	Fail	Pass	Pass	Pass	Fail	Fail	Fail	Pass
Lequal	Fail	Pass	Both	Pass	Both	Both	Fail	Both
Greater	Fail	Pass	Fail	Fail	Fail	Pass	Pass	Pass
Notequal	Fail	Pass	Both	Both	Fail	Both	Both	Pass
Gequal	Fail	Pass	Fail	Both	Both	Pass	Both	Both
Unknown	Fail	Pass	Both	Both	Both	Both	Both	Both

Table 2: Stencil Function Pass/Fail for Reference==Compare

	ORIGIN	IATE DATE	EC	EDIT DATE		DOCUMENT-REV. NUM.		
	21 Ma	21 March, 2002		17 September, 2004		GEN-CXXXXX-REVA		
Stencil	Stenc	il Function:	reference st	encil value C	P tile stenci	I values, Ref	erence < Co	mpare
Code	Never	Always	Less	Lequal	Equal	Gequal	Greater	Notequal
Equal	Fail	Pass	Fail	Fail	Fail	Pass	Pass	Pass
Less	Fail	Pass	Both	Both	Both	Both	Both	Both
Lequal	Fail	Pass	Both	Both	Both	Both	Both	Both
Greater	Fail	Pass	Fail	Fail	Fail	Pass	Pass	Pass
Notequal	Fail	Pass	Both	Both	Both	Both	Both	Both
Gequal	Fail	Pass	Fail	Fail	Fail	Pass	Pass	Pass
Unknown	Fail	Pass	Both	Both	Both	Both	Both	Both

#### Table 3: Stencil Function Pass/Fail for Reference < Compare

Stencil	Stenc	Stencil Function: reference stencil value OP tile stencil values, Reference > Compare						
Code	Never	Always	Less	Lequal	Equal	Gequal	Greater	Notequal
Equal	Fail	Pass	Pass	Pass	Fail	Fail	Fail	Pass
Less	Fail	Pass	Pass	Pass	Fail	Fail	Fail	Pass
Lequal	Fail	Pass	Pass	Pass	Fail	Fail	Fail	Pass
Greater	Fail	Pass	Both	Both	Both	Both	Both	Both
Notequal	Fail	Pass	Both	Both	Both	Both	Both	Both
Gequal	Fail	Pass	Both	Both	Both	Both	Both	Both
Unknown	Fail	Pass	Both	Both	Both	Both	Both	Both

#### Table 4: Stencil Function Pass/Fail for Reference > Compare

The stencil function selected to update a stencil value depends on the result of the depth test, as well as the result of the stencil test. Therefore, the updated 3-bit stencil code cannot be computed until after performing the depth test.

#### 4.3.2 Stage 2b: Tile Depth Test

If the stencil test is guaranteed to fail, then the depth test need not be performed, since a failing stencil test prevents color and depth from being updated. If the stencil test is either guaranteed to pass or may either pass or fail, then the hierarchical depth test must be performed if HierDepth is enabled.

The tile data contains a 20-bit Zrange value for each 8x8 tile that decodes to two 14-bit depth values that are called TminDepth and TmaxDepth. Each is specified as a 0.14 fixed point value, with TminDepth implicitly zero extended to increase its precision and TmaxDepth implicitly extended with ones to increase its precision. Therefore the range of depth values represented is the half-open interval [TminDepth .. TmaxDepth+2^-14). Depth values are clamped to the half-open interval [0..1) for purposes of depth testing.

The depth test compares a depth value from the triangle against the depth value at each sample point. The SC sends RB two depth values, called PminDepth and PmaxDepth, which are the upper 10 bits of the smallest and largest vertex depth values for the primitive being rendered. The following table shows whether the depth test passes, fails, or may both pass and fail on the samples within the 8x8 tile. If all depth tests fail, the 8x8 tile can be killed. If all depth tests pass, then the RB does not need to perform depth comparisons for the 2x2 quads in this 8x8 tile.

ATI Ex. 2067 IPR2023-00922 Page 405 of 448

	ORIGINATE DATE		EDIT DATE		R400 Render Backend Architectural Specification			PAGE
	21 March, 2002		17 September, 2004					24 of 31
Depth		Depth	Function:	primitive de	pth values O	P tile depth v	/alues	
Comparison	Never	Always	Less	Lequal	Equal	Gequal	Greater	Notequal
Pmax < Tmin	Fail	Pass	Pass	Pass	Fail	Fail	Fail	Pass
	Tmin:Tmax	Pmin: Tmax	Pmin: Tmax	Pmin: Tmax	Tmin:Tmax	Tmin: Tmax	Tmin:Tmax	Pmin: Tmax
$Pmax \ge Tmin$	Fail	Pass	Both	Both	Both	Both	Both	Both
Pmin < Tmin	Tmin:Tmax	Pmin: Tmax	Pmin: Tmax	Pmin: Tmax	Tmin:Tmax	Tmin: Tmax	Tmin:Tmax	Pmin: Tmax
Pmax ≤ Tmax								
Pmin < Tmin	Fail	Pass	Both	Both	Both	Both	Both	Both
Pmax > Tmax	Tmin:Tmax	Pmin:Pmax	Pmin: Tmax	Pmin: Tmax	Tmin:Tmax	Tmin:Pmax	Tmin:Pmax	Pmin:Pmax
Pmin > Tmin	Fail	Pass	Both	Both	Both	Both	Both	Both
Pmax < Tmax	Tmin:Tmax	Tmin: Tmax	Tmin:Tmax	Tmin: Tmax	Tmin:Tmax	Tmin: Tmax	Tmin:Tmax	Tmin:Tmax
Pmin ≤ Tmax	Fail	Pass	Both	Both	Both	Both	Both	Both
Pmin > Tmin	Tmin:Tmax	<i>Tmin</i> :Pmax	Tmin:Tmax	Tmin: Tmax	Tmin:Tmax	Tmin:Pmax	<i>Tmin</i> :Pmax	Tmin:Pmax
Pmax > Tmax								
Pmin > Tmax	Fail	Pass	Fail	Fail	Fail	Pass	Pass	Pass
	Tmin:Tmax	<i>Tmin</i> :Pmax	Tmin:Tmax	Tmin: Tmax	Tmin: Tmax	<i>Tmin</i> :Pmax	<i>Tmin</i> :Pmax	<i>Tmin</i> :Pmax

#### Table 5: Depth Test Pass/Fail and Tmin/Tmax Update

TminDepth and TmaxDepth may need to be updated as a result of the depth test. If the depth test does not fail and depth updates are enabled, then either TminDepth must be set to min(TminDepth,PminDepth) or TmaxDepth must be set to max(TmaxDepth,PmaxDepth), or both, depending on the comparison mode. The table above shows when to replace TminDepth and TmaxDepth with PminDepth and PmaxDepth. This over-estimates the effect of the depth test on the 8x8 tile, but is guaranteed not to kill an 8x8 tile that might pass the depth test. It also allows changes in the depth comparison mode without flushing the pipe. Accurate values for TminDepth and TmaxDepth are computed by the RB Write block, when the 8x8 depth tile is written to memory.

More accurate values for TminDepth and TmaxDepth would result if the RB waits until performing the per-quad depth test to update TminDepth and TmaxDepth with min(TminDepth,QminDepth) and max(ZaxTile,QmaxDepth). This method does not generate false kills, provided that the shader pipe is flushed when the depth comparison function changes. But it also does not improve the number of kills that can be generated

#### 4.3.3 Stage 2c: Tile Stencil Update

Finally, the stencil value is modified using one of three stencil operations, depending whether the stencil test fails (Sfail), the stencil test passes and the depth test fails (Zfail) or both pass (Zpass). The following equations determine which of the three operations may apply within the tile or quad:

May\_Sfail = stencil\_fail | stencil\_both May\_Zfail = (stencil\_pass | stencil\_both) & (depth\_fail | depth\_both) May\_Zpass = (stencil\_pass | stencil\_both) & (depth\_pass | depth\_both)

The following table shows how to modify the stencil code for the 8x8 tile, based on applying a single stencil op. Italics indicate cases where the stencil code and stencil values are nnot modified. If the stencil needs to be modified, then the stencil data must be loaded into the depth cache. If the stencil does not need to be modified, then the stencil data does not need to be loaded. Note that Compare is in the range [1..254], so it is never equal to either 0 or 255. Also note that the Invert stencil operation depends on whether the high order bit of Compare is 1 or 0.

ATI Ex. 2067 IPR2023-00922 Page 406 of 448

		INATE DATE 1arch, 2002		EDIT DATE 17 September, 2004		_	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA		PAGE 25 of 31
Stencil			5	Stencil Ope	ration for	Sfail, Zfail,	or Zpass		·
Code	Keep	Zero	Replace	Incr	Decr	Incr	Decr	Invert	Invert
				Clamp	Clamp	Wrap	Wrap	cmp<7>==1	cmp<7>==0
Equal	Equal	Less	Equal	Greater	Less	Greater	Less	Less	Greater
Less	Less	Less	Equal	Lequal	Less	Unknown	Unknown	Unknown	Greater
Lequal	Lequal	Less	Equal	Unknown	Less	Unknown	Unknown	Unknown	Greater
Greater	Greater	Less	Equal	Greater	Gequal	Unknown	Unknown	Less	Unknown
Notequal	Notequal	Less	Equal	Unknown	Unknown	Unknown	Unknown	Unknown	Unknown
Gequal	Gequal	Less	Equal	Greater	Unknown	Unknown	Unknown	Less	Unknown
Unknown	Unknown	Less	Equal	Unknown	Unknown	Unknown	Unknown	Unknown	Unknown

#### Table 6: Stencil Op Results for 8x8 Tiles

If a single one of May\_Sfail, May\_Zfail, and May\_Zpass is true, apply the corresponding stencil op and update the 3-bit stencil code according to the table above. If more than one of May\_Sfail, May\_Zfail, and May\_Zpass is true, compute an updated stencil code for each valid case, then OR the results together. For example, if May\_Zfail and May\_Zpass are both true, and the stencil op for one produces Equal and the stencil op for the other produces Greater, then the result would be Gequal, since resulting stencil values may be either equal to or greater than the compare value.



# 5. RBD: Depth Test Block


The Depth Logic processes 2x2 stamps within an 8x8 tile. In the normal mode of operation, the Zplane for the 2x2 stamps comes from slope that is stored in the 8x8 tile. The Depth Logic tests each 2x2 against the Zmin/Zmax to see if depth comparisons even need to be performed. It also updates Zmin and Zmax based on the samples that pass each 2x2 Z test. The second stage also issues depth and color reads for any blocks that pass the Zcull test and are not currently in the depth and color caches. For uncompressed 8x8 tiles, this stage only reads the 2x2 stamps specified by the Coarse field. This field specifies the 2x2 blocks that the SC determines might contain a valid sample. This allows the RB and the RS to process only the potentially useful portions of the 8x8 tile. For compressed tiles it is usually necessary to read or write the entire tile. A register will allow a threshold for the amount of compression that must be possible before the RB writes out tiles in a compressed format.

{open issue: R300 does w buffering: why & do we need it? If so, the shader could compute it. Define a 24-bit floating depth format.}

There is a shader mode that computes a Z value for each pixel. In that case, four Z values come from the shader pipe. They can be treated as individual Z values that each apply to all samples of their pixel. Alternately, the Depth Logic can produce a Zplane from the four Z values. This allows individual samples to have separate Z values that approximate the shape determined by the the Z values computed at the center of each pixel.

Perform stencil test on 2x2 stamp, if necessary Perform Zpass test on 2x2 stamp Perform depth comparison on 2x2 stamp, if necessary Update Zmin and Zmax for 8x8 tile, if necessary Update 8x8 tile depths, if necessary Pass sample update and empty masks to the Color Logic

Z values are also specified per-pixel for shadow buffer tests. The Depth Logic converts the four Z values into a Zplane that it uses to test the samples within the 8x8.





# 5.1 Input FIFOs

The Depth Logic Block uses two input fifos. Each is implemented using a single port memory that operates on a fourclock cycle. In each of these fifos, two of the four clocks are dedicated to writing data from either this pipeline's Rasterizer (RS) or from the Texture Unit (TU). The other two clocks are used to read data for use in one of the three Tile Logic stages.

The RS receives 8x8 tiles from the SC and culls them in two ways. It culls out tiles that are guaranteed to fail the Z test. This test is actually performed in the RB, which passes Zcull pass/fail bits back to the RS. The RS also culls out tiles that have no valid samples. {The RS needs to produce a valid tile every four clocks; I assume here that it can pass a tile to

> ATI Ex. 2067 IPR2023-00922 Page 408 of 448

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
21 March, 2002	17 September, 2004	GEN-CXXXXX-REVA	27 of 31

the RB every two clocks. There is a straightforward solution if the RS needs to pass RB a tile on every clock.} The following list describes the fifo that is written by the RS.

Stamp Queue (stages 2 and 3, written by RS)

16-bit Stamp mask: specifies the 2x2 stamps that will be processed by the shader pipeline 1-bit Covered: specifies whether the entire 8x8 tile is covered by this triangle **{is this needed?}** 7-bit {or less} Index: specifies the corresponding entry in the Zplane and Tile data queues

{Note: the above is replaced by a queue of individual 2x2 stamps. Each has an Index, the address of the 2x2 stamp within the 8x8 block, and a 32-bit mask of the covered samples in this 2x2 stamp.}

There is also a fifo that is written by the Texture Unit (TU). The TU sends a single bus to all four RBs, which can write each of them on one clock out of four. This leaves three clocks for the RB to read from the queue.

Ztexture Queue (stages 1, 2 and 3, written by TU):
20-bit Address: specifies XY position of the 8x8 tile
3-bit Context: specifies which set of context parameters to use
96-bit Zdata: Either four 24-bit Z values or a 56-bit Zplane, 16-bit stamp mask
16-bit Stamp mask: one bit per 2x2 stamp specifies whether it needs to be processed

**{Open issue**: When the shader pipe computes per-pixel Z values, how should we pass them to the RB? Under this scheme, when the shader computes per-pixel Z values, they are passed to the TU. The TU either passes these four values to the RB or changes them to

# 5.2 Stage 3: Depth/Stencil Tests

The third stage of the RB performs depth and stencil tests on 2x2 stamps. The RB determines the stamps to process based on 8x8 tile commands from the Rasterizer. The rasterizer only sends 8x8 tiles that contain at least one valid sample and that pass the Zcull test. Each such command contains a pointer to Zplane data that was passed by the SC. Each 2x2 operation stalls until

{Talk about per-pixel depth values. In this case, the stage stalls until depth data is available from the shader pipe, via a second fifo. Also talk about shadow buffer tests.}

### 6. RBC: Color Blend Block

The Color Logic inputs a 2x2 stamp of color data from the shader pipe. It also inputs a mask of the samples in that stamp that pass the depth test from the Depth Logic. The Color Logic performs fog blending and alpha blending on the dest colors.




Figure 19: RBC: Color Blend Block Diagram

ORIGINATE DATE	EDIT DATE	R400 Render Backend Architectural	PAGE
21 March, 2002	17 September, 2004	Specification	28 of 31

The Color Logic also supports filtering anti-aliased pixels. This occurs on requests from the Texture Unit.

Finally, the Color Logic supports two bypass modes. These output 2x2 stamps into a list of 512-bit entries, for use in multi-pass rendering. This is described in the following section.

Output four 32-bit floats per pixel in vertex or shader bypass modes, Else: Compress 32-bit floats to 20-bit floats for RB processing Output four 20-bit floats per pixel if RB bypass threshold met, Else: Read 2x2 stamp from Color cache, if necessary Perform fog and alpha blend multiplies, if necessary Convert 20-bit floats to frame buffer pixel format Perform rasterop, if necessary, and write result to the Color cache

### 6.1 Input FIFOs

The Color Logic Block uses three input fifos. The first is the fifo of 8x8 tile data from the Rasterizer, described above. The second fifo buffers results from the Depth Logic Block. The third fifo buffers pixels that are computed by the shader pipe.

{List the data passed from the Depth Logic. This includes a Pass bit per sample (this sample passed the depth test) and an Empty bit per sample (no depth value is stored for this sample). The Color Logic must drop the color at a sample if the Depth Logic has dropped the depth value for a sample and therefore cannot determine if it would pass the depth test. This avoids multi-pass bugs due to dropping samples.

{Talk about filtering multi-sampled pixels and passing them to the texture unit.}

### 6.2 Stage 4: Color Processing

{}

### 6.3 Fragment Processing

The first step in processing a quad in the RB Color Blend block involves determining what fragment operations to perform. A fragment is a color together with a mask that specifies which samples it is visible at within a pixel. With single-sample pixels, there is exactly one fragment per pixel, so each pixel is either processed or not, depending on whether the source pixel is valid. With multi-sample pixels, the process is more complex, since the destination pixel can contain multiple fragments and the source pixel may overlap one or more of them.

`The first step for fragment processing is to determine how the source pixel's sample mask intersects the sample mask of each fragment in the pixel. The following list defines the alternatives, where Ms and Md are the source pixel's sample mask and the sample mask of a particular fragment of the dest pixel.

Empty	$Ms \cap Md = \phi$	The two masks do not intersect
Cover	$Ms \supseteq Md$	The dest mask is covered by the source mask
Overlap	$Md \neq Md - Ms \neq \phi$	The source mask covers part of the dest mask

#### Table 7: Fragment Intersection Types

The next step determines what blend operations to perform. There are two different sets of rules for fragment processing, depending on whether the blend operation is write-only or read-write. A write-only operation depends only on the source color at each sample, whereas a read-write operation produces a result that depends on both the source color and the dest color at each sample.

The lists below specify the write-only and read-write operations to perform on each fragment. In the write-only case, the operation produces one new fragment and removes zero or more existing fragments. In the read-write case, the

ATI Ex. 2067 IPR2023-00922 Page 410 of 448

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE	
21 March, 2002	17 September, 2004	GEN-CXXXXX-REVA	29 of 31	ĺ

operation does not remove any fragments and can potentially double the number of fragments, up to the total number of samples per pixel. The fragment processing logic updates the fragment data and passes the specified blend operations to the alpha blender.

Empty Cover Overlap (also)	Ignore this dest fragment Delete this dest fragment Replace the dest fragment mask with Md – Ms Create a fragment with mask Ms, blended using the source color
	Table 8: Fragment Rules for Write-Only Blending
Empty Cover Overlap	Ignore this dest fragment Blend the source color into the dest color at this fragment Replace the dest fragment mask with Md – Ms and create a new fragment with mask Ms – Md by blending the source and dest colors <b>Table 9: Fragment Rules for Read- Write Blending</b>

There is one additional complication involved in allocating fragments. The blend logic uses two clocks to compute the four pixels of a quad, so it actually computes two pixels in parallel. This implies that fragment allocation must occur for pairs of pixels instead of for single pixels. When creating a new fragment for a pair of pixels, the fragment logic must distinguish three cases, based on the sample masks Md0 and Md1 for the pair of pixels being written

Both	Md0 $\neq \phi$	& Md1 ≠	Allocate this pair of pixels to an empty fragment-pair
Left pixel.	$\textbf{Md0} \neq \varphi$	& Md1 = ∲	Search for a fragment-pair that has an empty mask for the lefthand
			nd, modify the lefthand pixel and leave the righthand pixel unchanged. allocate this pair of pixels to an empty fragment-pair.
Right pixel.	Md0 = $\phi$	& Md1 $\neq \phi$	Search for a fragment-pair that has an empty mask for the righthand
			nd, modify the righthand pixel and leave the lefthand pixel unchanged. allocate this pair of pixels to an empty fragment-pair.

If the above steps are not performed, it is possible for a tile with S samples per pixel to contain up to 2S fragments, since some pixel-pair could have up to S fragments that touch a sample of the lefthand pixel but leave the righthand pixel empty, followed by another S fragments that touch a sample of the righthand pixel but leave the lefthand pixel empty. There is only room in the cache and in memory for up to S samples, so the algorithm must prevent this case from occurring.

# 7. RC: Read Data Block

### 8. RBW: Write Data Block

### 9. External Interfaces

Name	Direction	Bits	Description
RTRn	$MC \rightarrow RB$	1	Ready to receive a new RB data request
DataSelect	$RB \rightarrow MC$	8	Specifies a 256-bit entry or specifies that this request should be ignored

Table 10: RB DataRequest Interface



{}

# 9.1 Scan Converter Interface

#### {}

96-bit Zplane 16-bit Coarse and Covered masks 10-bit Zmin, Zmax 10-bit Xtile, Ytile 3-bit Context 1-bit Background (saves comparing Zplane to background) 1-bit Direction (front or back facing

### 9.2 Rasterizer Interface

{}

16-bit Coarse and Covered masks to the RE for HiZ elimination 16-bit Coarse and Covered masks from the RE 32-bit sample mask from the RE

### 9.3 Texture Unit Interface

{}

9.4 Shader Pipe Interface

{}

### 9.5 Memory Controller Interface

{}

# 10. Register Interface

The RB supports multiple contexts so that the CP can issue commands that use a different context without first flushing the pipe. The context is identified by a 3-bit index that is associated with each 8x8 tile issued to the RB by the Scan Converter (SC), {How many contexts?} {I assume here that the RB uses a single sub-context. The RB context could be split into multiple pieces if that is necessary, but this must be defined before the RB interfaces, since that would require multiple context indices to be associated with each tile.}

# 10.1 Surface Descriptors

There are {16 to 32} surface descriptor registers, which are similar to the base address registers in the Memory Hub. These registers store all of the surfaces in use by all of the active contexts. Context-dependent registers store indices into the surface descriptor array. Each surface in the array must be different, so that when multiple contexts use the same surface, they all use the same index. This allows the RB to keep its cache coherent by tagging each cache line with the index and an (x,y) position.

{Describe the surface descriptors, which include the following fields.} base address pixel size and format endian control: no swap, word swap, dword swap {there is a fourth one}

> ATI Ex. 2067 IPR2023-00922 Page 412 of 448



dimensionality width

height low order Z bits if this is a 2D slice from a 3D array. Address format: tiled in local memory, tiled in system memory, or linear in system memory. Samples per pixel (1, 4, or 8) number of bytes an 8x8 tile occupies in memory

{Is the color format an itemized list, or a more generic description of component sizes and positions, within certain limits? I prefer the latter.}

# 10.2 Depth Test Registers


Enable HiZ (possibly both 8x8 and 2x2) Enable HiS (possibly both 8x8 and 2x2) Enable shadow buffering Enable per-pixel depth from the shader pipe Stencil reference, base, and background values Depth background value Depth and control fields from OpenGL {Do we need to select round or truncate for producing FB depth values?} Depth {and maybe stencil} surface indices MC address queue for each depth/stencil surface {Should we support a second depth buffer?}

## 10.3 Color Blend Registers

Alpha test threshold Alpha test control fields Blend constant register Fog factor enable (uses the blend constant) Plane mask (pattern should repeat on pixel size, for good performance enable/disable whole bytes) Enable multiple color buffers Four color surface indices Dither mode: truncate (add 0), round (add 0.5), dither {error diffusion?} Dither offsets? Rop mode {do we have to directly support Rop3?} MC address queue for each color surface Enable tile filtering

# 10.4 Other Registers

Stipple pattern {?} Multisample mode Vertex buffer index {more than one?} and mode Something about cache format, flushing, etc.? Status bits (clean caches, RB idle, etc.) Compression mode enables: force writes to be uncompressed or to not use certain modes Enables for various optimizations (to let us turn them off) Performance counters



ATI Ex. 2067 IPR2023-00922 Page 414 of 448

Aî	ORIGINATE DATE 26 December, 2001	EDIT DATE [date \@ "d MMMM,	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 1 of 34
Author: Vic Ro		louio (gi a minini,	SER ON WORKER IN	
Issue To:		Copy No:		
	SQ Ha	ardware Spec v 0.1	ification	
Overview: Del	tails of r400 sequencer (SQ):	block diagrams, interface tir	ning diagrams, implementation.	
Document L	anet Search Title : Go to	ment2 o "File -> Properties -> Sumr APPROVALS		
	Name/Dept		Signature/Date	
Remarks:				
	TAL TO THE INTEREST		ION THAT COULD BE SUBSTA IS INC. THROUGH UNAUTHOR	
work created i unpublished we proprietary info	n 2000. The use of this cop ork. The copyright notice is n	wright notice is intended to ot an admission that publicat ATI. No part of this docume	rial in this document constitutes an provide notice that ATI owns a cop ion has occurred. This work contains nt may be used, reproduced, or trans plogies Inc."	yright in this confidential



### Table Of Contents

1. INTRODUCTION	
1.1 TOP LEVEL FLOW	
1.2 SQ BLOCK DIAGRAM	
2. GPR ACCESS SYNCHRONIZATION	
3. VERTEX INPUT CONTROL	
3.1 VERTEX FIFO	
3.2 VERTEX INPUT STATE MACHINE	
4. PIXEL INPUT CONTROL	
4.1 POINTER BUFFER WRITE CONTROL	
4.2 POINTER BUFFER	
4.3 POINTER READ CONTROL 4.4 PIXEL INPUT STATE MACHINE	
5. AUTO COUNTS	
6. GPR ALLOCATION	
6.1 DYNAMIC ALLOCATION.	
6.1.1 Dynamic Allocation Algorithm	
6.2 ALLOC STATE MACHINE	
7. INPUT ARBITRATION	
8. VERTEX AND PIXEL SHADER SEQUENCERS	
8.1 RESERVATION STATION FIFOS	24
8.1.1 Vertex RS FIFOs	
8.1.2 Pixel RS FIFOs.	
9. CLAUSE ARBITRATION	
9.1 TEXTURE CLAUSE ARBITER	
9.2 ALU CLAUSE ARBITER	
10. CONTROL FLOW SEQUENCERS	
10.1 CONTROL INSTRUCTION FETCH	
10.2 CONTROL INSTRUCTION DECODE	
10.3 CONTROL EXECUTION UNIT 10.3.1 Target Instruction Fetch.	
10.3.1 Target Instruction Fetch. 10.3.2 Target Instruction Decode	
10.3.3 Texture Instruction Decode	
10.3.4 ALU Instruction Decode	
11. TARGET INSTRUCTION QUEUES	
12. TEXTURE INSTRUCTION SEQUENCER	
and the second	
13. ALU INSTRUCTION SEQUENCER.	
14. REGISTER BUS INTERFACE	
14.1 LOCAL REGISTERS	
14.2 CONTROL FLOW CONSTANT STORE	
14.3 INSTRUCTION STORE 14.4 TENTURE CONSTANT STORE	
17.7 TEXTORE QUISTING OTHER INTERNET INTERNET	

	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	26 December, 2001	[date \@ "d MMMM,	GEN-CXXXXX-REVA	3 of 3
14.5 ALU	CONSTANT STORE			
14.6 REMA	PPING TABLES			
14.6.1 1	Implementation			3



**Revision Changes:** 

Rev 0.0 (Your Name) Date: January 1, 2000 Initial revision.



# 1. Introduction

The shader system processes groups - known as vectors or threads - of vertices and pixels. The SQ receives vertex info from the VGT and pixel info from the SC, and controls their flow through the shader pipe.

The following list describes this flow of vertex and pixel vectors through the SQ and also touches on the high level the functions of various modules contained in the SQ.

# 1.1 Top Level Flow

- The VGT sends vertex data (indices) to the SQ; the SQ buffers them, and after receiving a vectors worth, transfers them to the SP
  - the SQ's Vertex Input Contol module distributes the vertices to the 4 SPs by reading from the Vertex FIFO and writing to the SP's vertex staging registers (VSRs)
- 2. The SC sends pixel data to the SP and parameter data to the SQ
  - · quads of ij data are sent directly to the SP interpolators (SPIs) from the SC
  - · pointers to the parameter data associated with the ij's are sent from the SC to the SQ
  - the SQ's Pixel Input Control module coordinates the pixel interpolation by reading the parameters from the SX's parameter cache and ij data from the SPI's ij buffers and writing the result into the GPRs
- 3. The SQ writes vertex and pixel vectors into the SP GPRs
  - the SQ's Input Arbiter module arbitrates between pixel and vertex vectors since they both share the same write port into the GPRs
  - the SQ's GPR Alloc module must also allocate space for a vector in the GPRs before it's loaded
- The Input Controller that successfully writes its vector to the GPRs then sends a control packet for the vector to the associated Thread Buffer module (a.k.a. Reservation Station)
  - · the control packet contains the context ID and a GPR base pointer (along with other control info)
  - · one control packet exists for each vector being processed by the shader pipes
- 5. The Vertex Thread Buffer can hold 16 vertex threads and the Pixel Thread Buffer can hold 64 pixel threads
  - the term thread really refers to both the vector's actual data, which is in the shader pipe, and the vector's control packet, which is in the SQ
  - so thread and vector generally mean the same thing, while the term control packet is pretty much limited to the chunk of info sent to the thread buffers by the input controllers
- 6. Threads enter and exit the thread buffer in a FIFO-like manner
  - · a thread may be selected to run several times before it is actually removed from the buffer
- 7. Threads are picked for execution by the Thread Arbiter module
  - · threads have an associated status that, in addition to the age of the thread, determine it's priority
- In addition to the two types of threads, vertex and pixel, there are two important sub-types: texture and ALU; the thread arbiters work with these thread sub-types
  - so there is a Texture Thread Arbiter that looks at all the texture threads in both the Vertex and Pixel thread buffers, and an ALU Thread Arbiter that looks at all the ALU threads in both reservation stations
  - note that a shader program is being run on the threads, and that the shader program has both texture and alu
    instructions, so the thread sub-type is really a status bit that changes dynmically with the execution of the
    shader program
- 9. after picking a thread, the thread arbiter sends the thread's control info to the associated Control Flow Sequencer
  - the texture thread arbiter sends the chosen control packet to the texture control flow sequencer, and the alu
    thread arbiter send its chosen thread's control packet to the ALU control flow sequencer
  - from here on down, the processing of texture instructions is separated from the processing of alu instructions; they each have their own instruction pipe that starts with a control flow sequencer


ATI Ex. 2067 IPR2023-00922 Page 419 of 448



26 December, 2001	[date \@ "d MMMM,	SQ Hardware Specification	6 of 34	
ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE	

- also note that there are two ALU instruction pipes (per SIMD) in order to achieve on overall instruction rate of
  one every 4 cycles (it takes 8 cycles to execute an alu instruction so each AIS issues an instruction every 8
  cycles, but the two AISs are offset by 4 clocks, so the final rate becomes one instruction every 4 clocks)
- 10. the control flow sequencer module (CFS) executes control flow instructions
  - part of the control packet is an instruction store address; the CFS uses it to fetch control flow instructions
  - the CFS also breaks the thread execution up into clauses
  - a clause is a sequence of identical instruction types either texture or alu
  - · a clause boundary is identified by the CFS when the instruction type changes
  - when it hits a clause boundary, the CFS is finished with this thread and it updates the thread's status in the reservation station (the thread is done when the last instruction of the shader is detected)
- the CFS then passes a count of how many instructions there are in the clause and a starting instruction store pointer to the Instruction Fetch module
- the instruction fethcer basically uses the starting pointer and fetches the given number of instructions, passing them to the Instruction Queue
- 13. the Instruction Queue hold the instructions on their way to the Instruction Sequencer
- 14. the Instruction Sequencer then drives its instruction interfaces
- 15. the texture instruction sequencer sends texture instructions to the Texture Pipe (the SQ also provides the read GPR address of the texture coordinates to the SP for texture instructions), and the ALU instruction sequencer sends ALU instructions to the SP (some control info also goes to the SX for ALU export instructions)
- 16. after all the instructions of a clause have been issued, the Instruction sequencer will update the status of the thread in the reservation station
  - a flag indicating the end of the shader program is also passed dowm with the control packet; the Instruction Sequencer uses this flag to tell the thread buffer that a thread is done
- 17. when the thread buffer sees that the last instruction of a thread has completed, the GPRs are deallocated, the thread is removed from the buffer, and the SQ's role in processing the vector is complete

### 1.2 SQ Block Diagram



Sequencer Top Level Block Diagram

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
26 December, 2001	[date \@ "d MMMM,	SQ Hardware Specification	8 of 34

# 2. GPR Access Synchronization

The Sequencer reads and writes the Shader Pipe GPRs. Vertex and pixel input data, texture fetch data, and SP ALU results are all sources of writes, and ALU operands and texture fetch addresses are the possible results of reads.

To manage the different write sources and read destinations, access to the GPRs is divided into four phases. The SQ uses a two bit GPR phase count to synchronize the different controllers that perform the above read and write accesses. The SQ also sends the GPR phase to the SP for use as a GPR write data mux select, and to the TPC so it knows the correct cycle to send fetch return data.

The following table summarizes the type of write and read accesses associated with the GPR phase. There is a fixed relationship between the operand read accesses and the result write accesses based on the timing of ALU instruction execution (i.e. the number of cycles it takes from reading the operands from the GPRs to writing the results back to the GPRs – see SQ SP GPR timing diagram).


GPR phase	write cycle	read cycle
0	input data (ID)	source B
1	fetch data (FD)	source C
2	vector result (PV)	fetch address (FA)
3	scalar result (PS)	source A

# 3. Vertex Input Control

The Vertex Input Control logic consists mainly of the Vertex FIFO and the Vertex Input State Machine. Vertex data from the VGT is first loaded into the Vertex FIFO. It is then read from the FIFO and sent to the SP Vertex Staging Registers. From the VSRs the data is loaded into the GPRs by the Vertex Input State Machine (see figure).

# 3.1 Vertex FIFO

The Vertex FIFO is basically a skid buffer for the VGT to SQ vertex data interface. The VGT transfers one vertex index per cycle to the SQ.




#### Vertex Input

### 3.2 Vertex Input State Machine

The following lists the functionality of the Vertex Input State Machine (VISM):

- · reads 96 bits of vertex data per cycle from the FIFO
  - · only the least significant 32 bits are used to represent a vertex index
  - HOS data can use 3 32-bit words or, when the double flag is asserted, 6 32-bit words
- sends them to the correct SP staging registers (VSR0 and 1)
  - all 64 verts (or groups of HOS data) are transferred into the individual SP staging buffers before actually being loaded into the GPRs
  - if the vertex vector is less than 64 in length, the SQ will only transfer the valid number of verts and set the valid bits appropriately
  - each SP has staging buffers organized as 4 8x100 rams (8 locations needed in double mode)
  - the assumption is that the verts will come in order from the VGT and the SQ will route them to the correct SP (i.e. verts {0..3} to SP0, {4..7} to SP1, {8..11} to SP2, {12..15} to SP3, {16..19} to SP0, etc.)
  - · the SQ broadcasts the data to all the SPs and sends a separate valid bit to each SP
  - the SP must keep a counter and/or a small state machine to control the staging buffer ram write address and write enable (also must control read address and read enable when receiving a read request – see below)
- once the entire vector of verts has been sent to the staging buffers, the VISM requests GPR storage and a write slot
  - the write request goes to the Input Arbiter (IA) and the space requirement goes to GPR Allocater (RA)
  - the space requirement is in the VS\_NUM\_REG field of the SQ\_PRGM\_CNT\_SHADING local register
  - the IA asserts a grant signal both to the RA, to allow the allocation to occur, and to the VISM, to allow it to
    proceed (note that the grant to the VISM is properly sync'd to the GPR phase counter)
  - the gpr base pointer is returned from the RA to the VISM where it is stored in a register/counter (it will be used as the source of the gpr write address)
- when granted, the VISM will transfer the vertex vector into GPRs
  - the VISM will drive the GPR write address (using the base it received from the RA) and the GPR write enables (which are all asserted)
  - the number of cycles required for the load can be 4 for single VSR, 8 for double VSR or single VSR plus auto count, or 12 for double VSR plus auto count
  - VSR 0 goes into GPR base, VSR 1 (if enabled) goes into base + 1, and count (if enabled) goes into base + 2
- finally the VISM loads a vertex control packet into the Vertex Shader Sequencer's first reservation station FIFO
  - · the state info, valid bits, and GPR base are loaded into the RS FIFO on the last cycle of the gpr load

ATI Ex. 2067 IPR2023-00922 Page 423 of 448




# 4. Pixel Input Control

The SC sends ij data directly to the four SPs, while it sends control info (parameter cache pointers, etc.) to the SQ. The SQ uses the pointers to read the SX parameter cache, with the resulting parameter data being routed into the SP interpolators. The SQ must also initiate the transfer of ij data from the SP ij buffers to the interpolators. The interpolators then use the ij data and the per-vertex parameters to create the per-pixel data that is loaded into the SP GPRs (see figure).

ATI Ex. 2067 IPR2023-00922 Page 424 of 448

Aľ	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	26 December, 2001	[date \@ "d MMMM,	GEN-CXXXXX-REVA	11 of

The Pixel Input Contol logic consists primarily of the Pointer Buffer (PB), the PB write logic (PWC), the Pointer Read State Machine (PRSM), and the Pixel Input State Machine (PISM). Note that the pointer read and the pixel input are separate state machines because they need to overlap due to interpolation latency.



#### **Pixel Input**

The following describes the pixel input control logic:

- 16 quads of ij data are sent to the 4 SPs (4 quads to each SP) for one vector of pixels; the corresponding
  parameter cache pointers are sent to the SQ (along with other control info such as the context)
- I quad of ij data (128 bits) can be sent to each SP over two cycles
  - · a write mask is associated with each quad, so from 0 to 4 quads can be sent (to all SPs) per 2-cycle transfer
  - the control info is sent to the SQ at the same rate as the ij data is sent to the SPs (so the SQ can receive from 0 to 4 quads worth of control info over two cycles)
  - all guads sent to different SPs during one 2-cycle transfer must be from the same primitive

ATI Ex. 2067 IPR2023-00922 Page 425 of 448

A	

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
26 December, 2001	[date \@ "d MMMM,	SQ Hardware Specification	12 of 34

- each SP has an input buffer for storing the 4 quads of ij data; the SQ has 4 similar buffers for storing the corresponding 16 quads worth of parameter cache pointers
  - · actually these are ping-pong buffers, so the total storage is 8 quads/SP; 32 pointers in the SQ
  - considering the 4 SPs all together, the 16 quads form a 4x4 2d array, with the rows going across the SPs and the columns within a SP – the pointer buffer in the SQ mirrors this structure
  - the SP buffers are written independently it is up to the SC to route valid quads to the correct SP (so that they
    fill the 2d array sequntially from column 0 to column 3 and from row 0 to row 3)
  - this packing allows quads from different primitives to be on the same row (this also means that a 2-cycle write from the SC may go to adjacent rows of the buffer)
  - · all control info other than pointers (state, valid bits, etc.) is stored in a separate ping-pong buffer
- · the pointer and ij buffer control algorithm is basically:
  - · write the locations of the active ping-pong side sequentially (based on the write enables sent with the data)
  - read the rows in order from 0 to 3, possibly multiple times (while any incoming writes go to the other side of the buffer)
  - swap sides of the ping-pong buffer when done reading

Because a row can contain quads from different primitives, multiple 4-cycle read passes may be required to send the ij data to the interpolators (since quads from different prims use different parameters). Also when there is more than one parameter to be interpolated, the same series of passes is made for each parameter.

If any special parameter 0 data (xy, gen\_st, faceness) is associated with this pixel vector, it is transferred to the GPRs before the interpolated data. If xy is enabled, only one 4-cycle read pass through the xy buffer is required. If the vector count is enabled (see section on auto counts), it is also transferred before the interpolated data.

Space in the GPRs must be allocated before the interpolated data can be transferred to the GPRs. This is done by the GPR Allocation (RA) module. Also, there is arbitration between vertex and pixel vectors, so the pixel vector must be granted a turn to write into the GPRs before it can start.

Finally, a contol packet for the pixel vector is loaded into the pixel thread buffer.

# 4.1 Pointer Buffer Write Control

The following describes the implementation of the Pointer Write Control (PWC):

- · pointer data is written to the buffers based on the write enable from the SC and buffer avaliability
  - buffer availability depends on whether both sides of the ping-pong buffer are full
  - when one side is in use, it is full


.

- · when the PRSM is done with all the read passes for a side, it will free the entire side back up for writes
- · write pass counters (one per row) are used to track primitive changes within a row
  - · a copy of the current write pass count is written into the buffer along with the pointer
  - · write pass counts are incremented when the end\_of\_primitive signal is asserted
  - the per column write enables from the SC indicate the valid quads of a primitive, so successive prims in a row will have increasing pass counts
- · when the current buffer side fills up, switch to the other side for writes (if it is not full)
  - if both sides are full, deassert the RTR back to the SC
- if the vector being transferred contains less than 16 quads (end\_of\_vector asserted early), just set the full bit for this side and switch to the other side as above


ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
26 December, 2001	[date \@ "d MMMM,	GEN-CXXXXX-REVA	13 of

# 4.2 Pointer Buffer

The pointer buffer stores the 3 parameter cache pointers needed for interpolation (described in detail above), as well as other per primitive control that is needed for interpolation. Also included in this module is a ping-pong buffer that's used to store the per-vector state info sent with the pointers.



Shader Pipe IJ Data Buffers



SC-SP param cache ptr set (ptr0, ptr1, ptr2)




ATI Ex. 2067 IPR2023-00922 Page 428 of 448



# 4.3 Pointer Read Control

The Pointer Read Control (PRC) module is responsible for reading the pointer buffer and sending the resulting pointers to the parameter cache read interface. The control is generated by the Pointer Read State Machine (PRSM). The PRC also drives the SQ\_SP Interpolator interface and generates the correct GPR write enables for pixel writes.



#### Pointer Read Control

Because of the latency associated with getting pixel data through the interpolators (param cache access, latency through the SX, latency through the interpolator pipeline), the Pointer Read SM is separate from the Pixel Input SM. This will allow the two state machines to overlap; i.e. the pointer read for the next vector can start while the current vector is being loaded.

The following describes the implementation of the PRSM:

- when a pointer buffer side is full, request a GPR write slot and GPR storage allocation
  - the PRSM requests the write slot from the Input Arbiter (IA)
  - the space requirement is sent to the GPR Allocater (RA)
    - the state info needed to index the local registers comes from the vector state ping-pong buffer (in the pointer buffer module)
  - · the IA asserts a grant signal both to the PRSM and the PISM to allow them to start

ATI Ex. 2067 IPR2023-00922 Page 429 of 448



ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
26 December, 2001	[date \@ "d MMMM,	SQ Hardware Specification	16 of 34

- the gpr base pointer is returned from the RA to the PISM where it is stored in a register/counter (it will be used as the source of the gpr write address, and the original base is copied to the shader sequencer)
  - in order to overlap pointer reads and pixel writes, the GPR base pointers (and the state info) will need to be stored in an input FIFO within the PISM
- · when the PRSM sees the grant from the IA, it starts reading the pointer buffer
  - the IA has sync'd the grant to the correct GPR phase (this depends on the interpolation latency, which is a
    fixed value; once the read starts, there's no stalling the data, so the read has to be started on the exact cycle
    that will cause the data to show up at the gpr write port coincident with the address and write enables)
  - · one row (each of the four pointer buffers) is read per cycle
  - · one 4 cycle read pass causes four quads (per SP) to be sent thru the interpolators to the GPRs
- also start reading the SP ij buffers after a fixed delay
  - this delay is the time it takes to get the parameters into the top of the SP
  - · this can be implemented as pipeline delays, or as another counter/state machine
- a read pass counter (initialized to 0 and incremented after each 4-cycle read pass) is compared to each of the pass counts as they are read out of the pointer buffer
  - if the counts match, then the corresponding GPR write enable for the interpolated data will be set (for those
    that don't match, the enables are not set since these pointers are for different primitives and must be
    interpolated on subsequent passes)
    - there's also a pixel valid bit that is considered when generating the GPR write enable
  - for any particular pass, pointers from the lowest matching column are sent to the parameter cache (all
    pointers from matching columns are the same)
    - there's a pointer mux on the buffer outputs which is controlled by the comparator matches (see figure)
- a param\_done signal will indicate that all the passes for one parameter (up to 4) have been made
  - a row is done when the read pass count matches the pass count read out of the fourth (last) column in that row – a parameter is done when all 4 rows are done
  - this signal increments the param counter
- we're completely done with the pixel vector when the param counter equals the number of params being used by this state
- this state machine then returns to idle to look for the buffer to be full again (the other side could be ready to go
  right away the min read time is 4 cycles, the min write time is 2 cycles)

# 4.4 Pixel Input State Machine

The Pixel Input State Machine (PISM) is responsible for supplying the write address with the correct timing to cause the interpolated data to be loaded into the GPRs. It also will drive the GPR input mux select to load generated param 0 data (if enabled) and auto count (if enabled) before interpolated data (gen'd p0 data and count are loaded during the initial interpolation latency).

In order to pipeline multiple pixel vector loads, the PISM contains an input FIFO that holds the state and base address info necessary to control the GPR input.

The following describes the implementation of the PISM:

- · the PISM supplies the GPR storage requirement to the RA
  - · the space requirement is is stored in the PS\_NUM\_REG field of the SQ\_PRGM\_CNT\_SHADING register
  - · the PISM get the correct state from the pixel input FIFO (which got it from the vector state ping-pong buffer)
  - the RA returns the gpr base pointer to the PISM where it is stored first in a FIFO, then in a register/counter (it
    will be used as the source of the gpr write address, and is coped to the thread buffer)
- when the pixel write request is granted by the IA, the PISM can be either idle, or busy transferring the previous
  pixel vector
  - · when idle: the PISM needs to wait for the interpolation latency
    - if count and/or sprite is enabled, subtract 4 cycles for each one enabled from the latency since the PISM will overlap the transfer of these with the interpolation

ATI Ex. 2067 IPR2023-00922 Page 430 of 448

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
26 December, 2001	[date \@ "d MMMM,	GEN-CXXXXX-REVA	17 of

- when busy: once the PISM has started the last GPR load of the current vector, it will check if the next pixel
  vector has been granted; if so, it'll wait the number of cycles left on the latency timer (again less if count and/or
  sprite is enabled)
  - note this can be done by loading the current arbiter count into the PISM counter and waiting until it reaches the latency requirement (more qualification is needed in the case of multiple overlapping accesses)
- finally the PISM loads the control packet info into the first pixel shader sequencer reservation station FIFO
  - · the control info for pixels is the same as that for verts, plus the LOD correction bits

# 5. Auto Counts

Included in each of the Input State Machines is a vector counter whose value is sent to the SP for loading into a specific GPR when the GEN\_INDEX register bit is set. The count is reset whenever the ISM sees a state change, and is incremented for every new vector.

For vertices, the auto\_count is always loaded into R2.x (gpr\_base + 2). For pixels, the auto\_count is loaded into R0.r (gpr\_base) when point spites are not enabled (GEN\_ST is clear) or into R1.r (gpr\_base + 1) when point sprites are enabled (GEN\_ST is set) (sprite data is loaded into R0).

Each ISM generates an input mux select that controls the source of the data being loaded into the GPRs via the Input Data (ID) port (either vertex, pixel, or auto\_count data).

The Input Arbiter (IA) controls the mux that selects between the two ISM input mux selects.

# 6. GPR Allocation

The GPR Allocation (RA) logic manages the GPR space used by vectors of vertices and pixels. The space available for allocation can be configured as either static or dynamic, where static is a fixed division of the total space between verts and pixels, and dynamic allows the boundary between vertex space and pixel space to move based on demand.

Alocation requests are made by the Input Arbiter (IA) since it needs to know whether register space is available before granting a write request. The vertex and pixel space requirement is supplied by the corresponding Vector and Pixel Input state machines.

Deallocation requests are made by the shader sequencers as vectors leave the thread buffer.

The RA module is implemented as a group of pointer registers and a state machine that controls the loading of these registers. The following pointer registers are used (where v means vertex and p means pixel): v\_head, v\_tail, v\_max, p\_head, p\_tail, p\_max. Free space in the register file is calculated based on the pointers. Space allocation requests are granted when there is enough free space to satisfy the request; the pointers are then updated. Deallocation requests simply update the pointers.

# 6.1 Dynamic Allocation


The following describes the functionality of the dynamic allocation logic:

 pixel space is allocated from the top (starting at location 0), and vertex space is allocated from the bottom (starting at the max location, which is 127 since there are 128 registers)

<b>A</b> î	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	26 December, 2001	[date \@ *d MMMM,	SQ Hardware Specification	18 of 34

- a minimum amount of space is reserved for each type this means the min of one type is the initial max of the
  other type
  - so if the mins are set at 25% of the space, each max is initially 75% resulting in a 50% overlap in the space available for allocation of each type
- as one type fills and passes its min, it reduces the max for the other space
- when the maxes of each type meet, a temporary fixed boundary is formed; this is then the wrap point for each type
- the boundary will disappear when free space becomes available on each side of the boundary (refered to as a bubble); at this time, the max of each type will snap back to the head of the opposite type

#### 6.1.1 Dynamic Allocation Algorithm



Vertex Space:

```
vhead = vtail = 0;
vmax = 127 - PIXMIN;
// free space
if (!wwrapped)
  vfree = vmax - (vhead - vtail);
else
  vfree = vtail - vhead;
// alloc - update head pointer
if (space <= vfree)
  if ( vhead + space >= vmax )
    vwrapped = true;
    vhead = vhead + space - vmax;
  else
    vhead = vhead + space;
// dealloc - update tail pointer
if ( vtail + space >= vmax )
  vwrapped = false;
  vtail = vtail + space - vmax;
else
```

vtail = vtail + space;

ATI Ex. 2067 IPR2023-00922 Page 432 of 448

AP	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	26 December, 2001	[date \@ "d MMMM,	GEN-CXXXXX-REVA	19 of

```
if (vwrapped)
pmax = vmax + 1;
else
if (vhead > pmax + 1)
```

pmax = vhead - 1;

The algorithm for pixels is essentially the same except that the phead and ptail start at 127, and space is allocated from the bottom of the register file.

Note that since the above was written, pixel and verts have been swapped such that now pixels start from the top and verts start from the bottom.


### 6.2 GPR Alloc State Machine

The following describes the GPR Alloc State Machine:

- the gpr\_alloc state machine handles four types of requests vertex alloc, pixel alloc, vertex dealloc and pixel dealloc
- · the space required is presented with an alloc request
- · for alloc requests, the SM will move to the ack state if there's enough free space to satisfy the request
  - the request will not be recognized until the space is available (actually the IA may hold off the alloc request even if space is available – if there is a transfer in progress)
  - vertex requests (with available space) have priority over pixel requests (with available space)
- · for dealloc requests, the SM will move to the ack state as soon as the request is recognized
  - alloc requests have priority over dealloc requests (deallocs will get thru when the allocs are stopped due to lack of space), and vertex deallocs have priority over pixel deallocs
- · the new pointers are calculated during the idle state, and updated when moving to the ack state
- · for alloc requests, new max values are updated when moving back to the idle state
- for dealloc requests, it is checked if the used space has gone to zero (i.e. empty), and if so, the pointers are reset to their initial values
- dealloc state flow then moves to the bubble check state, where if it is seen that a bubble has formed (a bubble is continuous space between the two head pointers), the max values are updated

## 7. Input Arbitration

The GPR Input Arbiter (IA) grants vertex and pixel GPR write requests based on 1) the availability of GPR space, 2) any currently active transfers, 3) on priority, and 4) whether the associated thread buffer is full. There is also a constant synchronization bit for each state that is used to enable vertex input grants (see the section on constant remapping table implementation). The following figure shows the major connections between the ISMs, the IA, and the RA:



The following describes the IA logic:

- · the vertex request is made by the VISM and the pixel request is made by the PRSM
- priority is given to vertex requests, but this can be changed via the INPUT\_ARB\_POLICY register
- the RA tells the IA if space is available for a request, and the IA uses this info along with the priority setting to determine who gets granted when there are no transfers in progress
- the IA is basically a state machine, but it also contains a counter that is used to determine if incoming requests
  that occur while a transfer is in progress can be granted
- · the IA grants the request in sync with the GPR phase
  - · for verts, this is on phase 2
  - for pixels it gets a bit trickier: The pixel grant triggers the PRSM to start the whole interpolation process, which
    has a fixed latency based on the time to read the param cache, get the params back to the SP, and the time
    through the interpolation pipeline
- vertex requests will not overlap due to the nature of vertex transfer, but a pixel request can occur during a vertex transfer, and a vert or pixel request can occur during a pixel transfer
- once it's recognized a vert request, the IA will not look at pixel requests until the vert request has been sync'd and transfer has begun
  - vertex transfers are so short that even in the worst case (double mode plus count), the interpolation latency
    will allow the pixel request to simply be sync'd and granted
- once it has recognized a pixel request, the IA will not look at vert or new pixel requests until the current pixel
  request has been sync'd and transfer has begun
  - · once pixel transfer has started the IA will again look at new vert and pixel reqs
  - a new vert request will lock out any new pixel requests if priority is given to verts; although the vert transfer will
    happen right after the pixel transfer, any possible overlap of pixels is lost (to prevent even higher complexity)

The IA will also control output muxes that switch between VISM and PISM sources of GPR write addresses, GPR write enables, and input mux selects.

#### 8. Vertex and Pixel Shader Thread Buffers

ATI Ex. 2067 IPR2023-00922 Page 434 of 448

Añ	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	26 December, 2001	[date \@ "d MMMM,	GEN-CXXXXX-REVA	21 of

The vertex and pixel thread buffers store state and status information for the vertex and pixel threads currently being processed by the shader system. Each thread can request either texture or alu processing depending on the type of shader instructions that the thread wants to execute. All the texture requests from both thread buffers go to the texture thread arbiter, and all the alu requests from both thread buffers go to the alu thread arbiter. A thread arbiter returns the winning thread ID to the thread buffer, which then reads the winner's state and status info and sends it to the associated control flow sequencer.

A thread buffer receives its initial thread data from the associated input state machine. A thread buffer receives state and status updates from the control flow processor, the instuction sequencer, and from external sources such as the texture pipe (which returns texture fetch completed status). A state machine within a thread buffer sends a dealloc request to the GPR alloc module when a thread has completed.

Details of the state and status are in the Xenos Sequencer Specification section 6.3 (Xenos\_SQ\_Spec.doc).

## 9. Thread Arbitration


Multiple shaders are processed concurrently, but only one of each type of clause may execute at a time. Clause arbitration determines which clause to run.

### 10. Control Flow Sequencers

The Texture and the ALU Control Flow Sequencers execute control flow instructions and prefetch target instructions for the target instruction sequencer state machines. They receive control information from the reservation station selected by the corresponding clause arbiter.

The Control Flow Sequencer (CFS) functionality can be divided into the following groups:

- Control Instruction Fetch
- Control Instruction Decode
- Control Instruction Execute
  - Target Instruction Fetch
  - Target Instruction Decode



**Control Flow Sequencer** 

# 10.1 Control Instruction Fetch

The Control Instruction Fetcher (CIF) contains the following:

- Control Instruction Pointer (CIP)
- Control Instruction Registers 0 and 1 (CIR0, CIR1)
- Control Instruction Fetch state machine

The following lists the functionality of the Control Instruction Fetcher:

- · gets the context, thread number, and the GPR base from thread buffer
- · uses this info to select the CF base address from local registers
- · calculates the initial Instruction Store address from the CF base and loads it into the CIP
- · reads contol flow instructions from the IS using the CIP
- · there is also a CFS sub-phase to allow for the sharing of the IS CF instruction read phase
- · waits for vaild control instruction data (based on the IS phase)
- two 48 bit CF instructions are received per IS read; they are loaded into CIR 0 and 1 (where 0 is the first
  instruction to be decoded)
- gets next instruction pointer from the Control Instruction Decode pipe and uses it to fetch the next instruction (unless the next instruction is already in CIR1, in which case it will just copy CIR1 to CIR0)

ATI Ex. 2067 IPR2023-00922 Page 436 of 448



move CIR1 to CIR0 when next CIP is odd

# 10.2 Control Instruction Decode

The following lists the functionality of the Conrol Instruction Decoder (CID):

- a two stage decode pipe that gets its input from CIR1
- ٠ contains the CIP stack
- contains the 4 loop iterator counters
- selects the contol flow constant info (booleans, loop counts, etc) specified by the instruction
- calculates the next CIP and sends it back to the CIF
- calculates initial target instruction pointer (TIP)
- loads TIP and target instruction counter (TIC) for execute CF instructions
  - waits if target instruction execution is busy
- control flow instruction that do not execute target instructions can proceed concurrently with target instruction processing
  - may want a small queue between CID and TIF (2 entries)

The following RTL pseudo-code describes the functionality of each CF instruction:

execute:

TIC <- instr\_count; TIP <- absolute ? exec\_addr : exec\_addr + shader\_base; CIP <- CIP + 1:

conditional execute:

TIC <- (bool[BID] == condition) ? instr count : 0; TIP <- absolute ? exec addr : exec addr + shader base: CIP <- CIP + 1:

conditional execute predicate:

TIC <- (predicate test[PID] == condition) ? instr count : 0; TIP <- absolute ? exec\_addr : exec\_addr + shader\_base; CIP <- CIP + 1:

conditional jump:

CIP <- [(bool[BID] == condition) & (fwd\_test)] ? jump\_addr : CIP + 1; // fwd\_test = ~fwd\_only | (jump\_addr > CIP);


conditional call:

CIP <- (bool[BID] == condition) ? jump\_addr : CIP + 1; IP\_stack[SP] <- (bool[BID] == condition) ? CIP : hold; SP <- (bool[BID] == condition) ? SP + 1 : hold;

return:

CIP <- IP\_stack[SP - 1]; SP <- SP - 1:

> ATI Ex. 2067 IPR2023-00922 Page 437 of 448



loop start:

nest_lvl <- nest_lvl + 1;	// increment nest level when starting
CIP <- (iterator[nest_M] == loop_cnt[LID]) ? jump_addr : CIP + 1;	// jump to end + 1 to skip loop
<pre>gpr_index &lt;- (iterator[nest_lvl] * loop_step[LID]) + loop_start[LID];</pre>	// load gpr_index initial value

loop end:

```
iterator[nest_lvl] <- iterator[nest_lvl] + 1; // increment the loop iterator
gpr_index <- (iterator[nest_lvl] * loop_step[LID]) + loop_start[LID]; // update the gpr_index
CIP <- (iterator[nest_lvl] == loop_cnt[LID]) ? CIP + 1; jump_addr; // jump back to start + 1 to keep looping
iterator[nest_lvl] <- (iterator[nest_lvl] == loop_cnt[LID]) ? 0 : hold; // reset iterator when done
nest_lvl <- (iterator[nest_lvl] == loop_cnt[LID]) ? nest_lvl - 1 : hold; // decrement next level when done
```

clause end:

clause\_done <- 1;

conditional clause end:

clause\_done <- (bool[BID] == condition) ? 1 : 0;

## 10.3 Control Execution Unit

Contol flow instruction execution consists primarily of fetching and partially decoding target instructions and loading the results in to the target instruction queue.

#### 10.3.1 Target Instruction Fetch

The TIF contains the following:

- Target Instruction Pointer (TIP)
- Target Instruction Counter (TIC)
- Target Instruction Register (TIR)
- Target Instruction Fetch state machine

The following lists the functionality of the Target Instruction Fetcher (TIF):

- · reads the target instruction using the TIP
- · loads the TIR with data read from the IS
- · increments TIP and decrements TIC for every instruction read
- sends a done signal back to the CID state machine when the TIC reaches zero to allow the next execute instruction to start

#### 10.3.2 Target Instruction Decode

The following lists the general functionality of the target instruction decoders (the two different types of TIDs - texture and alu - have differing decode details which will be listed in the next two sections):

- · calculates GPR read and write addresses
- · puts the GPR addresses and the remaining instruction bits into the Target Instruction Queue

Ari	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	26 December, 2001	[date \@ "d MMMM,	GEN-CXXXXX-REVA	25 of

#### 10.3.3 Texture Instruction Decode

The following lists the specific functionality of the Texture Instruction Decoder (TID):

- · calculates the GPR read address for the texture fetch address (absolute or loop index)
- · calculates the GPR write address for the texture fetch return data (absolute or loop index)
- puts the GPR read and write addresses, the texture instruction, the clause number, and an end-of-clause indicator into the Texture Instruction Queue

#### 10.3.4 ALU Instruction Decode

The following lists the specific functionality of the ALU Instruction Decoder (AID):

- · calculates the three GPR read addressess for srcA, srcB, and srcC (absolute or loop index)
- calculates the GPR write addresses for PV and PS when the register file is the destination (absolute or loop index)
- compares current source addresses with previous destination addresses and on a match, will change the source to PV or PS
  - if there is any write masking done, the PV/PS substitution is not made and a NOP is inserted into the instruction stream to account for writing the result into the GPRs
- · calculate the parameter cache write address when the parameter cache is the destination
- · puts the GPR addresses along with the remaining fields of the alu instruction into the ALU Instruction Queue

# 11. Target Instruction Queues

Each Control Flow Sequencer has an associated Target Instruction Queue. The Texture CFS places texture instructions into the TIQ, and the two ALU CFSs place their ALU instructions into their own AIQ. A target instruction sequencing state machine reads the contents of its instruction queue and drives its instruction interface.

## 12. Texture Instruction Sequencer

The following describes the Texture Instruction Sequencer state machine (TIS):

- · reads the GPR addresses and the texture instruction from the TIQ
- · reads the texture constant from the Texture Constant Store (TCS)
- · reads the texture fetch address from the GPRs (the resulting fetch address goes directly from SPn to TPn)
- sends the instruction, the constant, the GPR write address, the clause number, and the end-of-clause signal to the TPC
- · upon stalls from the TPC, the TIS will
  - still send the next instruction
  - · continue to send the next instruction until the stall goes away
- note that timing of the transfers to and from the TP is determined by the GPR phase
  - fetch address reads are done on gpr phase 2
  - fetch data writes are done on gpr phase 1

# 13. ALU Instruction Sequencer

ATI Ex. 2067 IPR2023-00922 Page 439 of 448

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
26 December, 2001	[date \@ *d MMMM,	SQ Hardware Specification	26 of 34

There are two ALU Instruction Sequencers - each reads from its associated AIQ.

The following describes the functionality of the AIS state machine:

- reads alu instructions, GPR read addresses, GPR/parameter cache write address from AIQ
- · reads alu constants from the ACS
- calculates ALU Constant Store (ACS) read addresses for constant read indexing
  - each AIS contains 64 9-bit constant index registers (64\*9 = 576)
  - the SP sends the constant indices via MOVA (36 bits/cycle over 4 cycles from each SP) (36\*4\*4 = 576)
  - the constant needs to be looked up and the instruction re-issued for every different constant index (up to 64 times)
  - the ACS physical memory address port (only 1) will be dedicated to reads while in this constant waterfalling mode
- transfers the instruction, constants, GPR read addresses, destination write address, etc. to the SP
- note that timing of the transfers to the SP is determined by the GPR phase
- · for export instructions, also drives the SQ\_SX export interface
- the AIS also contains the 4 64-bit predicate vectors
  - the AND/OR of all 64 bits of each predicate vector is sent back to the associated CFS for use with conditional
    execute predicate instructions

#### 14. Register Bus Interface

The following lists the functionality of the RBI:

- · register bus writes are loaded into an input FIFO
- · the destinations are local registers, instruction store, texture and alu constants, and control flow constants
- · a decoder looks at the FIFO output and sends a request to the appropriate destination module
- · when ready, the destination module reads the data from the FIFO
- · draw commands are also sent to the RBI

#### 14.1 Local Registers

The local registers basically fall into two catagories – overall control and per-context control. The overall control registers are the normal type of control register that affects the functions of various pieces of logic in the SQ. The per-context control registers are like normal control registers except that there are 8 copies of each – one for each context (state) that can exist in the chip. Therefore, reads of the per-context control registers must include the state as a mux select to get the correct value.

See the architecture spec section on Registers for the full list (or the on-line register spec).

#### 14.2 Control Flow Constant Store

Control Flow Constant store is entirely memory mapped (the CP will write all locations). CF constants consist of loop controls (start, count, and step) and booleans.

Refer to the arcchitecture spec for details on size.

ATI Ex. 2067 IPR2023-00922 Page 440 of 448

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
26 December, 2001	[date \@ "d MMMM,	GEN-CXXXXX-REVA	27 of

#### 14.3 Instruction Store

The Instruction Store is 4096 x 96 bits, and is also entirely memory mapped. The IS can be organized as either a single ring or a dual (split) ring, where the single ring has one overall shader base pointer and the dual ring has two overall shader base pointers (one for all vertex shaders and one for all pixel shaders).

In single ring mode, the vertex and pixel shaders are interleaved (grouped in VS-PS pairs), whereas in dual ring mode they are separated into their own section of memory (all the vertex shaders are grouped together and all the pixel shaders are grouped together). The wrap point for any VS or PS in single ring is the end of memory, and in dual ring mode, the VS will wrap at the PS base and the PS will wrap at the end of memory. Note that each individual vertex and pixel shader has its own base pointer that is used to fetch shader instructions.

Access to the IS is divided into four phases - 0: Control Flow instruction read, 1: Texture instruction read, 2: ALU instruction read, and 3: CP write (or read for debug). An instruction store phase counter will provide the phase info to the SQ.

### 14.4 Texture Constant Store

The following are the details of the texture constant store:

- · the physical memory is 128 x 192
- · a max of 32 constants can be used per context (shared between vertex and pixel shaders)
- each context uses a 32 location remapping table so each location maps 1 constant
- since the register bus is 32 bits, 6 writes are needed to load the 192-bit constant

## 14.5 ALU Constant Store

The following are the details of the ALU constant store:

- the physical memory is 1024 x 128
- a max of 512 constants can be used per context (256 max per vertex or pixel shader)
- each context uses a 128 location remapping table so each location maps 4 constants
- since the register bus is 32 bits, 16 writes are needed to load the 4 128-bit constants

The memory used for the ALU working remapping tables (WRTs - see section on remapping tables) is 8 128x8 RAMs or one 128x64 RAM.

## 14.6 Remapping Tables

Remapping tables are used to manage the physical memory available for the constant store, and allow it to be shared by all 8 contexts (states). The Texture and the ALU constant stores both use remapping tables, but the Control Flow Constant Store does not.

The following lists the functionality of the remapping table and constant store loading logic:

- logical addresses (LA) are used by the CP when writing constant data (these addresses are mapped to the SQ register space)
- · physical addresses (PA) are managed by physical memory write (PMW) logic, and stored in the remapping table

ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
26 December, 2001	[date \@ "d MMMM,	SQ Hardware Specification	28 of 34

remapping tables for each context are read by the constant requestor (the CFSs) to obtain the the PA, which is
then used to look up the constant data

See Figure in SQ Arch spec.

#### 14.6.1 Implementation

These are the details of the remapping table and physical memory write control logic (sizes and cycles pertain to the ALU constant store):

- · requests to write to the physical constant store memory come from the register bus interface
- the 16 writes required to write the constant data are all to the same logical address
- · the LA becomes the remapping table write address
- · physical addresses are initially generated by a counter (until they are all used)
- PAs are then taken from a list that are free to be reused
- the PA becomes the remapping table write data
- one remapping table is used for the current context that's being loaded (let's call it the loading remap table, or LRT), and 8 remapping tables are used for the 8 contexts that are in use by the chip (let's call them working remap tables, or WRTs)
- · on a draw command (context switch), the LRT is copied to the corresponding WRT
  - at this point a bit for the loading state is set once all the constant writes have completed to the physical memory (PM) – this is for constant synchronization; the IA will not send a vertex control packet to the VSS for this state until the bit is set
  - · the bit for the next state is cleared (since it will be the next loading state)
- the constant data being sent by the RBI is locally buffered (4 dword transfers are buffered into one 128-bit chunk) before being written to the PM
- the PA needs to be allocated (from counter or free list) in the time it takes to buffer up the first PM write (so it can be used to address the PM – there is plenty of time to write it into the LRT)
- the constant write data is actually double buffered due to the possibility that the PM write port is unavaliable due to heavy read usage by waterfalling constants (the PM is single ported)
  - · again note that the synch bit is not set unitil all the data is written to the PM
- a PA is added to the free list when a logical address is reused between contexts (a new PA is being allocated for this LA, so the existing PA will be free to reuse when the state that is currently using this PA (from its WRT) has left the SQ)
  - e.g. the loading context is 4, and it issues a constant write to LA 23 for which a PA of 45 is allocated. but LA 23 already has a valid PA of 66 from some previous context. the PA of 45 gets written to LA 23, and the PA of 66 is pushed onto the free list but it cannot be used just yet...
- three pointers are used to manage the free list a head, a tail, and a free
- the tail ptr points to the end of the list (where PAs are written), and the head ptr points to the front of the list (where PAs are read)
- · the free ptr marks the boundary between the PAs that are really free to reuse, and those that are yet to be freed
- a free-up table is used to store the number of PA's that can be reused once this context leaves the SQ; every time a PA is added to the free list by the current context a count is incremented – then on a draw cmd, this count is written to the free-up table indexed by the previous context (which is always the current context minus one). Now when a context leaves the SQ, the corresponding count is read and added to the free pointer (which makes that number of PA's now available to use)
  - e.g. head and free are both at 0, and tail is at 2 because the current context, 5, replaced two PAs in the LRT and wrote them to the free list
  - now when state 4 (the previous context, which is the one that loaded the PA's that were replaced (or inherited them from the context before that)) leaves the SQ, the free pointer is incremented to 2
  - now that head != free, PA's can be read from the free list until head == free again, at which point any
    remaining PA's in the free list are still in use

ATI Ex. 2067 IPR2023-00922 Page 442 of 448

AP	ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
	26 December, 2001	[date \@ "d MMMM,	GEN-CXXXXX-REVA	29 of

- when (head == free) and (pa\_counter == max), all the PA's are in use; the logic must stall the RBI
- a pair of dirty bits is used for each location of the LRT in order to control the reamapping logic
- the dirty bits are implemented as 2 128-bit registers
- the first bit is called reset\_dirty, and is cleared on reset and set on the first use of a location this allows the logic to recognize reuse of this LA by different contexts
- the second is called context\_dirty, and it is cleared on every context switch and set when a location is used by the current context – this allows the logic to recognize reuse of the same LA within a context and to NOT allocate a new PA for any subsequent uses (constant writes to the same LA by the same context go to the same PA)

#### 15. Timing Diagrams

ATI Ex. 2067 IPR2023-00922 Page 444 of 448

ORIGIN 26 Dece				EDIT DA	MMMM.			UMENT- N-CXXX			31	GE					
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	1
sq.gpr_phase	2	3	0	1	2	3	0	1	2	3	0	1	2	3	0	1	
read cycle	FA	srcA	srcB	srcC	FA	srcA	srcB	srcC	FA	srcA	srcB	SICC	FA	srcA	srcB	srcC	
write cycle	PV	PS	ID	FD	PV	PS	ID	FD	PV	PS	ID	FD	PV	PS	ID	FD	
SQ_SP_gpr_rd_addr			srcA	srcB	srcC						srcA	srcB	srcC				
SQ_SP_instr_start				<u> </u>	h							<u> </u>					
SQ_SP_instr		- ×		i0_0	i0_1	i0_2	i0_3					[ i1_0	i1_1	i1_2	i1_3		
SQ_SP_const				c0_0	c0_1	c0_2	c0_3					c1_0	c1_1	c1_2	c1_3		
SQ_SP_gpr_phase		2	3	0	1	2	3	o	1	2	3	0	1	2	3	0	
SQ_SP_gpr_wr_addr														PV			
sp0.gpr_rd_addr				srcA	srcB	srcC						srcA	srcB	srcC			
sp0.su0.mac0.q_rd_data				100000		srcA	srcB	srcC					- C. P. S. S.	srcA	srcB	srcC	
sp0.instr_start					<u></u>												
5 Y S 54				-	0	1	2	3	4	5	6	7	8	9	10	11	1
mac0.vector alu result												а	b	9	r		
mac0.gpr_phase			2	3	0	1	2	3	0	1	2	3	0	1	2	3	
GPR write cycle			PV	PS	ID	FD	PV	PS	ID	FD	PV	PS	ID	FD	PV	PS	1
								r and in									

SQ-SP gpr and instruction interface timing

ATI Ex. 2067 IPR2023-00922 Page 446 of 448

26 Dece	ATE D/ mber, 2	9383 C		EDIT DA	MMMM,				REV. NU XX-REV		33	GE of					
Γ	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
sq.gpr_phase	2	3	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2
read cycle	FA	srcA	srcB	srcC	FA	srcA.	srcB	srcC	FA	srcA	srcB	srcC	FA	srcA	srcB	srcC	TC
SQ_SP_gpr_rd_addr		FA	srcA	srcB	srcC	FA	srcA	srcB	srcC	FA	srcA	srcB	srcC	FA	srcA	srcB	srcC
sp0.gpr_rd_addr			FA	srcA	srcB	srcC	FA	srcA	srcB	srcC	FA	srcA	srcB	srcC	FA	srcA	srcB
sp0.mac0.q_rd_data					q0				q0				q0				q0
sp0.mac1.q_rd_data						q4				q4				q4			
sp0.mac2.q_rd_data							q8				q8				<b>q</b> 8		
sp0.mac3.q_rd_data								q12				q12				q12	
SP_TP_fetch_addr						q0-3	q4-7	q8-11	q12-15	q0-3	q4-7	q8-11	q12-15	q0-3	q4-7	q8-11	q12-15
SQ_TP_instr_rts						<u> </u>	h	· · · · · · ·	1	_	h				535355772	1949.0003.0	0.000000
SQ_TP_instr						10_0	i0_1	i0_2	i0_3	i1_0	i1_1	i1_2	i1_3				
SQ_TP_const						c0_0	c0_1	c0_2	c0_3	c1_0	c1_1	c1_2	c1_3				
SQ_TP_clause						0				0	10						
SQ_TP_gpr_wr_addr						56				57							
SQ_TP_end_of_clause						10221				_			-	~			
SQ_TP_gpr_phase		2	3	0	1	2	3	0	1	2	3	0	1	2	3	0	1
TP0_SP0_gpr_wr_addr			56				57										
TP0_SP0_gpr_wr_en			0xf				0xf										
TP0_SP0_gpr_wr_data			q0	q4	q8	q12	q0	q4	q8	q12							
TPC_SQ_clause			0.000	1.000		39.85	0	1000	10000	105.0102							
TPC_SQ_data_rdy							<u> </u>	L.									
SQ_TP_gpr_phase		0	1	2	3	0	ľ 1	2	3	0							
SQ_SP_gpr_phase		0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3
SQ_SP_gpr_wr_addr		ID	- 22	PV	PS	ID	-	PV	PS	ID		PV	PS	ID		PV	PS

SQ-TP and SP-TP interface timing (texture instruction transfer, data return)



ORIGINATE DATE	EDIT DATE	DOCUMENT-REV. NUM.	PAGE
26 December, 2001	[date \@ "d MMMM,	SQ Hardware Specification	34 of 34