

I/O Pads

- Silicon Valley has committed to creating the pads and the pad ring for R400
 - Pads will be based off of RV350 pads
 - Memory pads will have to be modified to support DDR3
 - R400 has 664 signals and using the $80\mu \times 350\mu$ pad pitch yields a pad limited die of 13.98 mm
 - This does not include any power, ground, transition, or bonding pads that are needed

1

[DateTime]



AMD1044 0185547

I/O Pad Schedule

- Initial verilog delivery for pads and near pad logic - Rv350 based model 8/16
- Initial LEF, TLF, Synopsys models - Rv350 based model 8/16
- Initial IKOS and Sunrise models 9/1
- Final verilog delivery for pads and near pad logic - 11/1 R400 specific
- Final LEF, TLF, Synopsys models - 12/1
- Final IKOS and Sunrise models - 12/1
- Clean GDS of individual cells - 12/21
- Clean GDS of entire ring - 1/1
- Integrate ring into full chip and start full chip DRC/LVS -1/15

2

[DateTime]



AMD1044 0185548

Chip Integration

- Rom Controller/CG/CGM/Debug Bus:
 - Block Testing Completed
 - Regression Test Plan Created
 - 33% of regression test completed
 - Eric is in process of bringing up full chip simulation environment to start running regressions on these items
- Pad Out
 - Initial Ball Out has been created based off of the R300 package
 - 39 X 39 will still be used, but needed to move some inner ball rings to outside for signal integrity grounds
 - Ball out is being reviewed by various groups including the board group
 - Pad out is underway

3

[DateTime]



AMD1044 0185549

Chip Integration

- **Modified the clock gater modules to have programmable windows**
- **Chip ID's, personality bits, harvesting bits will be defined and implemented in the next two weeks**

4

[DateTime]



AMD1044 0185550

Chip Level Netlist

- A full chip initial netlist was delivered 8/3
- Toronto physical design group place and routed all block based on bound boxes and delivered wireloads models.
- This uncovered a number or process issues and a design compiler issues that are being addressed
- Next major release will be at the end of September, however incremental release will take place as a result of the physical design process

5

[DateTime]



AMD1044 0185551

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.