

UNITED STATES PATENT AND TRADEMARK OFFICE
BEFORE THE PATENT TRIAL AND APPEAL BOARD

_____)	
LG ELECTRONICS, INC.,)	CASE IPR-2015-00325
)	Patent 7,742,053 B2
Petitioner,)	
)	
-VS-)	CASE IPR-2015-00326
)	Patent 6,897,871
)	
ATI TECHNOLOGIES ULC,)	
)	CASE IPR-2015-00330
)	Patent 7,327,369 B2
Patent Owner.)	
_____)	

CONFIDENTIAL - PURSUANT TO THE PROTECTIVE ORDER

VIDEOTAPED DEPOSITION OF LAURENT LEFEBVRE
ON FRIDAY, NOVEMBER 13, 2015
IN MONTREAL, QUEBEC, CANADA.
VIDEOGRAPHER: DAVID OXILIA
COURT REPORTER: CHERIE KLEIN

DIGITAL EVIDENCE GROUP
1726 M Street NW, Suite 1010
Washington, DC 20036
(202) 232-0646

1 APPEARANCES:

2

3 FOR PETITIONER:

MAYER BROWN

4 BY: BRYAN NESE, ESQUIRE

1999 K Street NW

5 Washington, D.C. 20006-1101

6 Tel: 202-263-3266

7 bnese@mayerbrown.com

8

9

10 FOR PATENT HOLDER

11 STERNE KESSLER GOLDSTEIN FOX

12 BY: JONATHAN TUMINARO, PhD, ESQUIRE

TYLER J. DUTTON, ESQUIRE

13 1100 New York Avenue, NW

Washington, D.C. 20005

14 Tel: 202-371-2600

jtuminar@skgf.com

15 tdutton@skgf.com

16

17

18 ROBINS KAPLAN

BY: AARON R. FAHRENKROG, ESQUIRE

19 BRYAN J. MECHELL

800 Lasalle Avenue, Suite 2800

20 Minneapolis, MN 55402

Tel: 612-349-0642

21 afahrenkrog@robinskaplan.com

22 bmechell@robinskaplan.com

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

INDEX

WITNESS: LAURENT LEFEBVRE

EXAMINATION PAGE
BY MR. NESE 5

INDEX OF EXHIBITS

NUMBER	DESCRIPTION	PAGE
Exhibit 1	Laurent Lefebvre Declaration In IPR2015-00325	6
Exhibit 2	Laurent Lefebvre Declaration In IPR2015-00326	6
Exhibit 3	Laurent Lefebvre Declaration In IPR2015-00330	6
Exhibit 4	R400 Architecture Proposal from Steve Morein	46
Exhibit 5	R400 Sequencer Specification Version 0.4	71
Exhibit 6	Version 2.0 of the R400 Sequencer	87
Exhibit 7	United States Patent 7,742,053	112
Exhibit 8	Independent Claims of Patent 7,742,053	112
Exhibit 9	Log File For the R400 Sequencer Emulator Directory	147

1 UPON COMMENCING AT 9:03 A.M. IN MONTREAL, QUEBEC,
2 CANADA.

3 BY THE VIDEOGRAPHER: Good morning.

4 This is tape number one of the videotaped
5 deposition of Laurent Lefebvre, taken by Bryan
6 Nese of Mayer Brown in the matter of LG
7 Electronics Inc. versus ATI Technologies ULC.
8 This case is being held in the United States
9 Patent and Trademark Office before the Patent
10 Trial and Appeal Board. The case number is
11 IPR2015-00325, 326 and 330. This deposition is
12 being held at the Omni Hotel in Montreal, Quebec,
13 Canada on November 13, 2015. The time on the
14 video monitor is 9:03 a.m. and my name is David
15 Oxilia. I am the legal videographer for Digital
16 Evidence Group. The Court Reporter is Cherie
17 Klein also with Digital Evidence Group. Will
18 Counsel please introduce themselves and state
19 whom you represent.

20 MR. NESE: This is Bryan Nese with
21 Mayer Brown LLP for Petitioner LG Electronics
22 Inc.

1 MR. TUMINARO: Jonathan Tuminaro
2 from the law firm of Sterne Kessler Goldstein &
3 Fox on behalf of the patent owner, ATI
4 Technologies ULC.

5 MR. FAHRENKROG: Aaron Fahrenkrog
6 from Robins Kaplan LLP on behalf of the patent
7 owner ATI Technologies ULC.

8 MR. MECHELL: Bryan Mechell from
9 Robins Kaplan LLP on behalf of the patent owner
10 ATI Technologies ULC.

11 MR. DUTTON: Tyler Dutton from the
12 law firm Sterne Kessler Goldstein & Fox on behalf
13 of the patent owner, ATI Technologies ULC.

14 BY THE VIDEOGRAPHER: Thank you. The
15 court reporter will now swear in the Witness.

16

17 WITNESS SWORN

18

19 EXAMINATION

20 BY MR. NESE:

21 Q. Good morning, Mr. Lefebvre.

22 A. Good morning.

1 Q. I apologize if throughout the day I
2 get the pronunciation of your name incorrect. My
3 French is terrible, so I will thank you to excuse
4 me. Sir, you are here because you submitted
5 three Declarations in these IPR proceedings. Is
6 that right?

7 A. That is correct, yes.

8 Q. Okay. And I would like to hand you
9 those now. So we will mark as Exhibit 1 your
10 Declaration in IPR2015 325. And unfortunately I
11 am not going to have enough samples for everyone
12 today. Mr. Mechell, I do have one for you. I
13 would also like to mark as Exhibit 2 Mr.
14 Lefebvre's Declaration in IPR2015-00326, and I
15 will mark as Exhibit 3 Mr. Lefebvre's Declaration
16 in IPR2015 330.

17 Exhibits 1, 2 and 3 were marked for
18 identification.

19 BY MR. NESE:

20 Q. Mr. Lefebvre, could you please take
21 a look at these Declarations and confirm that
22 they are indeed accurate copies of the

1 Declarations that you submitted in these
2 proceedings?

3 A. Yes, these are accurate copies of
4 the Declarations that I signed.

5 Q. Thank you. Did you write each of
6 these Declarations?

7 A. I did not write these Declarations.
8 These were written for me by Lawyers working for
9 ATI AMD. I did review, however, each and every
10 one of these Declarations, read through them all,
11 provided some comments and corrected
12 inaccuracies, and as well as reviewed the
13 calendar, dates and names of everyone cited in
14 these Declarations.

15 Q. But these Declarations are written
16 in your words; correct?

17 MR. TUMINARO: Objection. Form.

18 THE WITNESS: They are written in
19 whoever wrote them words, but I did review them
20 for accuracy.

21 BY MR. NESE:

22 Q. Did you receive any compensation for

1 signing these declarations?

2 A. I did not receive any compensation
3 for signing these Declarations, outside of my
4 normal salary from AMD, I mean.

5 Q. So no consulting fee?

6 A. No, not that I am aware of. Just my
7 regular salary.

8 Q. I would hope if you got a consulting
9 fee, you would be aware of it. I would want to
10 be.

11 A. I did not receive a consulting fee,
12 no.

13 Q. Sir, other than the documents you
14 referred to in your Declarations, did you review
15 any documents in the course of preparing these
16 Declarations?

17 MR. TUMINARO: Objection. Form.

18 THE WITNESS: I reviewed the
19 documents cited in the Declarations, yes.

20 BY MR. NESE:

21 Q. Did you review any other documents
22 other than those cited in the Declarations?

1 A. I did not review directly any other
2 documents other than those cited in these
3 Declarations.

4 Q. Did you indirectly review any other
5 documents other than those cited in the
6 Declarations?

7 A. I reviewed perforce logs that we
8 used to build the calendar, the diligence
9 calendar, but no. I mean, I just reviewed the
10 Declaration documents and that's pretty much it,
11 as well as the Declarations themselves,
12 obviously.

13 Q. Are there any errors in your
14 Declarations, that you are aware of?

15 A. I am aware that a citation is
16 missing or mislabelled in one of my Declarations
17 that I found while reviewing it after the fact,
18 and that's in the 053 Declaration, to be exact.
19 It's missing an Exhibit in the Exhibit list.

20 Q. You are referring to Exhibit 1?

21 A. I am referring to Exhibit 1.

22 Q. What is the name of the citation

1 that's missing? Excuse me. I believe you said
2 that there was an Exhibit missing. Which Exhibit
3 is missing?

4 A. On page 29, Exhibit 2074 is cited,
5 and it is not present in the list of Exhibits of
6 that Declaration.

7 Q. Thank you for pointing that out.
8 Are there any other errors that you are aware of
9 in your Declarations?

10 A. I am not aware of any other errors
11 in my Declarations.

12 Q. Mr. Lefebvre, have you ever been
13 deposed before?

14 A. I have never been deposed before,
15 no.

16 Q. Okay. If it's okay with you, I
17 would like to go over just a few ground rules for
18 the deposition, to make things go a little
19 smoother today. Is that all right?

20 A. Yes, that's all right.

21 Q. Okay. As you may have noticed there
22 is a Court reporter here, Ms. Klein. Ms. Klein

1 is going to be taken down everything that I am
2 saying as well as everything that you are saying,
3 and you heard her mention earlier it would be
4 helpful if we both speak slowly. Is that okay
5 with you?

6 A. Yes, that's okay with me. Is this
7 speed correct? Okay.

8 Q. And also, because she needs to take
9 down everything we are both saying, we need to
10 have verbal statements on the record. So today
11 can you make sure to give me verbal responses to
12 the questions that I will be asking you?

13 A. Yes. I will make every effort to
14 give you a verbal response to any questions that
15 you ask me.

16 Q. And also it would be helpful for Ms.
17 Klein if we don't talk over each other. I will
18 try to do my best not to talk over you. Can you
19 try to do your best not to talk over me?

20 A. Absolutely. I will do my best.

21 Q. Wonderful. I typically take breaks
22 every hour or so. If you need a break before

1 that, for any reason, please feel free to let me
2 know.

3 A. Yes.

4 Q. The only thing I would ask is if we
5 are in the middle of a question, I just would
6 like you to fully answer a question before we go
7 on the break. Is that okay?

8 A. Yes.

9 Q. From time to time you may hear your
10 Lawyer, Mr. Tuminaro, make objections to some of
11 the questions that I am asking. However, unless
12 he specifically instructs you not to answer a
13 question, I still need an answer to the question.
14 Can you do that for me?

15 A. Yes, I will answer the questions
16 unless advised not to by my Counsel.

17 Q. Great. The last thing is that the
18 Patent Trial and Appeal Board has a rule that
19 prohibits Witnesses from talking about their
20 testimony with their Lawyers while a deposition
21 is going on, and that includes during the breaks.
22 Will you abide by that rule today?

1 A. Yes, I will obey by that rule today.

2 Q. Thank you. Sir, what did you do to
3 prepare for today's deposition?

4 A. For today's deposition I had several
5 discussions with the Attorneys team. Like stated
6 before, I reviewed the specifications listed as
7 Exhibits in my Declaration. I also reviewed
8 Declarations for -- reviewed the perforce logs to
9 make sure that all of the dates and change list
10 numbers were correct as best to my knowledge and
11 obviously, like I said, reviewed the Declaration
12 and also reviewed a little bit of the RTL code
13 that was created at the time.

14 Q. When you say you reviewed the RTL
15 code that was created at the time, what are you
16 referring to?

17 A. I am referring to the
18 sq-thread_arb.v file which is presented as an
19 Exhibit to 074 and 2097 in my Declarations.

20 Q. So did you review any other RTL code
21 other than the Exhibits that are in your
22 Declarations?

1 MR. TUMINARO: Objection. Form.

2 THE WITNESS: Not that I recall, no.

3 BY MR. NESE:

4 Q. Okay. You also said you had
5 discussions with your Lawyers, and I don't want
6 you to reveal any of the substance of the
7 discussions that you had with your Lawyers, but
8 can you tell me who you met with?

9 A. As best of my knowledge, I met with
10 everyone in the room today. More often with
11 Jonathan, because he was my primary contact, but
12 I had like discussions with every Lawyer present
13 in the room today. Bryan, Tyler, Aaron and
14 Jonathan.

15 Q. Except for me; right? We didn't
16 have any discussions before this; right?

17 A. Outside of today, no. I have never
18 talked to you before.

19 Q. You haven't had the pleasure yet.

20 A. Not yet.

21 Q. Did you meet with any other Lawyers
22 other than the four Attorneys who are

1 representing ATI Technologies here today?

2 MR. TUMINARO: Objection. Form.

3 THE WITNESS: I had some discussions
4 with the internal Counsel of AMD, which I don't
5 know if they are Lawyers or not. Probably, but
6 outside of this Counsel and the AMD
7 representative of the legal departments; no, I
8 did not have any other discussions that I recall.

9 BY MR. NESE:

10 Q. And when did you have these meetings
11 with your Lawyers to prepare for your deposition
12 today?

13 A. We met once in person last year in
14 Montreal, then two more times at my house. If I
15 recall correctly it was some time last year and
16 the year before. And we also met yesterday again
17 in Montreal.

18 Q. And was it Mr. Tuminaro that you met
19 with a year ago in Montreal?

20 MR. TUMINARO: Objection to the
21 extent it calls for work product, and I am going
22 to instruct the Witness not to answer.

1 THE WITNESS: I am going to follow
2 my legal counsel and not answer that question.

3 BY MR. NESE:

4 Q. Are you currently employed?

5 A. Yes, I am currently employed.

6 Q. Who is your current employer?

7 A. My current employer is AMD
8 Incorporated in Markham -- Toronto, Ontario.

9 Q. And what is your current position at
10 AMD?

11 A. My current position is a fellow
12 position in hardware graphics architecture.

13 Q. And what are your current
14 responsibilities as a fellow in hardware graphics
15 and architecture?

16 A. My current responsibilities include
17 specifying and measuring performance of the
18 various graphics products that AMD does today. I
19 am also responsible to answer questions by
20 customers and meet with them to go over hardware
21 graphic specifications. I am also the primary
22 contact for the graphics team to the internal AMD

1 APU team, so to understand and answer any
2 questions the SOC teams might have in the --
3 during the creation of the SOC's. And I am
4 responsible to give the executive boards as well
5 as AMD executives performance, power and area
6 estimates for a variety of the graphics
7 processors that AMD develops internally and
8 externally.

9 MR. TUMINARO: Bryan, at this time I
10 am going to designate the transcript confidential
11 under the Protective Order, to the extent
12 confidential information is coming up.

13 MR. NESE: Okay.

14

15 BY MR. NESE:

16 Q. What do you mean by SOC's?

17 A. So SOC is an acronym that means
18 system on a chip. It's a new flavour of graphic
19 -- of chips that we do at AMD where everything
20 from the CPU to the graphic core to multimedia
21 components is integrated into a single silicon
22 device to save costs, and area and power.

1 Q. Do your current responsibilities as
2 a fellow in hardware, graphics and architecture
3 require the writing of source code?

4 A. My current responsibilities do not
5 require me to write any RTL source code nor C sim
6 per se;no -- C simulation -- C++.

7 Q. How long have you had the position
8 of a fellow in hardware, graphics and
9 architecture?

10 A. I believe, if I am recalling
11 correctly, I was promoted in September 2013.

12 Q. When did you begin working for AMD?

13 A. I started working for AMD in
14 September of 2000 right out of school, where I
15 moved to Boston to work for the Marlboro office.
16 Actually, back then it was called ATI
17 Technologies, to be correct.

18 Q. Thank you, and I understand the two
19 companies merged in 2006. And at that time did
20 you begin working for AMD?

21 A. So to be completely fair, I was an
22 ATI employee from September 2002 to January --

1 sorry -- from September 2000 to January 2003, at
2 which point I moved to Montreal and became a
3 contractor who worked for ATI but as an external
4 contractor. And then in September of 2007, if
5 memory serves me right, then AMD, which at the
6 time bought ATI before, rehired me as a permanent
7 employee from Markham.

8 Q. So you mentioned you began working
9 for ATI right out of school. Do you hold any
10 degrees?

11 A. I hold two degrees. One of them is
12 an engineering degree in computer science from
13 the Ecole Polytechnique of Montreal right here,
14 and the second degree that I own is a master's
15 degree in computer graphics from the University
16 of Montreal.

17 Q. And when did you get your
18 engineering degree in computer science?

19 A. So my degree in computer engineering
20 and computer science would have been granted
21 around June of 1998.

22 Q. And it that when you got your ring

1 on the pinky finger of your working hand?

2 A. That is about when I got my ring,
3 maybe a bit before, because the ceremony occurs a
4 bit before the graduation.

5 Q. And after June 1998 did you go to
6 grad school full-time, working on your masters?

7 A. Yes. Right after I was -- I
8 received my degree from Ecole Polytechnique I
9 joined full-time the computer science lab in
10 University of Montreal to work on my masters for
11 two years.

12 Q. Mr. Lefebvre, when did you first
13 hear about these proceedings?

14 A. I don't really recall the exact
15 date, to be honest. It -- yes. Probably two,
16 three years ago. Around that time. I cannot be
17 more precise than that. I don't really recall.

18 Q. How did you first hear about these
19 proceedings?

20 MR. TUMINARO: I am just going to
21 caution the Witness not to disclose the substance
22 of any communications you may have had with

1 Counsel. You can answer how you learned about
2 these proceedings.

3 THE WITNESS: If memory serves, I
4 think it's either Jonathan or Bryan that called a
5 meeting through AMD legal department that I was
6 needed to, you know, depose, to talk about --

7 MR. TUMINARO: Don't talk about the
8 substance. Just how did you learn about it.

9 THE WITNESS: Yes.

10 BY MR. NESE:

11 Q. You believe it was either Mr.
12 Mechell or Mr. Tuminaro that first told you about
13 these proceedings two to three years ago. Is
14 that right?

15 A. That is I what I recall; yes.

16 Q. I would like to talk about the
17 industry you are involved in for a little bit.
18 Do you have an understanding of how graphics
19 processors are designed?

20 A. I have a very good idea of how
21 graphics processors are designed; yes, given this
22 is what we have been doing for 15 years now.

1 Q. And can you walk me through how
2 engineers typically design a graphics processor?

3 MR. TUMINARO: Objection. Form.

4 THE WITNESS: So the typical flow of
5 development is the writing -- in development
6 starts with the writing of architectural
7 specifications where architects meet and discuss,
8 you know, the various features that are needed in
9 the chip. After specifications are drafted we go
10 and write C++ code to simulate these
11 specifications and start understanding the rules
12 and capabilities, and at the same time RTL
13 developers start to write the register transfer
14 layer code for the chip. This code is then
15 synthesized and turned into what we call gate
16 level net lists, which are sent to physical
17 design for place and route, and finally send to
18 Fab's for fabrication.

19 BY MR. NESE:

20 Q. So you mentioned that there are --
21 there is C++ code for simulation. Is that right?

22 A. That is correct. AMD uses a C++

1 model that we call the reference model to be used
2 as a check environment so that the people that
3 write the RTL code can verify for themselves
4 against a golden model.

5 Q. You also mentioned that there is
6 register transfer level code written, RTL. Is
7 that right?

8 A. Yes. In order to produce a chip the
9 main element that is needed is the source
10 register transfer layer code.

11 Q. Will the same engineer or a group of
12 engineers usually write -- let me start over. My
13 apologies. Will the same engineer or engineering
14 team write both the C++ code and the RTL code?

15 A. At AMD we strongly try not to, so
16 that the same person cannot introduce the same
17 error in both the register transfer layer and the
18 code that is used to validate that code. So
19 typically the architect is the person that's
20 going to write the specification as well as the C
21 simulation version of that block, and another
22 person or another group of persons would write

1 the register transfer layer.

2 Q. I would like to know more about this
3 synthesis process that you described. Can you
4 give me some more detail about what's involved in
5 the gate level net list?

6 MR. TUMINARO: Objection, form.

7 THE WITNESS: Synthesis is a process
8 -- is an automated process by which a tool takes
9 the register transfer layer source code and
10 transforms it into gates which are, you know,
11 "and gates", or "or gates" or whatever gates are
12 available into the physical library that the PD
13 team will use to fabricate the chip. This flow
14 is fully automated, and there is no human
15 intervention needed to go from the RTL to the
16 gate level simulation. There is also a formal
17 validation tool that is provided by the company
18 that does the synthesis tool to formally validate
19 that the generated gates are equivalent to the
20 RTL code.

21 BY MR. NESE:

22 Q. How long does this synthesis process

1 take?

2 A. The synthesis time varies based on
3 the size of each block. It can go from anywhere
4 between one hour to 24 hours, depending on really
5 the size of the design that you are trying to
6 synthesize.

7 Q. And how does a company know that its
8 RTL code has been synthesized properly?

9 MR. TUMINARO: Objection, form.

10 THE WITNESS: Like I said, the
11 company that provides the synthesis tool also
12 provides a formal equivalence tool that verifies
13 -- that the generated gates are fully -- formally
14 equivalent to the RTL code. So after the
15 synthesis tool is run, we run this tool and, if
16 any errors or any issues are found, then the tool
17 is flagging them and you know, we file a bug to
18 the company that writes the synthesis tool so
19 that it can be fixed. I mean, once you pass the
20 formal compliance tool you are guaranteed that
21 the gates that you generated are equivalent to
22 the RTL.

1 BY MR. NESE:

2 Q. So if the compliance tool finds a
3 bug, who fixes it? Is it the team that wrote the
4 RTL code, or is it synthesis team, the validation
5 team, the Fab?

6 A. So typically the tool will just file
7 warnings that -- meaning that some gates are --
8 could be different than what the code really
9 wanted to do. So you can go two ways with this.
10 Once you find one of this, the RTL code team
11 could just rewrite the portion of the code that
12 is problematic in such a way that it's simpler to
13 synthesize and did not raise this issue. We have
14 also found issues with the tool itself, in which
15 case the company that provides the tool needs to
16 go and fix the issue in the tool.

17 Q. In a typical design process how
18 often does the validation tool find a bug and
19 then that requires the RTL team to rewrite some
20 of the code?

21 A. I don't really know how often. I
22 know it occurs, but since I was not the person

1 writing the actual RTL code, I typically don't
2 deal a lot with these types of issues. They are
3 mostly dealt with by the design RTL team. I know
4 these issues occur, but I can't provide you with
5 an actual number as, like I said, this is not my
6 speciality.

7 Q. So after the synthesis you have this
8 gate level net list. And is there a name for
9 that file?

10 A. We just typically call it the net
11 list.

12 Q. Okay.

13 A. With like a number, so that people
14 know which net list we are talking about.

15 Q. And is it the net list that get sent
16 to the Fab for reduction to silicon?

17 A. No. So basically the net list is
18 just the list of gates and the connectivity
19 between those gates. There still needs to be a
20 place and route flow that needs to be provided to
21 them. So these gates present in the net list get
22 placed into the area by a physical design team so

1 that fabrication can occur. So there is a PD
2 step that is required to place and route those
3 net lists before fabrication. That process is
4 not making any modifications to either the
5 connectivity or the type of cells used. It's
6 really just the process by which the gates
7 present in a net list are placed in a 2D map so
8 that fabrication can occur.

9 Q. So to put things maybe in a
10 mechanical engineering term that I can
11 understand, would it be like creating a blueprint
12 of the chip?

13 MR. TUMINARO: Objection. Form.

14 THE WITNESS: It is creating a 2D
15 representation of the cells in, you know, a map
16 of the chip for which in each coordinates you can
17 place only one gate and so you need -- given the
18 list of gates that you have in the net list,
19 someone needs to pick a place for each of these
20 gates based on the connectivity so that, you know
21 the rule of -- that only one gate can be present
22 in any 2D physical location on the chip is

1 obeyed.

2 BY MR. NESE:

3 Q. And does the Fab use that file to
4 then start production of the chip?

5 A. Yes. It's my understanding that the
6 fab uses these files that we call them -- and we
7 call them tape out files to start the fabrication
8 of the chip.

9 Q. What is a GDS2 file?

10 A. That is, to my knowledge, this tape
11 out file that we just discussed.

12 Q. And how is it again that the RTL
13 file get converted into a GDS2 file?

14 A. Like discussed previously, the first
15 step is to run the synthesis tool, which is an
16 automated tool that takes the RTL file and
17 generates gate level net lists for each of the
18 blocks of the file. And these gate level net
19 list files are then turned over to the PD team
20 which are going to place these gates on a 2D map
21 and generate the GDS files to be sent to the fab.

22 Q. So how does the PD team place the

1 gate on a 2D map to generate the GDS file?

2 A. Again, I am not an expert in PD.
3 That's really a job on its own, but my
4 understanding is that given the connectivity and
5 the type of cells that are present in the net
6 list, they have to obey the rule that only one
7 cell can be present in any physical location. So
8 they start with a blank canvas of silicon, and
9 then they have to place all the cells or the
10 gates that are present in the net list onto that
11 canvas so that the GDS file can be generated and
12 sent to the Fab. It's really a process that we
13 really call place and route, because it's really
14 just placing the cells and making sure there is a
15 route between all the connections that are
16 specified in the net list.

17 Q. Is the PD team manually doing that?

18 A. The start process is automated, so
19 the PD tools can do a first job of trying to
20 place the cells, but a lot of the PD work is
21 manual, unfortunately, and so they need to go and
22 tweak the placement of the cells to find the

1 ideal map that gives them the smallest area
2 without having congestion issues, because you
3 cannot do like 20 wires in the same place. There
4 is only one.

5 Q. How long does that place and route
6 process take typically?

7 A. Place and route? Again, it depends
8 on the size of the block and the complexity of
9 that block, so the amount of connectivity that
10 needs to be done and the number of cells you are
11 trying to place. I would say, if I recall
12 correctly, it's about a month or two of work for
13 every block. And a lot of the teams work on each
14 block in parallel, so you are talking about one
15 to two months of schedule time to do the full
16 place and route of a chip.

17 Q. And how many engineers would
18 typically be involved in that process?

19 A. Again, I am going to talk from my
20 knowledge, and I am definitely not an expert in
21 PD. I don't claim to be one. My understanding
22 is that it's at least one or two persons per

1 block of the chip.

2 Q. I would like to talk about your time
3 at ATI now. What was the first project you
4 worked on at ATI?

5 A. The very first project I worked on
6 at ATI was the R400 chip graphics processor.

7 Q. And how long were you working on the
8 R400 chip?

9 A. I started working on the R400 right
10 when I joined ATI and, I would say, worked on --
11 I mean, that was my sole responsibility all the
12 way until the project was converted into the
13 Xenos program, on which I continued to work on
14 until it got taped out. If memory serves, that's
15 around 2004, 2005, around these dates, but it's
16 far away.

17 Q. And you first started at ATI in
18 2001? Am I remembering that correctly?

19 A. I first started at ATI in September
20 of 2000.

21 Q. Was there a lead designer on the
22 R400 project?

1 A. My recollection of this was that
2 responsibility was shared between Steve Morein
3 and Andrew Gruber.

4 Q. So were Mr. Morein and Mr. Gruber
5 the lead designers for the R400 project?

6 A. I wouldn't call them "lead
7 designers", but they were definitely the lead
8 architects which would, you know, define the main
9 blocks, the infrastructure and the connectivity.

10 Q. So during 2001 what percentage of
11 your time working at ATI was spent working on the
12 R400 project?

13 A. 100 percent.

14 Q. Is that true for 2002 as well?

15 A. Like stated previously, R400/Xenos
16 was my sole responsibility at the time. So I did
17 not participate in any other programs during that
18 time.

19 Q. At what point did you start working
20 on the Xenos chip?

21 A. I believe it was some time in late
22 2003, 2004. I mean, for us the transition was

1 seamless because it was the exact same design, so
2 I don't have a firm recollection on the
3 transition, because for me, as the SQ lead, the
4 design was the exact same, identical. So there
5 was nothing really for me to do to accommodate
6 for this new design, for this new chip. I just
7 continued working on the sequencer.

8 Q. How is the Xenos chip different from
9 the R400 project?

10 MR. TUMINARO: I am going to object.
11 To the extent it call for third-party
12 confidential information, I will caution the
13 Witness not to disclose any third-party
14 confidential information.

15 THE WITNESS: I can't really answer
16 that question without giving confidential
17 information from our external customer.

18 BY MR. NESE:

19 Q. Okay. Fair enough. So I believe
20 you mentioned earlier that 100 percent of your
21 time at ATI was spent working on the R400 project
22 and the Xenos project between 2000 and, let's

1 just say, 2004. Is that right?

2 A. Yes, that is right. Obviously, I
3 mean, there are some training tasks that we are
4 required to take as employees or HR tasks, but
5 all of my technical time was spent on working on
6 the R400/Xenos during that time.

7 Q. And how do you know that for sure?

8 A. Like I said before, I was hired for
9 the R400, so that's my recollection of what I
10 did. I mean, it's a long time ago. I don't
11 remember working on anything else, and the whole
12 office at the time was also pretty much working
13 on the R400 as well, because the other chips were
14 done on the West Coast, which was a completely
15 different team. And so I am pretty confident
16 that the R400 and the Xenos chips were the only
17 things I worked on during that time frame.

18 Q. Are you relying on anything else
19 other than your own recollection to be confident
20 those were the only projects you were working on
21 at the time?

22 A. So I am also relying; yes, on the

1 log files from our perforce depot server, which
2 is a file revision control tool which logs all of
3 the activity on any given files of the project,
4 logs who wrote any document, what changed within
5 that document, and the time and date of every
6 entry.

7 Q. Did you look for perforce log files
8 from 2000 to 2004 other than the log files
9 associated with the R400 Xenos project?

10 MR. TUMINARO: I am going to object
11 to the extent it calls for work product. Don't
12 disclose anything you may have done at the
13 direction of Counsel.

14 THE WITNESS: I don't recall looking
15 at perforce log files other than during, you
16 know, the log files that are presented here in my
17 deposition. After I transitioned to other
18 programs, then obviously I started working on
19 other projects, but no, I don't recall working on
20 any other log files other than those pertaining
21 to the R400 project.

22 BY MR. NESE:

1 Q. Did you take any vacations from 2000
2 to 2004 while you were at ATI?

3 A. Yes, I did about three -- 15 days of
4 vacation every year.

5 Q. And when were those vacations in
6 2001?

7 A. In 2001 those vacations were around
8 the spring timeframe where I went to Hawaii.

9 Q. How long were you in Hawaii?

10 A. If I recall correctly, about a week
11 and a half or so.

12 Q. Was that your only vacation in 2001?

13 A. That was the longest that I recall.
14 Like I said, I typically tried to take all my
15 vacations, so I must have taken other days here
16 and there. I don't recall exactly where or when.
17 Probably some at Christmas.

18 Q. What about in 2002? Did you take a
19 vacation then?

20 A. 2002? I don't recall exactly when.
21 Probably in the summer but, like I said, I tried
22 to take all my vacations yearly, so about 15 days

1 every year.

2 Q. And did you take 15 days vacation in
3 2003 as well?

4 A. I don't recall otherwise. Like I
5 said, I mean, yes. I think -- I think I try to
6 take them all all the time or else I lose them.

7 Q. Do you remember when your vacations
8 were in 2003?

9 A. Probably. I mean, at least a couple
10 of days at Christmas, around Christmas, and
11 either in 2002 or 2003, I know that I went to
12 Europe, so that would have accounted for another
13 week around September. Also in 2002 my first
14 girl was born in February, so I would have taken
15 four days then.

16 Q. Do you know whether Steve Morein was
17 working on the R400 project 100 percent of the
18 time?

19 A. I cannot attest that he was working
20 on it 100 percent of the time because I don't
21 know his full schedule. I do know he was working
22 on it a lot because that was his project and he

1 was really working on it a lot. I can't say for
2 sure it was 100 percent of the time or not. I
3 don't know his schedule.

4 Q. Do you know whether he had other
5 projects at the time?

6 A. I do not know.

7 Q. And what about Mr. Andy Gruber? Do
8 you know whether Mr. Gruber was working on the
9 R400 project 100 percent of his time from 2000 to
10 2004?

11 A. Mr. Gruber -- it is the same thing
12 than for Mr. Morein. I know he was working a lot
13 on the R400, and we collaborated a lot on the
14 sequencer because he was doing the shader pipe
15 architecture, so we had lots of collaborations,
16 lots of meetings. I don't remember or know if he
17 had any other projects that he was tied to other
18 than the R400.

19 Q. Was Andy Skende working on any
20 projects other on the R400 project at the time?

21 A. I believe that Andy Skende very
22 early was working on the R200 project, which was

1 the chip that ATI was doing before I joined, but
2 once Andy transitioned to the R400 shader pipe,
3 which I don't remember exactly when that
4 occurred, I believe this was his full-time work
5 task.

6 Q. What makes you believe that this was
7 his full-time work task?

8 A. Again, I cannot guarantee his
9 schedule because, you know, I can only tell you
10 what I have been doing. But we had very, very
11 many interactions with Andy, because he was the
12 shader pipe designer, and helped him a lot with
13 the shader pipe C code implementation, so the
14 verification model. And based on these
15 interactions, I know if Andy was not working on
16 R400 full-time, he was working on it a lot of the
17 time.

18 Q. But it's possible he was working on
19 other projects too; right?

20 A. Yes, it is possible that he was
21 working on other things that I was not aware of.

22 Q. And it's possible Mr. Morein was

1 working on other projects at the time too, isn't
2 it?

3 A. Yes. I am not, you know, keeping
4 track of the calendar of Mr. Morein, but I can
5 tell you again that, given the number of
6 interactions we have had -- I have had with Andy
7 Skende, Steve Morein and Andy Gruber, they were
8 dedicating a lot of their time to the R400
9 project, to the extent I would be pretty
10 comfortable saying if it wasn't the sole program
11 they were working on, it was very close to be.

12 Q. It's also possible that Mr. Gruber
13 was working on other projects at the time, isn't
14 it?

15 MR. TUMINARO: Objection. Asked and
16 answered.

17 THE WITNESS: Yes. Like I stated
18 before, I do not control the calendar of Mr.
19 Gruber, but I had several interactions with Andy
20 Gruber, and he was sitting right next to me
21 across the hall. I have been in very many
22 interactions and, if the R400 program was not his

1 sole responsibility, he was certainly close to
2 be.

3 BY MR. NESE:

4 Q. Let's take a break.

5 BY THE VIDEOGRAPHER: Going off the
6 record at 10:01 a.m.

7 BY THE VIDEOGRAPHER: Going back on
8 the record at 10:11 a.m.

9 BY MR. NESE:

10 Q. Okay. Welcome back.

11 A. Thank you.

12 Q. We have been talking about the R400
13 project. What is the R400 project?

14 A. The R400 project is a GPU project
15 that ATI was working on at the time, trying to
16 create the next GPU for the company graphics
17 processor unit.

18 Q. Was there an R300 project?

19 MR. TUMINARO: Objection. Outside
20 the scope. You can answer the question.

21 THE WITNESS: Yes, there was an R300
22 project that was being developed by the West

1 Coast team.

2 BY MR. NESE:

3 Q. Do you know anything about the R300
4 project?

5 A. I know some very little details.
6 The one thing I do know is that we re-used the
7 base architecture for the sequencer as a starting
8 point, so I know a little bit about that part of
9 the R300 design but, outside of that, not a lot
10 more.

11 Q. How is the R300 sequencer design
12 like the R400 sequencer design?

13 MR. TUMINARO: Objection, form.

14 THE WITNESS: The R300 design is
15 using clauses like the ones presented in figure
16 -- on page six of the 871 Declaration.

17

18 BY MR. NESE:

19 Q. So I am sorry. You are referring to
20 Exhibit 2?

21 A. Exhibit 2, yes.

22 Q. Okay.

1 A. The pixel shader of the R300 was
2 using the same trickle-down flow where pixels
3 would flow down a set of clauses and FIFO's in
4 between. And so we re-used that concept when we
5 established the R400 architecture of the
6 sequencer as a base line.

7 Q. How did you modify that base line
8 for the sequencer for the R400 project?

9 A. So the changes were fairly
10 extensive, because we had to modify the sequencer
11 which was used in a non-unified shader
12 architecture to be operable in a unified shader
13 architecture. So we had to have several layers
14 of arbitration to be able to send both vertex
15 data and pixel data to that sequencer. We also
16 extended the design to support more clauses than
17 the R300 did, and I believe we also extended the
18 control flow, which is the program that runs the
19 shader to be more flexible and have more options
20 than the R300 would have had.

21 Q. How many clauses did the R300
22 support?

1 A. I don't recall the exact number, but
2 I believe it to be around three or four.

3 Q. Do you know whether the R300 was
4 ever commercialized?

5 A. Yes, the R300 was commercialized.

6 Q. Do you know the name of the chip?

7 MR. TUMINARO: Objection.

8 Relevance.

9 THE WITNESS: I have terrible,
10 terrible knowledge of the commercial names of our
11 chips even today, so I do not know the commercial
12 name of that chip. I just know it was
13 commercialized.

14 BY MR. NESE:

15 Q. That's okay. You mentioned a moment
16 ago a unified shader. What is a unified shader?

17 A. A unified shader is a novel concept
18 that was introduced in the R400 chip, and the
19 idea behind the unified shader is to reuse the
20 most expensive resources of the chip, which are
21 the shader core shader pipeline as well as the
22 texture infrastructure -- sequencer register

1 files. And because there is so much cost into
2 the shader portion of the chip, create only one
3 version of that shader core and be able to reuse
4 it for both vertices and pixels instead of having
5 two different implementations of the vertex
6 shader and the pixel shader like were done in
7 previous chips.

8 Q. So what does "shader" mean?

9 A. Shader typically refers to the
10 program that we run to either compute position,
11 attributes for vertices or colour for vertices
12 or, in the case of pixel, is a case we run on
13 every pixel to generate the colour of the pixels
14 once they are on the screen.

15 Q. Do you know what a partial unified
16 shader is?

17 A. I would have no idea what -- I don't
18 have any idea what this would mean, no.

19 MR. NESE: I would like to mark as
20 Exhibit 4 Exhibit ATI 2040 in IPR 2015 325.

21 Exhibit 4 was marked for
22 identification.

1 BY MR. NESE:

2 Q. Mr. Lefebvre, have you seen
3 Exhibit 4 before?

4 A. Yes, this is the R400 architecture
5 proposal from Steve Morein.

6 Q. And Steve Morein wrote this
7 document; correct?

8 A. It is my understanding that Steve
9 Morein wrote this document, yes.

10 Q. Would you turn to page nine of
11 Exhibit 4, please, and let me know when you are
12 there.

13 A. I am on page nine.

14 Q. There is a line on page nine that
15 reads:

16 "The unified shader is based
17 on the R300 partially unified
18 shader."

19 Do you see that?

20 A. Yes, I see the line.

21 Q. Okay. Reading that line and the
22 surrounding text, do you have any understanding

1 of what a partially unified shader refers to?

2 A. Well, not having any real knowledge
3 of the R300 design, I do not understand what the
4 author is meaning by the R300 partially unified
5 shader. As far as I knew, the design of the
6 unified shader is based on the pixel shader
7 portion of the R300, which may or may not have
8 been used for other things. I wouldn't know.

9 Q. You can put Exhibit 4 aside, sir. I
10 would like you to take out Exhibit 1, which is
11 your Declaration in the 325 proceeding. And
12 please turn to paragraph four, which is on page
13 one, I believe.

14 A. Yes.

15 Q. The first line of paragraph four you
16 say: "The R400 includes many different
17 functional blocks." Did I read that right?

18 A. Yes.

19 Q. What do you mean by "functional
20 blocks"?

21 A. I mean blocks that perform different
22 functions, such as the sequencer which is

1 operative to run the shader of the pixels and the
2 vertices; the shader pipe itself, which is the
3 block that does the math. The primitive
4 assembly, which is the block that assembles the
5 primitives, et cetera.

6 Q. So does each functional block have a
7 separate code file in RTL?

8 A. Each functional block has a complete
9 hierarchy of RTL code files associated with it,
10 yes.

11 Q. Do any of the functional blocks
12 share code files?

13 A. Some RTL files are used across
14 different functional blocks. One example of
15 that, for example, is an FIFO. We have a generic
16 RTL module file that implements a FIFO design.
17 So typically, when the block needs an FIFO,
18 instead of re-implementing the FIFO, they use the
19 generic version of the FIFO that ATI has to
20 implement the FIFO, so they initiate a common
21 FIFO design.

22 Q. How many functional blocks were in

1 the R400 project?

2 A. Quite a bit, and you can have a
3 small view of those blocks on the picture on page
4 two of the Exhibit 1 where, you know, the CP,
5 PA/SC, RBBM, MH, memory controller, SP/SQ. Those
6 are all functional blocks.

7 Q. Were there more functional blocks in
8 the R400 project other than what's shown on page
9 two of Exhibit 1?

10 A. I think those were the main ones.
11 There could have been more minor ones that I
12 don't recall, but those were the main blocks of
13 the R400.

14 Q. Which of those blocks, if any, did
15 you work on?

16 A. So I started working in 2000 on the
17 SC, scan converter, before it got transferred to
18 Orlando, and I also worked on the sequencer and
19 shader pipe blocks and also, towards the end of
20 the project, worked on the SX block. This is the
21 shader export block.

22 Q. So which of these blocks are

1 involved in the unified shader?

2 MR. TUMINARO: Objection, form.

3 THE WITNESS: The blocks inside the
4 unified shader are the SP/SQ, SX, TC/TP blocks,
5 but all of the blocks that you are seeing on this
6 slide interact with the unified shader in some
7 way, shape or form.

8 BY MR. NESE:

9 Q. What do you mean by the blocks
10 inside the unified shader are the SP/SQ, SX,
11 TC/TP blocks?

12 A. To the best of my recollection,
13 those are the blocks that are re-used for both
14 vertices and pixels, so those are the blocks that
15 I personally consider as part of the unified
16 shader complex. Other people may have different
17 opinions, depending on the interactions of the
18 blocks. Like I said, the R400 is really a whole,
19 and any blocks that really connect to the unified
20 shader need to be aware of it, because they need
21 to modify their interactions based on the fact
22 that it's a unified shader and not two shaders

1 back to back. So my definition of the unified
2 shader is the blocks that process both pixels and
3 vertices.

4 Q. Are any of these other blocks on
5 page two of Exhibit 1 involved in processing both
6 pixels and vertices?

7 A. The -- it depends on your
8 definition.

9 Q. Well, let's take your definition.

10 A. Right.

11 MR. TUMINARO: Objection, form.

12 THE WITNESS: The XP, for example,
13 is the control processor and that's -- it's the
14 first block on the left. It's not aware of
15 pixels or vertices. It processes packets and
16 sends them to the chip. Similarly, the memory
17 hub or memory controllers, they only process
18 memory transactions, and they don't make the
19 difference between pixels and vertices. To them
20 memory transactions are memory transactions. Of
21 the blocks that actually do 3D rendering, the PA
22 is processing the primitives, so that would be

1 the vertices. The SC is converting those
2 primitives into pixels. And then you have the
3 blocks of the shader complex that can run shader
4 on either type of data: Pixels or vertices.

5 BY MR. NESE:

6 Q. So sticking with your definition of
7 unified shader, is the memory controller block
8 part of the unified shader?

9 A. Like I said before, because the
10 memory controller is processing memory
11 transactions, which is just an address and data,
12 and does not care if it's coming from a vertex or
13 pixel, I would not consider the memory controller
14 piece to be part of the unified shader complex.
15 However, it is needed and is connected to the
16 unified shader complex in order for it to do
17 memory operations.

18 Q. And what about the control
19 processor? I understand that that may interact
20 with the unified shader, taking again your
21 definition, but is the control processor part of
22 the unified shader?

1 A. So again, the control processor is
2 part of the R400 chip and is definitely needed
3 for the unified shader to see any data, because
4 it is the entry point of the chip that's the only
5 block that really talks to the driver. But I
6 would not consider it to be part of the unified
7 shader complex.

8 Q. Let's talk about the sequencer
9 block. What are the functions of the -- excuse
10 me. What are the functions performed by the
11 sequencer block?

12 A. So the sequencer can be seen as the
13 heart of the chip. It is the block that will
14 arbitrate between pixels and vertices to decide
15 which ones get to go next into the unified shader
16 complex. It's also storing all of the state
17 information between all of the vertices and
18 pixels that are currently executing their shader
19 program, and is responsible for executing or
20 actually sending the instructions to either the
21 SP or the texture to run either the vertex shader
22 programs or the pixel shader programs on the

1 collective pixels or vertices in the unified
2 shader complex. It allocates and schedules also
3 rights to temporary storage that are written to
4 by the vertex shader to store intermediate data
5 between vertices and pixels, and also writes to
6 the output buffers of the chip so that pixels can
7 be sent to the frame buffer.

8 Q. Are any of the functional blocks on
9 page two of Exhibit 1 arbitrating between pixels
10 and vertices?

11 A. As best I can remember, the
12 sequencer is the only block that really
13 arbitrates between pixels and vertices. Like I
14 said, I mean, the memory controller, not knowing
15 what it's being sent to, will perform arbitration
16 between memory transactions, but I would not call
17 this arbitrating between pixels and vertices, but
18 just ordering memory transactions of some sort.

19 Q. I think you said another function of
20 the sequencer block is to send instructions to
21 the shader pipe for executing programs. Did I get
22 that right?

1 A. So the sequencer has a memory inside
2 it called the instruction store, which collects
3 all of the instructions that are needed to run a
4 particular shader, whether it is a pixel shader
5 or a vertex shader, and one of its roles is when
6 that instruction is an ALU instruction, is to
7 send that one instruction, one by one, to the
8 shader pipes along with the control relative to
9 that information meaning, you know, the GPR
10 addresses that conform to that instruction so the
11 shader pipe can execute the ALU instruction.

12 Q. Okay. Do any of the other
13 functional blocks on page two of Exhibit 1
14 perform that function that you just described?

15 A. To my knowledge, the sequencer is
16 the only block that has an instruction store, and
17 reads that and sends that information to the
18 shader pipe.

19 Q. I would like to talk about the
20 shader pipe block. What is the function -- what
21 are the functions being performed by the shader
22 pipe?

1 A. So the shader pipe is the block that
2 is responsible to store all the data that any
3 given pixels or vertex would need. Like that's
4 where the GPR's are, the general purpose
5 registers where the data is stored to operate on.
6 So it is a repository of that data, and one of
7 its main roles is to perform ALU operations on
8 that data. And ALU operations could mean: Add,
9 subtract or any ALU operations that, you know,
10 are specified in the R400 shader pipe
11 specification.

12 Q. You said one of the main roles of
13 the shader pipe is to perform ALU operations;
14 correct?

15 A. Yes. One of the main roles of the
16 shader pipe is to perform the ALU operations.
17 Its other role, because it has the register files
18 is to, when instructed by the sequencer, submit
19 the addresses needed for a texture pipe operation
20 or a vertex operation to said texture pipe, and
21 collect that data when it comes back from memory.

22 Q. So the shader pipe is performing

1 both ALU operations and texture operations?

2 A. No.

3 MR. TUMINARO: Objection. Form.

4 THE WITNESS: The shader pipe only
5 performs ALU operations, but because the register
6 files are inside the shader pipe, the sequencer
7 can instruct the shader pipe to perform an ALU
8 operation or to read its GPR in order to perform
9 a texture operation.

10 BY MR. NESE:

11 Q. Are any of the other functional
12 blocks on page two of Exhibit 1, apart from the
13 sequencer and the shader pipe block, responsible
14 for performing ALU operations?

15 A. The ALU, the shader pipe is the only
16 block, to my knowledge, that can do programmable
17 ALU operations. There are other fixed function
18 blocks, for example, the PA, which is the fixed
19 function logic block that has fixed function
20 logic to perform some ALU operations like
21 computing a reciprocal in order to be able to
22 generate the -- based on output from the vertex

1 shader, compute the position of the vertices on
2 the screen. But this is not a programmable piece
3 of ALU. It's just fixed function, not logic that
4 happens to do ALU operations so, to my knowledge,
5 the SQ and SP is the only complex that can do
6 programmable ALU operations.

7 Q. And the PA only deals with
8 primitives. Is that right?

9 A. So the PA receives vertices from the
10 vertex shader and creates primitives based on
11 that data, yes.

12 Q. I believe you said you also did some
13 work on the shader export block. Is that right?

14 A. Yes. Towards the end of the program
15 I also did some work on the shader export block.

16 Q. What are the functions of the shader
17 export block?

18 A. The shade export block is the block
19 that receives either intermediate data from the
20 vertex shader, such as positions that are
21 computed in the vertex shader or attributes, and
22 stores them while pixels are generated, because

1 the pixels will source that data as part of their
2 input. And it's also the block that is
3 responsible to store data before it goes to the
4 render backends, which is the RB's in this block
5 diagram.

6 Q. I would like to talk about the work
7 you were doing on the sequencer block. Did you
8 write the emulator code for the sequencer block?

9 A. Yes. Part of my function as being
10 an architect for the sequencer, I had the
11 responsibility of both writing the specification
12 and the C code for the sequencer. We were a team
13 of people, so some other people might have done
14 some contribution in terms of when they find
15 bugs, or letting me know what various issues, but
16 so I was responsible for writing most of the
17 code. There could be some other people that
18 added, you know, a few words here and there
19 during the course of the program.

20 Q. How many other people were working
21 on the emulator codes with you for the sequencer
22 block?

1 A. I was the only one officially
2 assigned to the emulator code for the sequencer.
3 But part of the validation -- so the people that
4 wrote the tests for the chip which -- in order to
5 energize it and to test, sometimes, when they
6 find an issue that is very easy to fix like a
7 typo, they would go in and fix that block. But
8 they are not really the owners or they wouldn't
9 really contribute greatly to the code. I was
10 really the sole person writing new features and
11 making main updates to that source code base.

12 Q. So if there are any fixes that were
13 needed beyond something like a typo, someone on
14 your team might tell you about it and you would
15 personally write the code to fix that. Is that
16 right?

17 A. Yes. Typically what would happen
18 was that I would be made aware of a test that
19 would fail, and I would re-run it on my local
20 machine, reproduce the failure, and then debug it
21 and eventually fix the program in the code.

22 Q. Did you write any of the RTL code

1 for the sequencer block?

2 A. Like I said, at AMD we don't like to
3 mix and match the people that write the emulator
4 and the people that write the RTL. So in that
5 respect I did not write any of the RTL code, but
6 in the same way, as part of debugging, whenever
7 we found issues in the chip and the issue was
8 very simple to fix and I could identify it, I may
9 have done some minor tweaks to the RTL to fix
10 those issues when they were very, very simple or
11 typo-related kind of issues.

12 Q. So can you program in RTL?

13 A. Yes, I can program in RTL. I can do
14 fixes in RTL, and I can program in RTL. It's
15 part of my engineering formation, yes.

16 Q. But you didn't write any of the RTL
17 code for the R400 project?

18 A. That is correct. I did not write
19 any of the RTL code for the R400 project.

20 Q. Let's talk about the shader pipe
21 block. What -- were you also writing the
22 simulation code for the shader pipe block? I am

1 sorry. I misspoke. The emulation code.

2 A. I -- if I recall correctly -- again,
3 this is a long time ago. I started from a code
4 base that was provided to me by Andy Skende, and
5 I helped him whenever there were issues or bugs
6 to fix those issues in the SP code. So in the
7 emulation -- because the shader pipe does not
8 have any control, it's just a block that is
9 solely controlled by the SQ -- the shader pipe
10 was represented as a library of functions that
11 could be performed of ALU functions, and that
12 code resided into the sequencer repository, if
13 you will and, in that manner, whenever issues
14 were found with the precision of said ALU
15 operations, I would fix them directly and Andy
16 Skende would be the person really more working on
17 the RTL side of things.

18 Q. How about for the shader export
19 block? Did you write the emulation code for the
20 shader export block?

21 A. I remember writing some code, but I
22 do not remember if it was in the time period that

1 we are talking about here.

2 Q. Do you know who else was writing
3 emulation code for the export block?

4 A. If I remember correctly, Andy Skende
5 also contributed to the shader export block
6 emulation code.

7 Q. Other than Mr. Skende, was there
8 anyone else?

9 A. To the best of my memory, no, but we
10 could check the perforce logs to make sure.

11 Q. How many engineers were working on
12 the entire R400 project?

13 A. There was the whole Boston office or
14 Marlboro office, and also quite a few people from
15 Orlando. I would say at least 100 persons. I
16 cannot tell you. There is probably some blocks
17 and, you know, that I know exist, but I don't
18 know how many people were working on these blocks
19 because they were in Orlando and I was not
20 located next to them. So I know that, you know,
21 most of, if not all of the people in the Boston
22 Marlboro office were working on the R400 program.

1 Q. Were you responsible for managing
2 any of these engineers that were working on the
3 R400 project?

4 A. No, I did not manage anyone. I was
5 a technical person with nobody under my
6 responsibility.

7 Q. You didn't supervise anybody?

8 A. I did not directly supervise
9 anybody, but during the course of my work I
10 interacted a lot with other people on a technical
11 side. So I did not -- I was not responsible for
12 any performance evaluation or, you know,
13 management types of interactions with anyone, but
14 I had many technical interactions with very many
15 people in both Orlando and in Boston.

16 Q. How many of these engineers did you
17 personally work with on the R400 project?

18 A. Do you mean on site or do you mean
19 -- because I had like several meetings with
20 people in Orlando which I didn't see quite as
21 much as the people that I saw in Boston. So can
22 you be more precise into the question?

1 Q. Sure. You mentioned earlier that
2 you did have -- you interacted with a lot of
3 people on the technical side. I am just looking
4 for a rough estimate of how many people on the
5 R400 project you did interact with.

6 A. So I would say I interacted with at
7 least ten or so people from the Orlando office.
8 And on the Marlboro side interactions were
9 probably maybe 40 or so people.

10 Q. So roughly half of the engineers
11 that were working on the whole R400 project?

12 A. Yes. I mean, those are the people
13 that I worked more, a lot with. I mean, there
14 were other interactions with, you know, more --
15 whenever a problem arose in another block and it
16 affected the sequencer or the shader pipe, I
17 would interact with these people. That was more
18 of a point-based interaction. So this is like
19 the core group of people I would interact with
20 very often.

21 Q. Do you know how many engineers were
22 writing the RTL code for the sequencer block?

1 A. For the sequencer block we started
2 with one engineer, if I recall, and then expanded
3 to two locally in Boston, and after that it grew
4 to three or four toward the end of the program.

5 Q. And when you say toward the end of
6 the program, what time frame are you referring
7 to?

8 A. Say around 2003, 2004 when we were
9 trying to finish up and close all the
10 miscellaneous corner cases that we needed to fix
11 before we could have a productizable design.

12 Q. Was the R400 project ever taped out?

13 A. The R400 project got repurposed as
14 Xenos, and that project got taped out.

15 Q. What do you mean by "repurposed"?

16 A. During the course of the R400
17 development, my understanding is that we were
18 approached by an external customer that needed a
19 semi-custom chip, and so because we had a design
20 that was already supporting the DX10 version of
21 the API that that customer wanted, the company
22 decided to repurpose the program and create the

1 Xenos chip instead.

2 Q. What changes were made to the R400
3 project when it was repurposed to the Xenos chip?

4 MR. TUMINARO: I am going to object
5 to the extent it calls for third-party
6 information, and caution the Witness not to
7 disclose any third-party confidential information
8 in answering this question.

9 THE WITNESS: I can't really answer
10 that question without divulging confidential
11 information pertaining to Microsoft.

12 BY MR. NESE:

13 Q. Okay. What if I -- let's limit the
14 discussion to the sequencer block. Did the
15 sequencer block change from the R400 project to
16 the Xenos project?

17 MR. TUMINARO: Same caution with
18 respect to confidential information.

19 BY MR. NESE:

20 Q. I am just looking for a yes or no at
21 this point.

22 A. I can't give you that information.

1 Again, it will divulge confidential information
2 between Microsoft and AMD.

3 Q. To say whether the sequencer block
4 changed at all from R400 to Xenos chip is
5 third-party confidential information?

6 MR. TUMINARO: You can answer yes or
7 no, if there is.

8 THE WITNESS: Yes, there would be
9 confidential information in that; yes, because
10 you would divulge configuration information.

11 BY MR. NESE:

12 Q. I don't want to know the specifics.
13 I just want to know yes or no, did the sequencer
14 block change from the R400 to the Xenos chip?

15 A. I would say in configuration only.

16 Q. Again without getting into the
17 specifics; what do you mean by "in configuration
18 only"?

19 MR. TUMINARO: Again I will caution
20 you. If you can answer that without disclosing
21 third-party confidential information, you can
22 answer.

1 BY MR. NESE:

2 Q. It might be I can help a little bit.
3 What does "in configuration only" mean?

4 A. It means, as with any design, you
5 can scale the design to process more or less
6 elements to increase or decrease its performance.
7 And so that's what I mean by "in configuration
8 only."

9 Q. I see. So for example, moving from
10 the ability to process 16 clauses to an infinite
11 number of clauses, is that what you mean by
12 "configuration only" or would that be an example?

13 A. Not really. That's more a design
14 change. What I would mean by configuration
15 change is processing 16 pixels per clause versus
16 32 or 100.

17 Q. I see. But the R400 project itself
18 was never taped out. I understand that the Xenos
19 chip was, but was the R400?

20 A. To my knowledge, the R400 project
21 itself never got taped out; correct.

22 Q. Was the R400 project ever

1 synthesized?

2 A. Yes. The R400 project was
3 synthesized many times, if I recall correctly.

4 Q. Do you recall when the first time
5 the R400 project was synthesized?

6 A. An Exhibit, part of the Declarations
7 that I wrote specifies that date to be around
8 August of 2002, if memory serves. That's the
9 first time that the program was fully
10 synthesized. I mean all the blocks.

11 Q. Do you recall what Exhibit number
12 that is in your Declaration?

13 A. It's either -- it's probably 2066 of
14 Exhibit 1.

15 Q. Did the R400 project ever get to the
16 plan and route phase that we discussed earlier?

17 A. I don't recall that information. It
18 might. It might not. I don't recall.

19 Q. Mr. Lefebvre, I am handing you now
20 what I have marked as Exhibit 5.

21 Exhibit 5 was marked for
22 identification.

1 BY MR. NESE:

2 Q. This is Exhibit 2010 to the 325 IPR
3 proceeding. Have you seen Exhibit 5 before?

4 A. Yes, this is the R400 sequencer
5 specification version 0.4.

6 Q. And you wrote this document;
7 correct?

8 A. Yes, I wrote this document.

9 Q. Would you turn to page three of
10 Exhibit 7, please?

11 A. I am on page three.

12 Q. Here under revision four you have a
13 note that reads:

14 "Added the dynamic allocation
15 method for register file and
16 an example (written in part by
17 Vic) of the flow of
18 pixels/vertices in the
19 sequencer."

20 Do you see that?

21 A. Yes, I see that comment.

22 Q. Who is Vic?

1 A. Vic is Vick Romaker, which was the
2 RTL lead for the sequencer.

3 Q. Would you spell his last name?

4 A. R-O-M-A-K-E-R.

5 Q. Did Vic write any portions of
6 Exhibit 5 here?

7 A. I don't recall him writing anything
8 here, but the comment clearly says that I must
9 have been using an example that was coming from
10 him.

11 Q. Where is that example in Exhibit 5?

12 A. That would be on page 14.

13 Q. Okay. Where on page 14?

14 A. The four pictures, as well as the
15 paragraph write underneath it.

16 Q. You are referring to the paragraph
17 that begins with:

18 "Above is an example of how
19 the algorithm works."

20 Is that right?

21 A. That is correct.

22 Q. So Mr. Romaker wrote this paragraph

1 here?

2 A. No. What I said is that I probably
3 used his example to write this paragraph.

4 Q. Let's go back to page five of
5 Exhibit 5, please. And on page five of
6 Exhibit 5 there is an image underneath the text,
7 "Top Level Block Diagram". Do you see that?

8 A. Yes, I see that image.

9 Q. Is this referred to as a reservation
10 station?

11 A. This image is trying to replace the
12 flow of information going through the sequencer
13 as well as the various arbiters, and it also is
14 representing the eight texture reservation
15 stations and eight ALU reservation stations of
16 either the pixels or the vertices.

17 Q. You mentioned the figure shows
18 various arbiters. How many arbiters are in this
19 figure on page five of Exhibit 5?

20 A. In this figure you have three main
21 arbiters: The input arbiter which is at the top,
22 which is operative to process or choose between

1 either pixels or vertices as to which type gets
2 to go next. Then on the right you have the
3 texture arbiter which is looking at all the
4 elements in the reservation stations and gets to
5 pick which one would go next to the texture
6 position. And on the right is a mislabelled
7 arbiter that is labelled texture arbiter in this
8 figure, which should have been called an ALU
9 arbiter that is looking at the eight ALU clauses
10 and seeing which of these clauses contain
11 information so that -- to pick the next program
12 to be sent to the shader pipe.

13 Q. Just so we are clear, Mr. Lefebvre,
14 the mislabelled arbiter which should be the ALU
15 arbiter, is that the arbiter on the left?

16 A. Yes, the mislabelled arbiter is the
17 arbiter on the left of the picture.

18 BY THE VIDEOGRAPHER: Going off the
19 record at 11:07 a.m.

20 BY THE VIDEOGRAPHER: This begins
21 tape number two in the deposition of Laurent
22 Lefebvre. We are back on the record at

1 11:20 a.m.

2 BY MR. NESE:

3 Q. Welcome back, Mr. Lefebvre.

4 A. Thank you.

5 Q. When we last left off we were
6 discussing the arbiters that are on page five of
7 Exhibit 5. I would like to return to that
8 discussion. You mentioned an input arbiter and
9 are you referring to the vertex/pixel vector
10 arbitrator?

11 A. Yes, this is what I was referring
12 to.

13 Q. What is the function of the
14 vertex/pixel vector arbitrator in this figure on
15 page five of Exhibit 5?

16 A. So because we have a unified shader,
17 we need to send pixels or vertices to said
18 unified shader. And in the R400 design there is
19 a single main input bus that can be used to send
20 that information down, and so because we have two
21 types of customers trying to address or go to the
22 shader complex, we needed an input arbiter to

1 decide in cases where both pixels and vertex
2 would -- wanted to come in at the same time, we
3 needed an arbiter to pick which one would go
4 next.

5 Q. Is there a difference between the
6 terms "arbiter" and "arbitrator"?

7 A. These are just caveats of having to
8 deal with somebody that does not speak English
9 really well, and arbitrator was kind of my
10 terminology for arbiter when -- because in French
11 it has a different meaning. That's really all it
12 is. So this should be seen as the exact same
13 thing.

14 Q. Okay. I may slip and say one or the
15 other today, but can we have an understanding
16 that arbiter and arbitrator are really the same
17 term?

18 A. Yes, we can have that understanding.
19 Absolutely.

20 Q. Thank you. So the text below this
21 figure on page five of Exhibit 5 reads:

22 "There are two sets of the

1 above figure, one for vertices
2 and one for pixels."

3 Do you see that?

4 A. Yes, I see that text.

5 Q. So does this mean that in the actual
6 sequencer you are describing here there will be
7 six arbiters: Three for the one representation
8 of this figure and three in the other one?

9 A. The comment is slightly misplaced.
10 We have two sets of reservation stations, so
11 everything below the possible delay for available
12 GPR's is replicated for vertices and pixels, and
13 the main vertex/pixel arbiter there is only a
14 single instance of that one. And so you could
15 think of the two sets are sitting on top of one
16 another and when we refer to the texture arbiter,
17 it really means that it sees all of the texture
18 clauses from either the pixel and vertices and
19 picks the one -- the winning one from both sets,
20 basically.

21 Q. I see. So there will be only one
22 vertex/pixel arbiter?

1 A. Yes, that is correct.

2 Q. And will there be only one -- I am
3 not sure what this box here you have labelled is.
4 It says: "Possible delay for available GPR's".
5 Is there only one instance of that or are there
6 two instances of that?

7 A. As best as I can tell, and remember,
8 this box is really not a block or an instance.
9 It really represents push back on the main
10 vertex/pixel arbiter to tell it that there is no
11 room in the unified shader complex at that time,
12 so it cannot push one more element inside the
13 complex.

14 Q. What do you mean by "push back on
15 the main vertex/pixel arbiter"?

16 A. I mean for every vertex or pixel
17 that you are trying to write to the unified
18 shader, you need to have room in the GPR's, which
19 are the general purpose register files that sits
20 in the memory. And when there is -- there is
21 like an allocator of those GPR's in the sequencer
22 that keeps track of how many GPR's are in use

1 versus the total number of GPR's that a chip can
2 store. And whenever we try to insert a new work
3 group, or a new vertex wave or a new pixel wave
4 into the unified shader, we need to first make
5 sure that there is room into the GPR's to receive
6 that new work group. So there is an interface
7 built into the arbiter to let it know whenever it
8 can proceed into loading the next group of
9 vertices or the next group of pixels based on the
10 availability of the GPR's.

11 Q. Do you see just above the text:
12 "There are two sets of the above figure", there
13 is an arrow in the figure pointing downward. Do
14 you see that?

15 A. Yes, I see that arrow.

16 Q. Where is that arrow leading?

17 A. In the case of the above picture,
18 being vertices, that arrow leads to the primary
19 cache, which is the intermediate buffer in the
20 shader export block that stores the vertex
21 parameters. In the case of pixels, that arrow
22 through the export buffer leads to the render

1 backends. So one could say that this arrow is
2 only connected to the export buffer and then
3 after that they take different routes.

4 Q. I see. But there is no arbiter down
5 there where that arrow is pointing to, is there?

6 A. There is no arbiter for that arrow,
7 because the arbitration is already done in the
8 sequencer. As you can see, the arrow is only
9 connected to the ALU side, so you absolutely have
10 to finish your shader with ALU instructions and
11 by definition, because there is only one ALU
12 shader pipe. When the sequencer picks the
13 winning ALU clause it's either a pixel or vertex.
14 It cannot be both at the same time. So the
15 arbitration is done at that level.

16 Q. And by "that level", you mean what's
17 actually shown in this figure here on page five?

18 A. Again, the figure is slightly
19 misleading, because there are two sets of this
20 picture.

21 Q. Of course.

22 A. But yes, that would be from the

1 left-hand side, mislabelled "texture arbiter",
2 which in fact is the ALU arbiter which picks
3 between all of the vertices and all of the pixels
4 that are present in the unified shader at that
5 time.

6 Q. So these commands that you are
7 showing here in this figure on page five of
8 Exhibit 5, they are processed further down the
9 pipeline on the shader pipe?

10 A. The shader pipe is connected to the
11 ALU arbiter. So whoever -- whichever clause the
12 ALU arbiter picks is going to run its
13 instructions on the shader pipe next.

14 Q. How is the shader pipe connected to
15 the ALU arbiter?

16 A. The ALU arbiter picks the next
17 clause of ALU, and a clause is a collection of
18 instructions. That clause is sent to a
19 sub-module of the sequencer which is called the
20 AIS -- if I remember correctly, or -- A -- ALU --
21 A -- A something. ACF or -- the block operative
22 to read all the instructions in that group of

1 instructions one by one, and sending it to the
2 shader pipe. So all of that state machine that
3 reads all the instructions from the instruction
4 store in the SQ, the output of that state machine
5 which is going to be the instruction to be used
6 as well as the addresses and possible constants,
7 that's what's sent to the shader pipe, and so
8 that's the connection to the shader pipe from the
9 sequencer.

10 Q. Is there a similar connection for
11 the texture arbiter on the right-hand side of
12 this figure?

13 A. Yes, there is a very similar
14 mechanism on the texture side where the texture
15 arbiter picks the winning texture clause which is
16 a group of texture instructions, sends that to a
17 state machine which then reads all the
18 instructions one by one and sends them through
19 the texture pipe machine through the shader pipe,
20 because it needs to read the register file on the
21 way out, because that's where the addresses are
22 stored in the register file.

1 Q. Please turn to page 11 of Exhibit 5.

2 A. I am on page 11.

3 Q. Where on this figure, if it is
4 shown, are pixel commands processed?

5 A. Well, pixel over text commands are
6 coming from the instruction store/cache, and if
7 you look at the arrow that's on the left side of
8 that box, to me that would represent the reading
9 of those instructions and sending them to the ALU
10 pipeline so that they can be processed.

11 Q. So the ALU's shown in this figure on
12 page 11 of Exhibit 5, they can process both pixel
13 commands and vertex commands?

14 A. That is correct. The gray section
15 is what we refer to as the shader pipe, and in
16 the unified shader that shader pipe can process
17 either vertex commands or pixel commands.

18 Q. And how do you know that by looking
19 at this figure?

20 MR. TUMINARO: Objection, form.

21 THE WITNESS: I don't know that
22 there is any way to know that by just looking at

1 this figure. I mean, the figure is just showing
2 connections from an instruction store to the
3 ALU's, and so if the instructions are vertex
4 instructions then the ALU or shader pipeline will
5 process vertex instructions. If the instructions
6 in the instruction store are pixel instructions
7 then the shader pipe will process pixel
8 instructions. There is no way to tell what you
9 are processing without being able to look what's
10 inside the instruction store.

11 BY MR. NESE:

12 Q. Let's put Exhibit 5 to the side for
13 now, and I would like you to turn to Exhibit 1
14 again, which is your Declaration in the 325 IPR
15 proceeding. And I would like you to please turn
16 to paragraph 30, the portion that's on the bottom
17 of page 18.

18 A. I have paragraph 31 on page 18.

19 Q. I am sorry. I am looking at the top
20 of page 18, the very last sentence above the
21 figure. And that sentence says:

22 "To meet Microsoft

1 specifications, I changed the
2 sequencer's control flow."

3 Do you see that?

4 A. Yes, I see that sentence.

5 Q. And when you are referring to the
6 change in the control flow, do you mean that you
7 were changing the control flow that you were
8 describing in version point 4 of the
9 specification which is Exhibit 5?

10 A. Yes. So the main difference that --
11 the main change we had to do to meet Microsoft's
12 requirements for the API was to enable an
13 unlimited number of ALU and texture clauses. In
14 this 0.4 design, as you can see, there is only a
15 limited number of texture clauses you can have.
16 Each shader can only have eight texture clauses
17 and eight ALU clauses, because there is no way
18 for you to recirculate the data and have more ALU
19 clauses if need be. So because Microsoft, as
20 part of their new API, the X10 needed a limited
21 number of texture and ALU clauses, we could not
22 use this design because of the limit of clauses

1 it had. And so we -- this design would not have
2 been certified as a DX10 chip which obviously, if
3 you are building GPU's you want to be able to say
4 you support the newest and latest API. So to fix
5 this we changed the sequencer design and made it
6 instead of using a FIFO-like approach, used
7 global reservation stations shown in the -- shown
8 as Exhibit 20, 28 on page ten, one that would
9 contain all the vertex waves and one that would
10 take all the pixel waves. And in this design the
11 data is always recirculated to the same memory,
12 and we keep track of where in the program each
13 waves are using status bits. So with this design
14 you can have as much clauses as you want.

15 Q. I will hand you now what I have
16 marked as Exhibit 6.

17 Exhibit 6 was marked for
18 identification.

19 BY MR. NESE:

20 Q. And please let me know if you have
21 seen this document before.

22 A. This document is version 2.0 of the

1 R400 sequencer.

2 Q. Does this reflect the changes to the
3 control scheme that you made to meet Microsoft's
4 specifications?

5 A. Yes, this specification reflects the
6 changes that we made to support the new DX10
7 requirement from Microsoft.

8 Q. By the way, does DX10 refer to
9 Direct X10?

10 A. Yes, it does.

11 Q. What did you need to do to make
12 these changes from the scheme described in
13 version 0.4 to the control scheme described in
14 version 2.0?

15 MR. TUMINARO: Objection, form.

16 THE WITNESS: So the main change
17 that we had to do was to extend the number of
18 clauses that were available to pixels and
19 vertices from eight to an unlimited number. So
20 to that regard we created a more flexible storage
21 for the reservation station such that we could
22 recirculate the threads or the waves back to the

1 storage instead of having to move them from one
2 FIFO to the next.

3 BY MR. NESE:

4 Q. And looking at the figure on page
5 ten of Exhibit 6 -- and this is the new scheme
6 here; correct?

7 MR. TUMINARO: Objection, form.

8 THE WITNESS: Correct. On page ten
9 of that spec is a top level diagram of the new
10 scheme.

11 BY MR. NESE:

12 Q. Okay. There is a box labelled VTX
13 RS. Is that the vertex reservation station?

14 A. Yes, the VTX RS is the vertex
15 reservation station.

16 Q. And what does that mean: "Vertex
17 reservation station"?

18 A. Vertex reservation station is a term
19 we used to describe what the sequencer uses to
20 keep track of the state of progress of all the
21 waves in the system. You can think of it as the
22 collection of all of the eight vertex reservation

1 stations that you had in the previous design put
2 into a single structure, and being able to read
3 them back to and from the same location instead
4 of having to move that state around from
5 reservation station to reservation station. In
6 this spec. there is more details -- if I can find
7 it -- as to exactly what status we keep in those
8 reservation stations.

9 Q. In the interests of moving things
10 along, I don't need that level of detail. If you
11 feel you have given me a complete answer.

12 A. I am fine with that.

13 Q. I don't want to interrupt you and I
14 don't want to cut you off, but just in the
15 interests of moving things along. Looking at
16 page ten again of Exhibit 6, there is a box
17 labelled PIX RS and that's the pixel reservation
18 station; correct?

19 A. Correct. That box represents the
20 pixel reservation station. And again in the
21 similar way, you can think of it as the
22 collection of the reservation stations of the

1 previous design with the added capability of
2 having -- of being able to recirculate data back
3 to the same reservation station instead of having
4 to move it along.

5 Q. I would like to take a look again at
6 page 18 of your Declaration which is Exhibit 1,
7 the same page we were on earlier. And I will be
8 referring to Exhibit again, so keep that handy if
9 you have the room. I know space is tight over
10 there. So on page 18, paragraph 31 of Exhibit 1,
11 you have written:

12 "In this version there are two
13 reservation stations, one
14 reservation station for
15 vertices, VTX RS and one
16 reservation station for
17 pixels, PIX RS."

18 Do you see that?

19 A. Yes, I see that text.

20 Q. How many -- if this version -- and
21 by this version here in paragraph 31, you are
22 referring to version 2.0 of the specifications?

1 A. Yes, that's what I mean by it.

2 Q. If version 2.0 had two reservation
3 stations, how many reservation stations were in
4 version 0.4 which is Exhibit 5?

5 A. So in Exhibit 5 you had per pixel
6 and per vertex 16 individual reservation
7 stations, eight of them for texture and eight of
8 them for ALU. In the new design we collapsed all
9 of that storage into a single location which we
10 call the pixel reservation station or the vertex
11 reservation station, and you can store the same
12 amount of information that was there except that
13 instead of having 16 different memories or blocks
14 you have just one block with many entries and
15 then a bit saying whether or not this particular
16 vertex or pixel thread needs to be an operation
17 on the texture side or on the ALU side next. So
18 the state is collected in a single location
19 versus 16 different locations in the previous
20 implementation.

21 Q. So let's keep looking at the figure
22 on page 18 of Exhibit 1, which is the same figure

1 as page ten of Exhibit 6. There is an input
2 arbiter in the figure on page 18 of Exhibit 1;
3 correct?

4 A. Correct, there is an input arbiter
5 on that figure.

6 Q. And is that the same input arbiter
7 as the input arbiter you described for version
8 0.4 of the specification?

9 A. It's an arbiter that performs the
10 exact same functions; yes. It probably had to be
11 modified slightly to be able to talk to the new
12 reservation station structure. I don't remember
13 the details, but the functions that it performs
14 are the same. It's to pick the next work to be
15 submitted to the shader core, either vertices or
16 pixels.

17 Q. And version 2.0, again referring to
18 page 18 of Exhibit 1, has an execution arbiter.
19 Is that right?

20 A. Yes. This figure has an execution
21 arbiter, and that's very similar to the arbiters
22 that were present in version 0.4. It's looking

1 at all the vertices and pixels that are ready to
2 process and, based on the status bits of each, is
3 going to pick one to the shader pipe or the ALU
4 and one to go to the texture, which is exactly
5 the same function that the previous arbiters were
6 doing.

7 Q. But there were two arbiters
8 performing those functions in version 0.4 of the
9 specification? One was the ALU arbitrator
10 labelled -- or what should have been labelled --
11 and the other was the texture arbitrator. Is
12 that right?

13 A. That is correct. And you know,
14 while there is only one box here saying exec
15 arbiter, saying because there are two resources,
16 there are two decisions being made on every
17 clock, one for the ALU side and one for the
18 texture side. I think here, for the sake of
19 simplicity and illustration, it is shown as a
20 single box with two arrows coming in and two
21 arrows coming out, but in fact this box is
22 performing two types of arbitration, one for ALU

1 and one for textures, which is the same thing as
2 the previous implementation, just shown
3 differently.

4 Q. So this box in the figure on page 18
5 of Exhibit 1 that is labelled "execution
6 arbiter", there are actually two arbiters inside
7 that box?

8 A. Yes, two functional arbiters. I
9 don't recall exactly how it got implemented in
10 RTL and if it turned out to be two different
11 physical blocks, but there is two arbitration
12 functions that are performed by this exec
13 arbiter. One of them is to pick an ALU, vertex
14 or pixel wave winner, and the other side is to
15 pick a texture vertex or pixel thread winner.

16 Q. And again on the figure on page 18
17 of Exhibit 1 I see there is an ALU box and also a
18 texture box, and are those the -- are those
19 performing the processing of the commands that
20 are coming through this execution arbiter?

21 MR. TUMINARO: Objection, form.

22 THE WITNESS: Yes. The ALU box is

1 effectively the shader pipe which is performing
2 all the ALU operations as instructed by the
3 sequencer, and the texture box is the texture
4 pipeline which is performing all the texturing
5 operations, again as instructed by the sequencer
6 in a very similar form that we had in version
7 0.4.

8 BY MR. NESE:

9 Q. And the ALU is processing both pixel
10 commands and vertex commands?

11 A. The ALU is processing either vertex
12 commands or pixel commands, as instructed by the
13 exec arbiter, not both at the same time. In the
14 exact same way as version 0.4, you got to pick
15 only one winner between pixels and vertices. You
16 cannot pick both at the same time, because it's a
17 unified shader. There is only one shader
18 processor, so you can only pick one of vertices
19 or pixels to be sent to that. In a very similar
20 manner there is only one texture pipeline, so you
21 need an arbiter to pick either a vertex wave or a
22 pixel wave to send to the texture unit.

1 Q. But in the case of the ALU, it has
2 the capability to perform both pixel commands and
3 vertex commands; correct?

4 A. Both the ALU or shader pipe and
5 texture have the ability to perform either vertex
6 commands or pixel commands. They can, you know
7 -- these blocks don't make the difference. They
8 are just doing what they are told to do by the
9 sequencer, and so they just receive an
10 instruction and a stream of data, and they
11 perform that instruction and -- on that data
12 regardless if it's a pixel or vertex. The
13 sequencer is the one that knows whether it's a
14 vertex or pixel and that makes all the choices as
15 to what instruction and from what group gets to
16 go next in either the ALU or the texture side.

17 Q. And do all ALU's function that way?
18 In other words, they just perform the instruction
19 that comes in on the stream of data, as you said,
20 this ALU does here?

21 MR. TUMINARO: Objection, form.

22 THE WITNESS: I would like to know

1 what you describe as all ALU's. Are you
2 referring to CPU's? GPU's? What do you mean by
3 ALU in the context of your question?

4 BY MR. NESE:

5 Q. I mean ALU's as the way you are
6 describing it in these specifications that we
7 have been talking about.

8 A. An ALU is just an engine able to
9 perform mathematical operations, just like adds,
10 or subtracts or multiplies. And so any ALU
11 pipeline can perform all of these arithmetical
12 operations on whatever data you give it. It's
13 just a simple pipeline. It does not need to know
14 about anything. It just needs to know the
15 operation you wanted to be done, and the data
16 that it needs to operate on and that's it. So in
17 that sense, I guess, any ALU's would be able to
18 do these types of operations if properly
19 instructed, yes.

20 Q. Let's look at Exhibit 6 again, and
21 please turn to page 22.

22 A. I am on page 22 of Exhibit 6.

1 Q. Okay. Under the heading 5.6:
2 "Constant Waterfalling", there is a sentence
3 three lines into this paragraph that reads:

4 "There is a small
5 synchronization issue related
6 with this."

7 Do you see that?

8 A. Yes, I see that issue.

9 Q. What is the synchronization issue
10 that you are referring to here?

11 A. Okay. In the sequencer of that time
12 there is a constant buffer memory which is not
13 shown here, but that stores all of the constants
14 that the shader can operate on. And by
15 "constant" I mean any variable that is shared
16 across the collectiveness of the pixels of a
17 program, and it would be the same for all the
18 collectiveness of pixels. So because it's a
19 separate memory and that the shader is going to
20 use those constants, the sequencer needs to make
21 sure, before it can allow the execution of either
22 the vertices or the pixels that will use that

1 constant, that the data actually was written to
2 the memory that is going to be used by the shader
3 later before it can start the execution of that
4 shader.

5 Q. Would the sequencer function
6 properly with this synchronization issue that you
7 just described?

8 MR. TUMINARO: Objection. Form.

9 THE WITNESS: If you -- you mean if
10 you run into a synchronization issue during the
11 course of a program?

12 BY MR. NESE:

13 Q. Yes.

14 A. So if you ran into that
15 synchronization program in the course of a
16 program, what would happen is that you would read
17 either an old or corrupted constant from that
18 constant memory and use it in a later ALU
19 operation and so, doing that would give you
20 anything to corruptions -- from hangs to
21 corruptions, depending on what you are trying to
22 do with that constant in the pixel or vertex

1 shader program. Constants are just an input to
2 the operation, and so if you don't make sure that
3 the right values are sent to the ALU, you might
4 get the wrong data out.

5 Q. Let's turn to the last page of
6 Exhibit 6, and that's page 58. Here you are
7 describing some open issues; correct?

8 A. Yes, the top of the page is actually
9 the end of an execution example, and then section
10 25 is listing a very terse list of open issues.

11 Q. What is an open issue?

12 A. Typically at -- any specifications
13 list what the issues that are currently being
14 worked on or not completely solved at the time
15 and that need more work. Unfortunately that's at
16 the discretion of the author and, depending on
17 the work we were doing or -- our busyness with
18 other aspects of the R400, this section may or
19 may not be populated correctly.

20 Q. How do you know whether the section
21 was populated correctly?

22 MR. TUMINARO: Objection, form.

1 THE WITNESS: There is not really
2 any way for you to be able to tell if this
3 section was populated correctly. It's really
4 depending to the author of that particular spec,
5 whether or not that person took the time to list
6 all of the issues present at the time.

7 BY MR. NESE:

8 Q. Who was the author of this
9 particular spec? And by that I mean Exhibit 6.

10 A. This one is myself.

11 Q. Okay. So given that you were the
12 author of this spec, is this open issue list on
13 page 58 of Exhibit 6 populated correctly?

14 A. I don't recall. I am sorry. It's
15 too far away.

16 Q. You state in section 25:

17 "Need to do some testing on
18 the size of the register files
19 as well as on the register
20 file allocation method.
21 (Dynamic versus static)."

22 Do you see that?

1 A. Yes, I see that sentence.

2 Q. What does that mean?

3 A. So the register file as stated
4 previously can -- is really used to store all the
5 data that either the pixels or vertices can use
6 during their shader execution. The size of said
7 register file and, depending on how much use per
8 wave is read -- how much space per wave is being
9 used in the register file, will determine how
10 many groups of pixels or how many groups of
11 vertices we can put in the system at any given
12 time. It is important to have enough pixel and
13 vertex waves in the system so that the sequencer
14 can always pick something to execute while it's
15 waiting, for example, for some data to return to
16 memory, in which case those waves would be in the
17 GPR's but dormant because they cannot operate
18 their next instruction because they are waiting
19 for data to come back to memory. That latency
20 can be quite long. So if you have many pixels
21 and many vertex waves in the system at any given
22 time, we can do what we call hide the latency by

1 executing work items from other pixel or vertex
2 waves in the system while we wait for the data
3 return for any given number of vertex or pixel
4 waves. So the size of the register file is
5 really -- determines the performance of the chip
6 and its ability to hide the memory latency. As
7 far as the allocation method, we envision two
8 ways to allocate the GPR's. One of them was a
9 static allocation method where the schedule file
10 is split into two sections, one section that can
11 be used by pixels and one section that can be
12 used by vertices, and that boundary is fixed and
13 never moves. Another method that we investigated
14 during the R400 project is what we call the
15 dynamic allocation where that boundary or the
16 number of GPR's that are on the chip that can be
17 used by either pixels or vertices can move, and
18 so it would give you -- it would allow you to
19 have access to more GPR's for vertices or pixels,
20 depending on the workload on the chip.

21 Q. So when you say you need to do some
22 testing on the size of the register file on page

1 58 of Exhibit 6, what sort of testing are you
2 referring to?

3 A. Again, it's been a long time so I
4 don't really recall, but if you are asking me
5 that question today, I would say that the testing
6 that you need to do is really more on a
7 performance aspect of it, to make sure that we
8 have enough GPR's to hide the latencies of the
9 shaders or the applications we care about. And
10 we need these applications to work well because
11 we are going to be benchmarked on these
12 applications, so that's what I would think of if
13 you ask me the question today. I don't remember
14 what I was thinking of at the time.

15 Q. Do you know whether you ever did
16 that testing?

17 A. I don't recall, honestly.

18 Q. You have got a note on this same
19 page, that is page 58 of Exhibit 6: "Saving
20 power". What do you mean by that?

21 A. So I mean, power is always a top
22 concern whenever you build a GPU, and so

1 basically I think it's a remark of letting me
2 remember that as we implement more and more
3 features, is there anything we can do to make
4 them more power-effective or use the energy in a
5 more efficient way. I can't think of anything
6 else.

7 MR. NESE: I think this is a good
8 spot to break for lunch.

9 BY THE VIDEOGRAPHER: Going off the
10 record at 12:09 p.m.

11 BY THE VIDEOGRAPHER: Going back on
12 the record at 1:19 p.m.

13 BY MR. NESE:

14 Q. Welcome back, Mr. Lefebvre.

15 A. Yes.

16 Q. I want to talk about Mr. Steve
17 Morein again. In the 2001 to 2003 time frame,
18 how often did you work with Mr. Morein?

19 A. I would say probably on a daily to
20 two days basis. Either I see him every day or
21 every other day.

22 Q. And was he your supervisor?

1 A. Andy Gruber was my supervisor, not
2 Steve Morein.

3 Q. What position did Mr. Morein hold in
4 2001 to 2003?

5 A. I don't really recall. We always
6 referred to him as an architect, but I don't
7 recall what the actual technical position he was
8 holding at the time.

9 Q. Do you know whether Mr. Morein is
10 still working for ATI?

11 A. I don't think so. I mean, I know he
12 left some time ago. I am not aware of him ever
13 coming back but, you know, I don't -- I am not in
14 all the offices at any given time. I have seen
15 some people come and go without me knowing, so
16 it's possible that he came back working for us as
17 a contractor or not. But I know he left the
18 company some time after the Xenos project ended.

19 Q. Do you recall what year that was?

20 A. I don't recall the year, but I would
21 say, if my memory serves, it would have been
22 after 2005.

1 Q. Do you know where he is working
2 today?

3 A. I have actually no idea.

4 Q. What about Mr. Andy Gruber? How
5 often would you work with Mr. Gruber in the 2001
6 to 2003 time frame?

7 A. I would say about the same cadence
8 as I was working with Steve Morein. Maybe a
9 little bit more, because Andy Gruber was my
10 manager and, as such, we had other discussions.
11 But yes, about daily or over two days basis.

12 Q. Is Mr. Gruber still working for ATI?

13 A. My understanding is that Mr. Gruber
14 is now working for Qualcomm.

15 Q. Do you know when Mr. Gruber left
16 ATI?

17 A. That would have been when ATI sold
18 part of their business, probably around the 2006,
19 2007 time frame. But my memory is a bit fuzzy on
20 the exact dates he left after the Xenos program.

21 Q. You said that it's your
22 understanding that Mr. Gruber is now working for

1 Qualcomm. How do you have that understanding?

2 MR. TUMINARO: I caution the Witness
3 not to disclose the substance of any
4 communication you may have had with Counsel in
5 answering this question.

6 THE WITNESS: So as you know, AMD
7 has an office in Boxborough, Massachusetts. And
8 I go there fairly often, and it so happens that
9 Qualcomm also has an office in the same building
10 in Boxborough, Massachusetts, and so I run into
11 Andy Gruber quite often when I am in Boxborough
12 on my way in or out of the office.

13 BY MR. NESE:

14 Q. You still keep in touch with Andy
15 Gruber?

16 A. I do not. I just run into him from
17 time to time, but he is not an acquaintance or
18 anybody that I keep in touch with.

19 Q. Do you know whether Mr. Gruber knows
20 about these proceedings?

21 MR. TUMINARO: Objection, form.

22 THE WITNESS: I think divulging that

1 information would kind of give you Attorney
2 privileged kind of internal view discussions.
3 Maybe not in that case, but.

4 BY MR. NESE:

5 Q. Okay. How often did you work with
6 Andy Skende in the 2001 to 2002 time frame?

7 A. At the beginning, like in early 2001
8 not so much but then, as we were going into more
9 of the implementation phase and the debug phase
10 which is around mid 2002, then I had like lots of
11 interactions with Andy Skende, because we had
12 lots of things to discuss and debug, with him
13 being the owner of the RTL of the SP and myself
14 being responsible, or at least co-responsible for
15 the emulator of that block. So during that time
16 period let's say multiple times a day, and at the
17 beginning maybe once a week or so.

18 Q. Is Mr. Skende still working for ATI?

19 A. It is my understanding that Mr.
20 Skende is now working for Invidia.

21 Q. How did you come to have that
22 understanding?

1 A. I had several discussions with other
2 people in the Boxborough office, and was also
3 informed of his departure and they told me that's
4 where Andy Skende went to.

5 Q. When did he depart ATI?

6 A. I don't recall exactly. Not too,
7 too long ago. Maybe five years ago or so.

8 Q. I would like to turn back to
9 Exhibit 1, which is your Declaration in the 325
10 IPR proceeding, and let's please turn to page
11 three, paragraph seven.

12 A. I am on page three.

13 Q. Paragraph seven reads.

14 "No later than August 24,
15 2001 Steve Morein, Andy Gruber
16 and I collectively conceived
17 of the graphics processing
18 system in the '053 patent."

19 Did I read that correctly?

20 A. Yes, you read that correctly.

21 Q. Now, I understand you didn't write
22 this sentence. Is that right?

1 A. That is correct.

2 Q. What is your understanding of the
3 word "conceived" in this sentence?

4 A. My understanding is it would mean
5 invented the graphics processing system or, you
6 know, specified enough so that it would be --
7 that the idea would be put on paper and we would
8 be able to proceed with it.

9 Q. Proceed with it how?

10 A. Proceed in the sense of being able
11 to initiate discussions with the design team, as
12 well as starting to write the emulation portions
13 of the design so we can start stimulating it and
14 understanding more the caveats and corner cases
15 of that particular design.

16 Q. Okay. Sir, I am handing you now
17 what's been marked as Exhibit 7 and also what's
18 been marked as Exhibit 8.

19 Exhibits 7 and 8 were marked for
20 identification.

21 BY MR. NESE:

22 Q. Do you recognize Exhibit 7?

1 A. This looks like the patent on the
2 multi-thread processing system that has been
3 somehow redacted up or something.

4 Q. Yes, and I apologize. I just
5 noticed this too. This is the same issue we had,
6 Mr. Tuminaro, I think, at Dr. Wolfe's deposition.
7 There is some shading, I guess. There is some
8 sort of problem with the file at the bottom
9 there.

10 MR. TUMINARO: Yes, the page that
11 contains column one and two, there is some
12 shading or text that -- shading that covers up
13 some of the text on the bottom file.

14 BY MR. NESE:

15 Q. And my apologies for that. It was
16 -- again, I understand this is an error with the
17 file. But what I have also handed you Exhibit 8,
18 which I will represent to you is the claims of
19 the '053 patent that are at issue or the
20 independent claims of the '053 patent that are at
21 issue in the 325 proceeding?

22 MR. TUMINARO: I am going to object

1 to Exhibit 8 on relevance and outside the scope.

2 MR. NESE: You believe that the
3 claims of the challenged patent are irrelevant
4 and outside the scope?

5 MR. TUMINARO: Well, I haven't
6 matched these up to the claims in the '053. I
7 haven't seen this Exhibit before.

8 MR. NESE: Understood.

9 BY MR. NESE:

10 Q. So I will represent to you, and for
11 Counsel as well, that these are a word-for-word
12 copy of the claims one and five in the '053
13 patent. And Mr. Lefebvre, if you want to do a
14 quick comparison to satisfy yourself that that's
15 the case.

16 A. Yes. That seems to be the case,
17 yes.

18 Q. As we go through this, if you notice
19 anything that seems like a mismatch, please point
20 it out to me.

21 A. Okay.

22 Q. So looking at Exhibit 8, in claim

1 one of the '053 patent, which aspects of claim
2 one did you conceive of?

3 MR. TUMINARO: Objection.
4 Relevance, and outside the scope.

5 THE WITNESS: I am not a Lawyer, nor
6 very knowledgeable in law terms or anything. So
7 I can talk to you about the arbiter that we
8 conceived in the R400 design and that we
9 submitted to the law office for the patent draft,
10 but I cannot really comment on the text in this
11 -- in these claims, because I don't have the
12 right law background knowledge to do so.

13 BY MR. NESE:

14 Q. So when you stated in paragraph
15 seven of Exhibit 1 that:

16 "Steve Morein, Andy Gruber and
17 I collectively conceived of
18 the graphics processing system
19 in the '053 patent."

20 Are you saying that you don't have
21 the right law background to make that statement?

22 MR. TUMINARO: Objection, form.

1 THE WITNESS: When I stated that
2 Steve Morein, Andy Gruber and I collectively
3 conceived the graphics processing system in the
4 '053 patent I mean that we specified and created
5 the invention as used in the R400 device and that
6 we also filed a patent on that device called the
7 '053 patent.

8 BY MR. NESE:

9 Q. Okay. And I would like to know
10 which parts of claim one you, yourself, had
11 thought of and specified.

12 MR. TUMINARO: Objection. Outside
13 the scope.

14 THE WITNESS: Again, reading claim
15 one would imply that I know with the -- within
16 the scope of the law what claim one means, and I
17 don't have the right knowledge to do so. I am
18 not a product -- I am not a patent Attorney, nor
19 do I have a law background.

20 BY MR. NESE:

21 Q. So you are not able to say which
22 aspects of the graphics processing system in the

1 '053 patent you conceived of?

2 MR. TUMINARO: Objection.

3 BY MR. NESE:

4 Q. Is that right?

5 MR. TUMINARO: Objection, form.

6 Sorry.

7 THE WITNESS: I can tell you which
8 portions of the sequencer in the R400 I
9 conceived, but I cannot really tell you how that
10 maps to the claims of the patent, because again
11 that would mean a knowledge of the law and
12 interpretations of the words of that claim within
13 the scope of the law, which I don't have the
14 right tools or the right background to do.

15 BY MR. NESE:

16 Q. And would your answer be the same
17 for the '871 patent that's involved in the 326
18 proceeding?

19 A. Yes, my answer would be the same for
20 any patent, actually.

21 Q. So it would be the same for the '369
22 patent in the 330 IPR proceeding as well;

1 correct?

2 A. Yes, it would be the same.

3 Q. I would like to go back to
4 Exhibit 1, which is your Declaration in the 325
5 proceeding and please turn to page 19, and I
6 would like to look at paragraph 34.

7 A. I am on page 19.

8 Q. Okay. So paragraph 34 reads:
9 "After conceiving of the
10 design for the R400 my
11 colleagues and I worked to
12 implement it."

13 Did I read that correctly?

14 A. Yes, you read that correctly.

15 Q. Who are you referring to when you --
16 by "my colleagues" here?

17 A. By my colleagues and I, I meant the
18 people that were working on the R400 design
19 inside the Boston and Orlando and Toronto sites.

20 Q. So does that include Mr. Steve
21 Morein?

22 A. Yes, that would include Mr. Steve

1 Morein, although he is more of an architect and
2 not an RTL designer. So he participated in the
3 sense of making modifications to the
4 specification based on the update received by the
5 implementation team, if any.

6 Q. And by "my colleagues" here in
7 paragraph 34, are you referring to Mr. Gruber as
8 well?

9 A. Yes, I would be referring to Mr.
10 Gruber as well.

11 Q. And also Mr. Skende? Is he included
12 in what you mean by "my colleagues" in paragraph
13 34?

14 A. Yes, although, you know, he is also
15 co-inventor of other patents.

16 Q. And would "my colleagues", as you
17 use the term in paragraph 34, also include all
18 the people whose names appear on pages 23 through
19 34 of Exhibit 1?

20 MR. TUMINARO: Objection. Form.

21 THE WITNESS: So it would definitely
22 include at least the subset of these people. We

1 need to go in the details of exactly all the work
2 that these persons did to understand whether or
3 not they were working on actual implementation of
4 the R400, or testing aspects of it or libraries
5 that are needed to support the design.

6 BY MR. NESE:

7 Q. So just looking at this list, you
8 are not able to say who was involved with
9 implementing the R400 project?

10 A. No. I would have to go deeper and
11 study this list a lot more to really detail out
12 which persons worked on the actual implementation
13 versus which persons worked on libraries and
14 tests that are needed for the implementation.

15 Q. Let's flip ahead please to page 31
16 of Exhibit 1. What are you showing on page -- I
17 guess it's really page 31 through 56 of
18 Exhibit 1.

19 A. Your question is what I am showing
20 in this?

21 Q. Yes.

22 A. This Exhibit is meant to show the

1 amount of work that went into the R400 depot, to
2 show that, you know, which days and which parts
3 of the file structures got touched by who, to
4 show that we were collectively diligently working
5 every day, every open day any way, on the R400
6 design or some aspects related to the R400 design
7 and testing.

8 Q. And were you, yourself, working on
9 the R400 on every single day in this calendar?

10 MR. TUMINARO: Objection, form.

11 THE WITNESS: I was working on the
12 R400 every single day that I was at the office
13 but, as you know, we have holidays and I also
14 took vacations. But every day that I was present
15 in the office; yes, that's what I was working on.

16 BY MR. NESE:

17 Q. So if I were to look at any given
18 reference here in this calendar, for example, on
19 August 28th I see "Lib., 434. Arch page, 44.
20 Test page 510." If I go and look on those
21 documents for any given day in this calendar,
22 will I find your name on one of those entries?

1 A. So you would definitely find my name
2 on some of those entries, but these are -- these
3 dates and Exhibits show the actual perforce
4 submissions of the documents. There is a lot of
5 work that occurred in between those submissions
6 and, you know, even though I could have been
7 working on the sequencer spec. or the emulator
8 every day, it -- depending on the scope, I would
9 not have checked in my work at the end of the
10 night, every day possibly. Some of the reasons
11 for not doing that, for example, is if I am
12 working on an emulator problem and I know that if
13 I were to check it in to the depot it would break
14 the depot because it's incomplete, then I would
15 have refrained from checking it in, and in that
16 case you would not have seen any mark.
17 Similarly, when I am working on the spec, editing
18 it and adding or removing data, we only try to
19 check in the spec when a substantial amount of
20 work has been done so that people can go and read
21 about it, and so again, you will not see
22 submissions from me every day because of that

1 reason, but that doesn't mean that I was not
2 working on either the spec. or the emulator or
3 other aspects relative to the R400 program.

4 Q. I see. So this diligence calendar
5 in Exhibit 1 is showing dates that you and your
6 colleagues were checking in documents; correct?

7 A. Yes, that is correct. It's showing
8 you the dates that are recorded into our perforce
9 server which only records whenever somebody makes
10 a submission to the depot. So checking in.

11 Q. These are check-in dates, not work
12 dates; correct?

13 MR. TUMINARO: Objection, form.

14 THE WITNESS: These are check-in
15 dates, which means that in between each check-in
16 dates a certain amount of work occurred.

17 BY MR. NESE:

18 Q. And how do you know that in between
19 these check-in dates a certain amount of work
20 occurred?

21 A. From this calendar you wouldn't
22 know, but again because of the nature of the

1 performe depot, you can go on any of these
2 check-in dates and verify exactly what changed in
3 which files and who made those changes, and so
4 that would give you an idea of the amount of work
5 that occurred for that check-in to occur.

6 Q. By looking at what was changed in
7 the files, how would that give you an idea of the
8 amount of work that occurred for that check-in?

9 A. Well, for example, if you look at
10 the C code that gets produced in the emulator,
11 the tool will give you line by line which lines
12 of codes were added, edited, removed, so that
13 doesn't tell you how much time the designer put
14 into making those changes, by just looking at the
15 amount of lines of code added. You could infer a
16 theoretical amount of work that went in for that
17 check-in to occur. Similarly, for the
18 specifications you have traceability within the
19 file that allows you to see how much of the
20 specification actually changed from the previous
21 version to the next.

22 Q. So if I have a file that was checked

1 in, say, on Tuesday August 28th and then checked
2 in again on Wednesday September 5th, does the
3 perforce system show me that that individual was
4 working on that document every single day between
5 the two check-in dates?

6 A. No. The perforce tool only records
7 dates and sizes of files whenever you do a
8 check-in. So it will let you know how much --
9 sorry -- each file changed between the check-ins.
10 It is not going to let you know when any given
11 person has been working on that file or been
12 doing something else. That's the amount of
13 traceability we have.

14 Q. I would like to flip to page 32 of
15 Exhibit 1, please. And there are no entries for
16 Tuesday September 4th. Is that right?

17 A. Yes, that appears to be the case.

18 Q. And there are also no entries for
19 Thursday September 6, 2001. Is that right?

20 A. Yes, that also appears to be the
21 case.

22 Q. And again there are no entries for

1 Wednesday September 12, 2001; right?

2 A. This is correct, but note that these
3 are normal working days at AMD and again, the
4 tool only collects the check-ins and not the work
5 that goes in between the check-in, and so it
6 doesn't mean if there is no entry on these dates
7 that no work actually was going on on the R400
8 design. It just means that we have no
9 traceability on those days, not that work did not
10 occur.

11 Q. But there are no documents to show
12 that work did occur on, for example, Wednesday
13 September 12th; correct?

14 A. There are no log-in's from perforce,
15 but you have documents. For example, if you look
16 at Arch 43 or 14 and again, Arch 43 of -- on
17 Tuesday the 11th, the file changed in between
18 those days. It means some work occurred either
19 on Wednesday or Thursday of that week.

20 Q. Or it could be just Friday morning?

21 A. Or it could have been just Friday
22 morning. Yes; sorry.

1 Q. So there is no way to tell that work
2 was being done on each of those days in between;
3 right?

4 MR. TUMINARO: Objection, form.

5 THE WITNESS: The perforce logs we
6 have would not tell you that information;
7 correct.

8 BY MR. NESE:

9 Q. Let's go back to page 31, please, of
10 Exhibit 1. At the top of page 31 there are six
11 different file names, and does each of these file
12 names point to a different folder or history on
13 perforce?

14 A. Yes, that's correct. Each different
15 file name points to a different folder history on
16 perforce.

17 Q. Are different types of work being
18 performed in each of these folder histories?

19 MR. TUMINARO: Objection to form.

20 THE WITNESS: So these are different
21 perforce directories that have -- that collect
22 different files. I wouldn't say -- I would like

1 to define the different work. I didn't quite
2 understand what you mean by that.

3 BY MR. NESE:

4 Q. Let me ask it this way: Why would
5 something end up in, say, the sequencer emulator
6 folder history as opposed to the parts folder
7 history?

8 A. So the sequencer emulator folder
9 history is where the emulator files and changes
10 are stored, and so any changes to the emulator
11 would show up in this Exhibit versus the parts
12 directory is where the RTL files are stored, so
13 any changes to the RTL files would show up in
14 that Exhibit 2049.

15 Q. So the changes made to -- excuse me.
16 The changes that show up in this parts folder
17 history, Exhibit 2049, those relate to the RTL
18 files?

19 A. That is correct. Those relate to
20 the RTL files of the sequencer.

21 Q. And I am going to go out on a big
22 limb here and I am going to ask you if the files

1 that end up in the emulator folder history, are
2 those the emulator files for the R400 sequencer?

3 A. Yes. Exhibit 2048 are -- is listing
4 all the changes that went through the emulator
5 files for the sequencer.

6 Q. All right. I got a lucky guess
7 there. What kind of files are contained in the
8 document library history, Exhibit 2050?

9 A. So the document library folder
10 history lists all the changes that are going into
11 the libraries that are used to either build the
12 chip or energize it. For example, when we write
13 a test and we want to run that test on the RTL
14 simulator, we need to use a library that allows
15 us to talk to the graphics chip, and that -- the
16 changes that would show in that folder are
17 representative of the changes that are going into
18 these library files that allows us to either run
19 tests or stimulate the design.

20 Q. The functional blocks that we were
21 talking about earlier this morning, one of them
22 was the sequencer functional block; correct?

1 A. The -- you mean the part of the
2 blocks of the chips?

3 Q. Yes, and I am sort of referring to
4 the functional blocks that are on page two of
5 Exhibit 1.

6 A. Yes. One of the functional blocks
7 in that would have been the sequencer, yes.

8 Q. Okay. So this library, does it
9 interact with the sequencer functional block?
10 And by "this library" I am referring to the
11 library we were just discussing in reference to
12 Exhibit 2050.

13 MR. TUMINARO: Objection, form.

14 THE WITNESS: So the library does
15 interact with the sequencer in the sense that in
16 order to energize the sequencer you need to
17 provide it with shaders, and in order to compile
18 these shaders in a form that the sequencer
19 understands them in a binary format you need to
20 use the libraries. And so the libraries are tied
21 to the sequencer in that regard, and they are an
22 inherent part of the design in that way.

1 BY MR. NESE:

2 Q. And what do you mean by "energize
3 the sequencer"?

4 A. By "energize" I mean stimulate the
5 chip with external output such as, you know, a
6 simple triangle, or geometry or an application so
7 that you get to see the chip -- how the chip is
8 processing that information and how it reacts to
9 external stimulus from the driver or the
10 libraries.

11 Q. So could you test the sequencer
12 emulation code without this library?

13 A. No, you could not test the sequencer
14 emulation code without the library, because you
15 needed the library to compile the shaders and
16 submit them to the emulation code so that you can
17 run a test on the emulator to see what it would
18 do.

19 Q. And do you need that library for any
20 of the other functional blocks that are on page
21 two of Exhibit 1?

22 A. Some of the blocks that you are

1 seeing on page two are fairly simple in nature,
2 like the PA and the SC and, because of that, they
3 had what we call a block level test bench which
4 allowed them to be stimulated on their own, in
5 abstraction of the rest of the chip. The
6 sequencer and the unified shader, because of its
7 interconnectivity and connection to lots of
8 components of both the libraries and the blocks
9 surrounding it, did not have such a test bench.
10 So we had to rely on what we call the GC test
11 bench, which is graphics core, and that
12 particular infrastructure was all encompassing of
13 all the blocks that you are seeing on page two.
14 We needed all of these blocks in order to
15 energize the sequencer because of the inability
16 for us to have a block test bench around just the
17 sequencer because of its intricate nature.

18 Q. Let's go back to page 31 of Exhibit
19 one. There is another folder here called
20 Architecture Folder History Exhibit 51. What sort
21 of files are in there?

22 A. The files in this folder would

1 represent all of the R400 architectural
2 specification, such as the R400 sequencer
3 specification that we discussed, but they would
4 also include all the blocks of the chip, as well
5 as the main specification as written by Steve
6 Morein of the R400 architecture proposal.

7 Q. And that main specification that
8 Steve Morein wrote, that deals with the R400
9 project as a whole?

10 A. That -- yes, that specification
11 tries to explain and -- how the R400 project is
12 supposed to work and be connected as a whole;
13 yes.

14 Q. And other than that main
15 specification that we just mentioned and the
16 sequencer specifications that you drafted, were
17 there any other specifications in this
18 architecture folder history?

19 A. In this folder you would find all
20 the specifications for all of the blocks that you
21 had on page two, as well the description of all
22 the interfaces and register definitions. Yes,

1 that's about what you would find. It would
2 include, for example, the SP specification, the
3 PA specification of all the blocks.

4 Q. And that would include a
5 specification for the memory controller? And I
6 am referring now to page two of Exhibit 1.

7 A. Without checking the actual log, I
8 couldn't be sure, but I would believe that yes,
9 it would include that block as well. But the
10 memory controller is a system block. It's not a
11 graphics block, so I am not positive that it was
12 put into that same directory. And in that
13 directory you would get all of the specifications
14 of the graphics block which are the PA, SC, RB,
15 and all of these types of blocks.

16 Q. Okay. Let's look at the GFX testing
17 folder history. What files are contained in that
18 folder?

19 A. So this directory structure contains
20 all of the tests that were written to energize or
21 stimulate the graphics core of the R400. So they
22 include all of the tests that were written for

1 what I was referring to as the GC test bench,
2 which is the test bench that surrounds the entire
3 graphics core. So you would see there any tests
4 that pertained to the sequencer, the shader pipe,
5 any scenarios of -- that one could think of. So
6 to stimulate the chip, like one single triangle
7 test, many triangle tests, tessellations with one
8 texture, with many textures. All of the
9 scenarios to both test the chips in a performance
10 environment so to try to infer the performance of
11 the chip or to try to functionally validate the
12 chip as a whole.

13 Q. Would this include tests on
14 individual functional blocks?

15 A. If I recall correctly, the GFX
16 testing folder history only included the test for
17 the whole chip, so while you can focus your
18 testing on activities that a block is performing,
19 you would not find the tests solely for that one
20 block in this suite. They are all tests that are
21 run on the whole chip.

22 Q. And the last folder on here is the

1 R400 shader pipe parts folder history. What
2 files would be in there? What types of files
3 would be in there?

4 A. So that folder contained the RTL
5 files related to the SP block or the shader pipe,
6 the block operative to do ALU operations.

7 Q. Now, I notice that there is -- I am
8 sorry. Did you have more?

9 A. No.

10 Q. I notice that there is -- there is a
11 folder history for the RTL for the sequencer;
12 correct? That's Exhibit 2049?

13 A. That is correct.

14 Q. And then there is a folder history
15 for the RTL for the shader pipe which you just
16 mentioned; correct?

17 A. Yes, that's correct.

18 Q. But I also see that there is an
19 emulator folder history for the sequencer. Is
20 there an emulator folder history for the shader
21 pipe?

22 A. Like I was saying earlier, the -- in

1 the emulator side the shader pipe is really
2 represented as the library of ALU functions that
3 is maintained under the sequencer directory, so
4 the SP files would have been in the sequencer
5 emulation directory, because in the emulator the
6 shader pipe is really represented just as a
7 library of ALU functions, and in that sense there
8 is no real folder for those files. They would
9 leave with the sequencer files.

10 Q. Let's take a short break.

11 BY THE VIDEOGRAPHER: Going off the
12 record at 2:04 p.m.

13 BY THE VIDEOGRAPHER: This begins
14 tape number three in the deposition of Laurent
15 Lefebvre. We are back on the record at 2:13 p.m.

16 BY MR. NESE:

17 Q. Welcome back, sir.

18 A. Thank you.

19 Q. Throughout the day we have been
20 discussing testing that engineers will do on
21 graphics processors, and I want to talk a little
22 bit more about that. Were there ever any tests

1 performed on the R400 project?

2 A. Yes, there were like a great many
3 amount of tests performed on the R400 design. On
4 the simulator and on the emulator we ran quite a
5 bit of tests and, as with any projects, even
6 today, one of the first tests that we tried to
7 make pass is the one triangle test, because it
8 energizes the whole shader pipeline from top to
9 bottom -- actually energizes the whole graphics
10 core from top to bottom, and is a very good
11 indicator as to when things are taking shape and
12 are functioning like we want them to be
13 functioning.

14 Q. You said there are a great many
15 amount of tests performed on the R400 project.
16 Are we talking hundreds? Thousands?

17 A. I would say, if my memory is right,
18 in the thousands.

19 Q. And were those tests performed on
20 the emulator code? The RTL? Both?

21 A. All of the tests are typically run
22 first on the emulator where we collect what we

1 call trace files, vec. files which are recording
2 the activity of all the interfaces, and the order
3 in which these activities occurred and what data
4 transitioned through each of the interfaces.

5 Then we run the exact same test on the RTL and we
6 compare the data present into the interfaces of
7 the RTL versus the data present in the files that
8 we got from the emulator, compare them and check
9 for mismatch and differences, and we also
10 generate for every test an image to make sure
11 that the image that's produced by the emulator
12 matches the image produced by the RTL simulation.

13 Q. Are those images saved?

14 A. Yes, typically these images -- the
15 emulator images are saved, which we call the
16 golden images. Typically the simulator images
17 are not, because we just compare the data from
18 the simulator as soon as it gets out of the
19 simulator, and then what gets recorded on the
20 server is a passing or a failing notification for
21 that test.

22 Q. So these golden images in the course

1 of the R400 project, these thousands of tests
2 that were done on the system, how many of these
3 golden images were generated?

4 A. You should see about the same amount
5 of golden images as there are tests.

6 Q. So in the thousands?

7 A. Yes, it should be in the thousands
8 as well. Typically one per test.

9 Q. Did you perform any of the tests on
10 the R400?

11 A. Can you -- by "perform", what -- can
12 you specify what you want -- I mean, what do you
13 mean by "perform"?

14 Q. Well, were you the person hitting
15 "go", to put it very crudely?

16 A. I see. I see. I did. I mean,
17 typically the tests are first run in what we call
18 the regression, because the tests are so long to
19 run, we have a batch file that collects all the
20 tests, and nightly or weekly a server and a
21 script would go and pick up all the tests and run
22 them overnight and in the morning give us

1 notifications of which tests passed and which
2 tests failed. Then, depending on the error, I or
3 somebody else would pick up a given test and run
4 it on their local machine to debug it. And
5 during the course of the R400 project; yes, I ran
6 a great many tests on my personal machine,
7 specifically the ones that failed from the
8 regressions to find solutions and find why these
9 given tests were failing.

10 Q. And were you testing the entire
11 graphics core or only particular functional
12 blocks?

13 A. So like I said, the sequencer did
14 not have a local test bench. So in order to run
15 a test, any test, I had to energize the whole
16 chip. But I was focusing on the bugs that
17 pertained to the sequencer or the shader pipe.
18 So typically I would only run those tests that
19 were failing inside the sequencer, so at the
20 sequencer interface boundary, if you will. If
21 the test was failing elsewhere in the PA, or the
22 SC or another block, then somebody else would

1 pick up that test and debug it.

2 Q. But tests could be run on individual
3 functional blocks; right?

4 MR. TUMINARO: Objection, form.

5 THE WITNESS: No, not in -- not -- I
6 guess for some blocks; yes, like the PA and SC
7 you could pick up a test and run them. But for
8 the sequencer you needed to run the test on the
9 whole graphics core, because there was no way to
10 apply the correct stimulus on just the sequencer.
11 You had to use the whole chip to energize that
12 sequencer.

13 BY MR. NESE:

14 Q. Earlier you mentioned a single
15 triangle test. Could you describe what a single
16 triangle test is?

17 A. The single triangle test is, even to
18 this day, probably the most significant milestone
19 that we record in chip development. It consists
20 of one triangle, so three vertices and the pixels
21 that go along with it. Why is it so relevant?
22 It's because it's a test that is simple but also

1 very complicated in the sense that to achieve
2 that single triangle rendering you actually need
3 to energize all of the blocks of the chip and run
4 both a vertex shader and a pixel shader along
5 with all the memory operations that are
6 pertaining to these -- the pixels or the vertices
7 that create that triangle. So it's a very useful
8 test for what we call a chip ring up, because
9 it's a fairly simple, visually easy to see
10 output, yet it energizes the whole chip. So it
11 allows us to really see if the chip is connected
12 correctly from top to bottom, and it's able to
13 process data all the way from the top of the
14 pipe, which is the command processor, the XP, to
15 the render backend which processes the pixels and
16 push them to the frame buffer.

17 Q. So is your work done after you pass
18 the single triangle test?

19 MR. TUMINARO: Objection, form.

20 THE WITNESS: Our work is far from
21 done when we are done with the single triangle
22 test. The single triangle test is showing us

1 that the chip is able to perform a simple
2 operation from top to bottom. But, as you know
3 -- you know, our chips have to be working in all
4 conditions and every condition. In order to
5 productize a chip it has to never hang. It has
6 to never show corruptions. So after you are done
7 with the single triangle you need to continue
8 working and find all the corner cases, all the
9 texture formats that the chip could support, all
10 of the programs or the various programs that the
11 chip can support, all of the triangle flavours
12 that we support in the chip, the polygon types,
13 whether there is dotted line. You name it. So
14 the first triangle is a significant milestone in
15 the sense that it shows us that the chip is able
16 to do the operations it's intended to, but it's
17 not a sign that you can productize a chip. In
18 order to have something you can productize, you
19 have to run these thousand other tests to
20 validate all of the corner cases and make sure
21 that the chip is 100 percent solid and
22 100 percent robust before you tape it up.

1 BY MR. NESE:

2 Q. Right. Because most graphics cards
3 need to be able to process more than just one
4 triangle; right?

5 A. Yes. Absolutely. More than one
6 triangle, but it's -- once you process one
7 triangle all of the other triangles look the
8 same, really. So it's more of a stress testing
9 that you need to do -- after you prove the
10 concept that you are able to process that one
11 triangle, a single triangle or ten thousand
12 triangles in a chip, it's all the same thing.
13 It's just the amount of data that you are sending
14 it. Each of the triangles are really doing the
15 same programs, the same things that the one
16 triangle you were trying to do. So you need to
17 write more tests to make sure you cover all of
18 the corner cases that the single triangle test in
19 its nature might not touch, but in another sense
20 once you prove that you can push one triangle to
21 the chip, you prove that it can work and perform
22 and do the things it's supposed to do.

1 Q. To do everything it's supposed to
2 do?

3 MR. TUMINARO: Objection, form.

4 THE WITNESS: Again, to have a
5 product you need to make sure all the corner
6 cases are hit, and so the single triangle gives
7 you the basics. It's like the chip can do what
8 it's supposed to do at its core. Is it doing all
9 it's supposed to do? Can you validate that with
10 the single triangle test? No, you cannot. You
11 need to do very many other tests to make sure
12 that all of the other corner cases that you are
13 going to encounter in real-life scenarios are
14 going to be covered, but with the one triangle
15 test you get that the core functionality is
16 there, that all the blocks are connected properly
17 and that all the functions can work in the
18 simplest of forms.

19 BY MR. NESE:

20 Q. I am handing you now what's been
21 marked as Exhibit 9.

22 Exhibit 9 was marked for

1 identification.

2 BY MR. NESE:

3 Q. And I will note for the record that,
4 Counsel, your courtesy copies are double-sided
5 just to save my back when I was bringing these
6 documents over, but the Witness's is
7 single-sided. Mr. Lefebvre, can you take a look
8 at Exhibit 9 and tell me if you recognize this?

9 A. Yes. This is the log file for the
10 R400 sequencer emulator directory.

11 Q. And this is Exhibit 2048 to the 325
12 proceeding IPR. And is this the same Exhibit
13 that you are mentioning at the top of page 31 of
14 Exhibit 1?

15 A. Yes, that would be Exhibit 2048 of
16 page 31 of Exhibit 1.

17 Q. Okay. I would like you to turn to
18 page 50 of this document, and it's about midway
19 through. There are actually four pages per
20 physical page.

21 A. Yes.

22 Q. Okay. At the top of page 50 there is

1 a change 48140 on August 26, 2002. And based on
2 reading this document here, are you the one who
3 logged that change?

4 A. Yes, according to this log, I am the
5 one that logged that change.

6 Q. And how do you know that?

7 A. Because my handle "LLefebvre" is
8 tagged to the change list number.

9 Q. And okay. And here you say:

10 "Fixed three bugs in the HW
11 accurate interpolators."

12 Does HW stand for hardware?

13 A. That is correct. So this will mean
14 that three bugs were fixed in the emulation
15 portion of the hardware accurate version, which
16 is trying to have the same exact precision of the
17 hardware for those types of operations.

18 Q. And further down in this same
19 change, you wrote this fixes both primb -- excuse
20 me, this fixes both:

21 Primlib_template_simple_triangle.cpp and
22 milestone_tri.cpp.tests. That's a mouthful. Did

1 I get it right?

2 A. Yes.

3 Q. Okay. Can you explain what you
4 meant when you said you fixed these two test
5 files?

6 A. So this was a while ago, so I don't
7 really recall. Again, I am going to give you the
8 version of what -- if I am reading this today,
9 what I would infer it means. It doesn't mean
10 that it's what I was thinking back in the date.
11 I don't remember.

12 Q. Sure. I can only ask for your best
13 recollection.

14 A. So if I am seeing this, is that
15 somehow when the I's and J's, which are the
16 parameters that we use for interpolations, were
17 zero and the alpha was also zero, the
18 de-normalization was occurring in the emulator
19 and needed to be -- so that probably resulted in
20 some kind of corruption of the test because of
21 the emulator not matching the hardware precision
22 somehow. So that is saying that by making this

1 change in the emulator, we were able to get these
2 two tests to pass.

3 Q. And were these two tests failing
4 prior to this?

5 MR. TUMINARO: Objection, form.

6 THE WITNESS: I can only assume they
7 were. I mean, it doesn't say that they were. But
8 yes, if it says "fixes", the underlying
9 assumption is that they were failing before, but
10 I don't remember.

11 BY MR. NESE:

12 Q. Fair enough. Do you recall what
13 each of these two tests refer to? I am not going
14 to try to barf out the file names again. Do you
15 recall what they are referring to?

16 A. They seem to be referring to some
17 kind of one triangle test. I don't know what the
18 milestone or really what it's trying to do, but
19 they seem to be some flavour of single triangle
20 tests.

21 Q. And let's look down now at page 51
22 of Exhibit 9. I would like to direct your

1 attention about halfway down that page to change
2 46036 on August 14, 2002. You are the one who
3 made this change; correct?

4 A. Yes, from the log file it seems that
5 I was the one that made this change.

6 Q. So you start out this text by
7 writing: "Fixed the clamping problem." Do you
8 recall what you might have meant by that?

9 A. Unfortunately, I have no
10 recollection of what this could have meant.
11 Sorry.

12 Q. No, that's okay. You continue:
13 "Note however that now there
14 is no triangle drawn in the
15 test because the clamping
16 causes the triangle to be
17 degenerate."

18 What did you mean there?

19 A. A degenerate triangle is a triangle
20 that has all three vertices along the same axis,
21 so basically transforms the area into a zero area
22 triangle and makes the triangle disappear. I can

1 only infer that after fixing whatever the
2 clamping problem was, the test or the triangle
3 that used to be drawn became degenerate because
4 it wasn't clamped any more and that made it
5 disappear.

6 Q. What does it mean to be clamped?

7 A. Clamped means, for example, if you
8 say clamped to zero and you give me a negative
9 number, a hardware that clamps to zero will
10 transform that negative number to zero. Or
11 typically, in hardware language, clamping is used
12 whenever you change the precision. So if you go
13 from a 32-bit precision number down to a 16-bit
14 precision number, you are going to have to clamp
15 some bits.

16 Q. Okay. You can put Exhibit 9 aside.
17 Earlier today you mentioned that the R400 project
18 was never taped out. At what point was the --
19 was work on the R400 project stopped?

20 MR. TUMINARO: Objection, form.

21 THE WITNESS: Like I said before, I
22 don't really recall, because for myself and most

1 of the team that change was really transparent,
2 because the design was really the same across the
3 project. So in my memory this is all a
4 continuation of the same work. I actually don't
5 remember the boundary between the R400 and the
6 Xenos program, when it actually occurred, because
7 it's all the same thing for the shader core team.

8 BY MR. NESE:

9 Q. Do you have an understanding for why
10 the R400 project stopped in favour of the Xenos
11 chip?

12 A. Again, my understanding is that
13 Microsoft came to us with a concept proposal, and
14 we were developing a chip that aligned with their
15 needs. And so we only had one design team or at
16 the time had only one -- sorry. Let me rephrase
17 that. We had two design teams. One was applied
18 already on the chip that was going to market
19 which was the R300 and the R500, but the design
20 team I was working on and the design team applied
21 to the R400, there was only one such design team.
22 So when the company decided to go forward with

1 that Microsoft project, we had to apply the one
2 design team we had towards that project and, in
3 that sense, that's what cancelled the R400
4 project, because we just applied the design team
5 towards that new project. Again, for us it was
6 mostly no change. It's just names of directory
7 change. That's it.

8 Q. Okay. I don't have any other
9 questions, subject to any questions that your
10 Attorneys may ask you.

11 MR. TUMINARO: Could we just take
12 five minutes?

13 MR. NESE: Absolutely.

14 BY THE VIDEOGRAPHER: Going off the
15 record at 2:38 p.m.

16 BY THE VIDEOGRAPHER: Going back on
17 the record at 2:51 p.m.

18 MR. TUMINARO: I have no questions.
19 This deposition is closed.

20 MR. NESE: Mr. Lefebvre, thank you
21 for your time.

22 MR. TUMINARO: Read and sign.

1 BY THE VIDEOGRAPHER: This concludes
2 the deposition of Laurent Lefebvre. We are going
3 off the record at 2:52 p.m.

4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

C E R T I F I C A T E

I, C.L. KLEIN, Official Court Reporter, duly
sworn as such, DO HEREBY CERTIFY that the
foregoing is a true and faithful transcription of
the evidence herein, AND I HAVE SIGNED:



C.L. KLEIN, O.C.R.

1 Laurent Lefebvre c/o
2 STERNE, KESSLER, GOLDSTEIN & FOX P.L.L.C.
3 1100 New York Avenue, NW
4 Washington, DC 20005

5
6 Case: LG Electronics, Inc. v. ATI Technologies ULC
7 Date of deposition: November 13, 2015
8 Deponent: Laurent Lefebvre

9
10 Please be advised that the transcript in the above
11 referenced matter is now complete and ready for signature.
12 The deponent may come to this office to sign the transcript,
13 a copy may be purchased for the witness to review and sign,
14 or the deponent and/or counsel may waive the option of
15 signing. Please advise us of the option selected.
16 Please forward the errata sheet and the original signed
signature page to counsel noticing the deposition, noting the
17 applicable time period allowed for such by the governing
18 Rules of Procedure. If you have any questions, please do
not hesitate to call our office at (202)-232-0646.

19

Sincerely,

20 Digital Evidence Group

Copyright 2015 Digital Evidence Group

21 Copying is forbidden, including electronically, absent
22 express written consent.

1 Digital Evidence Group, L.L.C.
1726 M Street, NW, Suite 1010
2 Washington, D.C. 20036
(202) 232-0646

3
SIGNATURE PAGE

4
Case: LG Electronics, Inc. v. ATI Technologies ULC
5 Witness Name: Laurent Lefebvre
Deposition Date: November 13, 2015

6
7 I do hereby acknowledge that I have read
and examined the foregoing pages
8 of the transcript of my deposition and that:

9
10 (Check appropriate box):
() The same is a true, correct and
11 complete transcription of the answers given by
me to the questions therein recorded.
12 () Except for the changes noted in the
attached Errata Sheet, the same is a true,
13 correct and complete transcription of the
answers given by me to the questions therein
14 recorded.

15
16 _____
17 DATE WITNESS SIGNATURE

18
19
20
21 _____
22 DATE NOTARY

1 Digital Evidence Group, LLC
2 1726 M Street, NW, Suite 1010
3 Washington, D.C. 20036
4 (202)232-0646

5

6

ERRATA SHEET

7 Case: LG Electronics, Inc. v. ATI Technologies ULC

Witness Name: Laurent Lefebvre

8 Deposition Date: November 13, 2015

Page No. Line No. Change

9

10

11

12

13

14

15

16

17

18

19

20

21

22

Signature

Date