

Transcript of Hanspeter Pfister, Ph.D.

Date: February 16, 2024 **Case:** Realtek Semiconductor Corp. -v- ATI Technologies ULC (PTAB)

Planet Depos Phone: 888.433.3767 Email: <u>transcripts@planetdepos.com</u> www.planetdepos.com

DOCKE

RM

Δ

WORLDWIDE COURT REPORTING & LITIGATION TECHNOLOGY

Find authenticated court documents without watermarks at docketalarm.com.

1 (1 to 4)

Transcript of Hanspeter Pfister, Ph.D. Conducted on February 16, 2024

	1			3
1	UNITED STATES PATENT AND TRADEMARK OFFICE	1	CONTENTS	
2	BEFORE THE PATENT TRIAL AND APPEAL BOARD	2		
3		3	EXAMINATION OF HANSPETER PFISTER, Ph.D.	PAGE
4	REALTEK SEMICONDUCTOR CORP.,	4	By Mr. Dokhanchy	5
5	Petitioner,	5	By Mr. Johnson	132
6	٧.	6		
7	ATI TECHNOLOGIES ULC,	7		
8	Patent Owner.	8	Exhibits - none marked in the deposition	1
9	x	9		
10	Case No. IPR2023-00922	10		
11		11		
12	Videotaped deposition of Hanspeter Pfister, Ph.D.	12		
13	Boston, Massachusetts	13		
14	February 16, 2024	14		
15	9:01 a.m.	15		
16		16		
17		17		
18		18		
19		19		
20		20		
I .	Job No.: 524719	21		
	Pages: 1 - 135	22		
I .	Reported By: Alan H. Brock, RDR, CRR	23		
24		24		
25		25		
	2			4
1	A P P E A R A N C E S	1	February 16, 2024 9:01 a.m.	
2	ON BEHALF OF PETITIONER:	2	PROCEEDINGS	
3	BAKER BOTTS L.L.P.	3	THE VIDEOGRAPHER: Here b	-
4	JEFFREY JOHNSON, ESQ.	4	in the videotaped deposition of Dr. Han	-
5	910 Louisiana Street	5	in the matter of Realtek Semiconductor	-
6	Houston, Texas 77002	6	Technologies ULC (PTAB), in the Unit	
7	713.229.1234	7	and Trademark Office, Case No. IPR20	
8	jeffrey.johnson@bakerbotts.com	8	date is February 16th, 2024. The time of	on the video
9	ON BEHALF OF PATENT OWNER:	9	monitor is 9:02 a.m.	
		10) The videographer today is Micha	el Safee,
11 12	MINTZ, LEVIN, COHN, FERRIS, GLOVSKY &	11	representing Planet Depos. This video	deposition is
12	POPEO, P.C. Reza dokhanchy, esq.	12	2 taking place at Orrick, Herrington & Su	tcliffe LLP,
14	3580 Carmel Mountain Road, No. 300	13	3 222 Berkeley Street, Suite 2000, Bosto	on, Massachusetts
15	San Diego, California 92130	14	4 02116.	
16	858.314.1500	15	5 Would counsel please voice-ide	ntify
17	rdokhanchy@mintz.com	16	5 themselves and state whom they represe	ent.
18		17		
	ALSO PRESENT:	18	8 Levin, on behalf of AMD/ATI.	
20	Michael Safee, Videographer	19	· · · · · · · · · · · · · · · · · · ·	on, Baker
21) Botts, on behalf of the Realtek defendation	
22		21		
23			2 today is	- F
24		23	•	ltek
25			4 petitioners.	
		25	-	urt reporter
L	T T T T			all reporter
	PLANE	Ľ	DEPOS	

888.433.3767 | WWW.PLANETDEPOS.COM

DOCKET

Δ

5	7
5 1 today is Alan Brock, representing Planet Depos. The	7 1 And so the i860 processor is basically the processor
	2 in the Amantides system. So it does more, you know,
3 HANSPETER PFISTER, PH.D.,	3 than just G/R processing.
4 being first duly sworn or affirmed to testify to the	4 Q. The thing you're calling the G/R unit, that's
5 truth, the whole truth, and nothing but the truth, was	5 a processor; right?
6 examined and testified as follows:	6 MR. JOHNSON: Objection, form.
7 EXAMINATION	7 A. Well, I call it a unit because I think that's
8 BY MR. DOKHANCHY:	8 the term that Amantides uses. But if you could hand
9 Q. Good morning, Dr. Pfister.	9 me the Amantides reference, I can check that.
10 A. Good morning.	10 Q. Sure. I'm going to hand you Exhibit 1007,
11 Q. I'm going to hand you copies of Exhibit 1001,	11 which is the Amantides reference.
12 which is the '454 patent, and 1003. And Exhibit 1003	12 And I can point you to a particular place
13 is your declaration in this matter; is that correct?	13 if that would be helpful.
14 A. Yes, that's correct.	14 A. I found it. So in Amantides, Page 7
15 Q. If you could go to Paragraph 169 of your	15 sorry, Page well, which page should I use? I guess
16 report, please: It begins on Page 81. This is where	16 I use the Bates Page 7?
17 you begin your analysis in Ground 2 of the '454	17 Q. We can use 157. That's fine.
18 patent, claim 2; is that right?	18 A. Page 157, on the bottom of the left column,
19 A. This is with regards to particular prior art,	19 he describes these G/R units as the processors, or the
20 and it seems to be the combination of Amantides and	20 processor. So he uses the word "processor." You were
21 Kohn.	21 correct.
22 Q. Okay. And in this section that starts at	22 Q. So looking at Figure 3, there are multiple
23 Paragraph 167, you're addressing the claimed unified	23 G/R units. Those are, as we just saw, processors.
24 shader of the '454 patent; right?	24 Each G/R unit is a processor; right?
25 A. That's correct, with regards to Amantides and	25 A. That is correct.
6	8
LL NORD.	11 () And we see on the next page 158 around the
1 Kohn.	Q. And we see on the next page, 158, around the middle of the page it says "After exploring several
2 Q. Okay. And if you continue onto the next	2 middle of the page it says, "After exploring several
2 Q. Okay. And if you continue onto the next 3 page, in Paragraph 169, your allegation is that	2 middle of the page it says, "After exploring several3 DSP microprocessors, we decided on the Intel i860";
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right?
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct.
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor;
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right?
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? A. Yes, the G/R unit or units, plural. 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure 10 that we are still using the or Amantides is still
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? A. Yes, the G/R unit or units, plural. Q. You didn't say units plural in your report. 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure 10 that we are still using the or Amantides is still 11 using the term "processor" in the same way. If you
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? A. Yes, the G/R unit or units, plural. Q. You didn't say units plural in your report. A. That's correct. I would say it's either the 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure 10 that we are still using the or Amantides is still 11 using the term "processor" in the same way. If you 12 don't mind, I'll quickly read that paragraph above.
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? A. Yes, the G/R unit or units, plural. Q. You didn't say units plural in your report. A. That's correct. I would say it's either the singular or it's the collection of. 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure 10 that we are still using the or Amantides is still 11 using the term "processor" in the same way. If you 12 don't mind, I'll quickly read that paragraph above. 13 Q. Yes.
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? A. Yes, the G/R unit or units, plural. Q. You didn't say units plural in your report. A. That's correct. I would say it's either the singular or it's the collection of. Q. In your report you said singular; correct? 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure 10 that we are still using the or Amantides is still 11 using the term "processor" in the same way. If you 12 don't mind, I'll quickly read that paragraph above. 13 Q. Yes. 14 A. I think it's a little ambiguous, just in the
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? A. Yes, the G/R unit or units, plural. Q. You didn't say units plural in your report. A. That's correct. I would say it's either the singular or it's the collection of. Q. In your report you said singular; correct? A. That is correct. I used the singular in the 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure 10 that we are still using the or Amantides is still 11 using the term "processor" in the same way. If you 12 don't mind, I'll quickly read that paragraph above. 13 Q. Yes. 14 A. I think it's a little ambiguous, just in the 15 sense that Amantides doesn't actually say that the
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? A. Yes, the G/R unit or units, plural. Q. You didn't say units plural in your report. A. That's correct. I would say it's either the singular or it's the collection of. Q. In your report you said singular; correct? A. That is correct. I used the singular in the report, but I may have, you know, missed that 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure 10 that we are still using the or Amantides is still 11 using the term "processor" in the same way. If you 12 don't mind, I'll quickly read that paragraph above. 13 Q. Yes. 14 A. I think it's a little ambiguous, just in the 15 sense that Amantides doesn't actually say that the 16 Intel i860 is just the G/R processor. The reason I
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? A. Yes, the G/R unit or units, plural. Q. You didn't say units plural in your report. A. That's correct. I would say it's either the singular or it's the collection of. Q. In your report you said singular; correct? A. That is correct. I used the singular in the 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure 10 that we are still using the or Amantides is still 11 using the term "processor" in the same way. If you 12 don't mind, I'll quickly read that paragraph above. 13 Q. Yes. 14 A. I think it's a little ambiguous, just in the 15 sense that Amantides doesn't actually say that the 16 Intel i860 is just the G/R processor. The reason I 17 mention this is because, as I said earlier, in the
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? A. Yes, the G/R unit or units, plural. Q. You didn't say units plural in your report. A. That's correct. I would say it's either the singular or it's the collection of. Q. In your report you said singular; correct? A. That is correct. I used the singular in the report, but I may have, you know, missed that particular point. But I think either one is fine. Q. And your withdrawn. The Amantides 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure 10 that we are still using the or Amantides is still 11 using the term "processor" in the same way. If you 12 don't mind, I'll quickly read that paragraph above. 13 Q. Yes. 14 A. I think it's a little ambiguous, just in the 15 sense that Amantides doesn't actually say that the 16 Intel i860 is just the G/R processor. The reason I 17 mention this is because, as I said earlier, in the 18 system diagram in Figure 4 the i860 appears as, you
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? A. Yes, the G/R unit or units, plural. Q. You didn't say units plural in your report. A. That's correct. I would say it's either the singular or it's the collection of. Q. In your report you said singular; correct? A. That is correct. I used the singular in the report, but I may have, you know, missed that particular point. But I think either one is fine. Q. And your withdrawn. The Amantides 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure 10 that we are still using the or Amantides is still 11 using the term "processor" in the same way. If you 12 don't mind, I'll quickly read that paragraph above. 13 Q. Yes. 14 A. I think it's a little ambiguous, just in the 15 sense that Amantides doesn't actually say that the 16 Intel i860 is just the G/R processor. The reason I 17 mention this is because, as I said earlier, in the
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? A. Yes, the G/R unit or units, plural. Q. You didn't say units plural in your report. A. That's correct. I would say it's either the singular or it's the collection of. Q. In your report you said singular; correct? A. That is correct. I used the singular in the report, but I may have, you know, missed that particular point. But I think either one is fine. Q. And your withdrawn. The Amantides 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure 10 that we are still using the or Amantides is still 11 using the term "processor" in the same way. If you 12 don't mind, I'll quickly read that paragraph above. 13 Q. Yes. 14 A. I think it's a little ambiguous, just in the 15 sense that Amantides doesn't actually say that the 16 Intel i860 is just the G/R processor. The reason I 17 mention this is because, as I said earlier, in the 18 system diagram in Figure 4 the i860 appears as, you
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? A. Yes, the G/R unit or units, plural. Q. You didn't say units plural in your report. A. That's correct. I would say it's either the singular or it's the collection of. Q. In your report you said singular; correct? A. That is correct. I used the singular in the report, but I may have, you know, missed that particular point. But I think either one is fine. Q. And your withdrawn. The Amantides 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure 10 that we are still using the or Amantides is still 11 using the term "processor" in the same way. If you 12 don't mind, I'll quickly read that paragraph above. 13 Q. Yes. 14 A. I think it's a little ambiguous, just in the 15 sense that Amantides doesn't actually say that the 16 Intel i860 is just the G/R processor. The reason I 17 mention this is because, as I said earlier, in the 18 system diagram in Figure 4 the i860 appears as, you 19 know, the only processor within the graphics
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? A. Yes, the G/R unit or units, plural. Q. You didn't say units plural in your report. A. That's correct. I would say it's either the singular or it's the collection of. Q. In your report you said singular; correct? A. That is correct. I used the singular in the report, but I may have, you know, missed that particular point. But I think either one is fine. Q. And your withdrawn. The Amantides reference states that the G/R unit is implemented as an Intel i860 processor; right? 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure 10 that we are still using the or Amantides is still 11 using the term "processor" in the same way. If you 12 don't mind, I'll quickly read that paragraph above. 13 Q. Yes. 14 A. I think it's a little ambiguous, just in the 15 sense that Amantides doesn't actually say that the 16 Intel i860 is just the G/R processor. The reason I 17 mention this is because, as I said earlier, in the 18 system diagram in Figure 4 the i860 appears as, you 19 know, the only processor within the graphics 20 processing unit, except for the host. So it
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? A. Yes, the G/R unit or units, plural. Q. You didn't say units plural in your report. A. That's correct. I would say it's either the singular or it's the collection of. Q. In your report you said singular; correct? A. That is correct. I used the singular in the report, but I may have, you know, missed that particular point. But I think either one is fine. Q. And your withdrawn. The Amantides reference states that the G/R unit is implemented as an Intel i860 processor; right? A. That is correct. 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure 10 that we are still using the or Amantides is still 11 using the term "processor" in the same way. If you 12 don't mind, I'll quickly read that paragraph above. 13 Q. Yes. 14 A. I think it's a little ambiguous, just in the 15 sense that Amantides doesn't actually say that the 16 Intel i860 is just the G/R processor. The reason I 17 mention this is because, as I said earlier, in the 18 system diagram in Figure 4 the i860 appears as, you 19 know, the only processor within the graphics 20 processing unit, except for the host. So it 21 presumably will also have to do some other things.
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? A. Yes, the G/R unit or units, plural. Q. You didn't say units plural in your report. A. That's correct. I would say it's either the singular or it's the collection of. Q. In your report you said singular; correct? A. That is correct. I used the singular in the report, but I may have, you know, missed that particular point. But I think either one is fine. Q. And your withdrawn. The Amantides reference states that the G/R unit is implemented as an Intel i860 processor; right? A. That is correct. Q. So the G/R 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure 10 that we are still using the or Amantides is still 11 using the term "processor" in the same way. If you 12 don't mind, I'll quickly read that paragraph above. 13 Q. Yes. 14 A. I think it's a little ambiguous, just in the 15 sense that Amantides doesn't actually say that the 16 Intel i860 is just the G/R processor. The reason I 17 mention this is because, as I said earlier, in the 18 system diagram in Figure 4 the i860 appears as, you 19 know, the only processor within the graphics 20 processing unit, except for the host. So it 21 presumably will also have to do some other things. 22 And that's the only reason I bring this up.
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? A. Yes, the G/R unit or units, plural. Q. You didn't say units plural in your report. A. That's correct. I would say it's either the singular or it's the collection of. Q. In your report you said singular; correct? A. That is correct. I used the singular in the fereport, but I may have, you know, missed that particular point. But I think either one is fine. Q. And your withdrawn. The Amantides reference states that the G/R unit is implemented as an Intel i860 processor; right? A. That is correct. Q. So the G/R A. So just to be clear: You know, I'm referring an out of the singular of an out of the singular of the gamma of the ga	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure 10 that we are still using the or Amantides is still 11 using the term "processor" in the same way. If you 12 don't mind, I'll quickly read that paragraph above. 13 Q. Yes. 14 A. I think it's a little ambiguous, just in the 15 sense that Amantides doesn't actually say that the 16 Intel i860 is just the G/R processor. The reason I 17 mention this is because, as I said earlier, in the 18 system diagram in Figure 4 the i860 appears as, you 19 know, the only processor within the graphics 20 processing unit, except for the host. So it 21 presumably will also have to do some other things. 22 And that's the only reason I bring this up. 23 Q. Okay. So looking at Figure 4, are you saying 24 that the G/R unit is coextensive with the i860, larger
 Q. Okay. And if you continue onto the next page, in Paragraph 169, your allegation is that Amantides termed the unified shader unit the G/R unit. Do you see that? A. Yes, correct. Q. And so your allegation is that the Amantides reference discloses a unified shader in the form of the G/R unit; right? A. Yes, the G/R unit or units, plural. Q. You didn't say units plural in your report. A. That's correct. I would say it's either the singular or it's the collection of. Q. In your report you said singular; correct? A. That is correct. I used the singular in the reference states that the G/R unit is implemented as an Intel i860 processor; right? A. That is correct. Q. So the G/R A. So just to be clear: You know, I'm referring You knows the actual system diagram of Amantides. 	 2 middle of the page it says, "After exploring several 3 DSP microprocessors, we decided on the Intel i860"; 4 right? 5 A. Yes, that is correct. 6 Q. And so the authors are stating that the Intel 7 i860 is the processor selected as the G/R processor; 8 right? 9 A. Let me quickly check. I want to make sure 10 that we are still using the or Amantides is still 11 using the term "processor" in the same way. If you 12 don't mind, I'll quickly read that paragraph above. 13 Q. Yes. 14 A. I think it's a little ambiguous, just in the 15 sense that Amantides doesn't actually say that the 16 Intel i860 is just the G/R processor. The reason I 17 mention this is because, as I said earlier, in the 18 system diagram in Figure 4 the i860 appears as, you 19 know, the only processor within the graphics 20 processing unit, except for the host. So it 21 presumably will also have to do some other things. 22 And that's the only reason I bring this up. 23 Q. Okay. So looking at Figure 4, are you saying 24 that the G/R unit is coextensive with the i860, larger

888.433.3767 | WWW.PLANETDEPOS.COM

DOCKET

ALARM

9

RM

DOCKE

Α

Α

1 else?	1 Q. Sure. I'm just looking at the claim
2 MR. JOHNSON: Objection, form.	2 language. We can talk about your mapping in a second.
3 A. I don't know what you mean by "larger than,"	3 But my question simply is, "claim 2 requires a
4 "smaller than," whatever terms you used.	4 sequencer that maintains instructions; correct?
5 Q. Sure. So looking at Figure 4, what	5 A. Yes.
6 components would you consider parts of the G/R unit?	6 Q. And Paragraph 178 is where you discuss your
7 A. Well, the G/R unit is clearly the i860,	7 allegations of why Amantides and Kohn disclose the
8 within the i860, because that's the, you know,	8 claimed sequencer; is that correct?
9 one-to-one mapping to the previous diagram.	9 MR. JOHNSON: Objection, form.
10 Q. Okay. So that's what I meant by "smaller	10 Q. I can just direct you to the first sentence.
11 than": within.	11 A. Yeah, I see the paragraph. What I'm actually
12 What else, if anything, is in the i860	12 saying is that both Amantides and Kohn disclose the
13 besides the G/R processor?	13 claimed sequencer.
14 A. Well, I wouldn't say, you know, "is within."	14 Q. Okay. And in terms of what you identify, you
15 I'm not sure what you mean by that term.	15 say at the bottom the end of Paragraph 178, "The
16 Q. Well, that's the word you used. So I'm using	16 on-chip cache together with the memory unit comprise
17 your word.	17 the claimed sequencer and sequencer circuitry of the
18 A. Oh, sorry. I said the G/R unit, you know, is	18 '454 patent." Correct?
19 basically within the i860. I mean, the i860 is is	19 A. So I think in order to understand this, we
20 the G/R unit. It may also function as, you know, sort	20 need to look at Kohn, because Kohn actually is
21 of	21 referenced here, if I'm not mistaken, Exhibit 1008.
22 You know, it's a subtle distinction,	22 Q. Well, let's just start with what you wrote.
23 because the G/R unit actually can also do some other	23 You wrote, "The on-chip cache together with the memory
24 processing. I was talking myself a little bit into a	24 unit comprise the claimed sequencer and sequencer
25 corner here, because I'm thinking, besides the	25 circuitry of the '454 patent." Did I read that
10	12 12
1 geometry and the rendering processing, there is some	1 correctly?
2 other processing happening. But that could be all	2 A. You read that correctly.
3 part I mean, that is actually in Amantides all part	3 Q. So let's talk about what you cite here. So
4 of the G/R unit.	4 you cite in this paragraph first you say,
5 So, you know, let's step back. I'm going	5 "Amantides at 157 to 158." Do you see that?
6 to change basically, in my declaration, as I said,	6 A. Sorry, say that again. I'm sorry.
7 I think, the G/R unit is the i860.	7 Q. I'm looking at the first citation in
8 Actually, if you don't mind, I'll quickly	8 Paragraph 178.
9 check my declaration. I want to make sure I have that	9 A. Oh, yeah.
10 statement in here before I say I say that.	10 Q. That's Amantides at Page 157 to 158; correct?
11 Yeah, actually, I do say that.	11 A. That's the citation. That's not all we just
12 Q. Okay.	12 talked about, just to be clear.
13 A. So I say in Paragraph 172 on Page 892, "The	13 Q. That's fine. I just want to we're going
14 claimed processor unit can be interpreted as each	14 to go now look at that citation.
15 G/R," and then in parentheses, you know, the i860	15 A. Okay, yeah.
16 processor.	16 Q. And then you have a quote saying, "As well,
17 Q. And let's talk about claim 2 of the '454	17 program space needs to be larger," dot dot dot. Let's
18 patent. If you can open that up, please, or you may	18 go to that quote. Okay?
19 just remember it. But there is a sequencer claimed in	19 A. Okay.
20 the i860 excuse me. Withdrawn. Claim 2 requires a	20 Q. That's on Page 158 of Amantides. If you
21 sequencer that maintains instructions. Do you see	21 could go there, please. So this is one of your
22 that?	22 citations for why Amantides discloses the sequencer,
23 A. So claim 2 has several subclaims. I think 24 we in my declaration Llabeled them with A. B. C.	23 which, as we just talked about, needs to maintain 24 instructions. Correct?
24 we in my declaration I labeled them with A, B, C. 25 So I think you're referring to the third or the C?	
125 SO I UMINK YOU'RE REFERRING TO THE UNITA OF THE U?	25 A. The sequencer needs to maintain instructions,

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

Find authenticated court documents without watermarks at docketalarm.com.

11

15

Conducted on PC	201uary 10, 2024
13	
	1 in the DRAM.

1 correct.	1 in the DRAM.
2 Q. So where in this citation that you quoted,	2 Q. Does Amantides say one way or another whether
3 Page 158 where do you see a disclosure of storing	3 the DRAM stores instructions?
4 instructions?	4 MR. JOHNSON: Objection, form.
5 A. I'm actually trying to find it on 157-158.	5 A. So, you know, you're directing me to this one
6 Q. So the quote that you cited is about Line 8	6 paragraph in Amantides. And so to answer your
7 on 158. It starts "As well."	7 question truthfully, I would have to look at, I think,
8 A. Oh, yeah. Yeah, I think the relevant piece	8 the rest of the reference. You know, I don't recall.
9 of that quote, or of that, you know, section in	9 And I'd be happy to look through it if you like.
10 Amantides is that sentence at the end in my	10 Q. Yeah, why don't do you that. It's only
11 declaration, Paragraph 178, where I'm quoting. And in	11 discussed, I think, on that page, but you can feel
12 the sentence the quote says, "To get back to speed, we	12 free to correct me and look for the word "DRAM"
13 wanted the processor to have an on-chip cache." So	13 throughout or whatever you want to look for.
14 that's what I'm referring to as the on-chip cache in	14 But my question is: Does Amantides say
15 Amantides.	15 whether or not the DRAM stores instructions?
16 Q. Where does that say that what you're calling	16 MR. JOHNSON: Objection, form.
17 the sequencer stores instructions?	17 A. So I think actually even within that
18 A. If we look at Amantides, Page 158 – also	18 paragraph that you directed me to, you know, if you
19 where my quote starts in my declaration: "As well,	19 read this carefully, Amantides points out that,
20 program space needs to be larger," et cetera.	20 "Program space needs to be larger as each processor
21 "Program space would be understood by a POSITA to mean	21 does more work." Right? So he's pointing out the
22 memory for programs," and it's very clear that that	22 fact that, as we're combining the G/R into this one
23 includes instructions. So it would be clear to a	23 processor, it needs to do more work, and that means it
24 POSITA that that program space which is stored in the	24 also needs more program space. And then he talks
25 on-chip cache is part of that cache, meaning the	25 about using DRAM.
14	16
14 1 instructions are stored in that cache.	16 1 So I think it's clear from just inferring
1 instructions are stored in that cache.	1 So I think it's clear from just inferring
 instructions are stored in that cache. Q. Okay. And it says originally, before 	1 So I think it's clear from just inferring 2 this that he assumes that the program space will also 3 be stored in the DRAM, since he points out that it can 4 be large right? And a cache, as I mentioned
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility 	 So I think it's clear from just inferring this that he assumes that the program space will also be stored in the DRAM, since he points out that it can
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is 	1 So I think it's clear from just inferring 2 this that he assumes that the program space will also 3 be stored in the DRAM, since he points out that it can 4 be large right? And a cache, as I mentioned
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? 	1 So I think it's clear from just inferring 2 this that he assumes that the program space will also 3 be stored in the DRAM, since he points out that it can 4 be large right? And a cache, as I mentioned 5 before, is typically a temporary storage and is
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is that he or they wanted to eliminate the need for SRAM and DRAM. So I guess you could say an alternative 	1 So I think it's clear from just inferring 2 this that he assumes that the program space will also 3 be stored in the DRAM, since he points out that it can 4 be large right? And a cache, as I mentioned 5 before, is typically a temporary storage and is 6 typically on or, you know I would say, yeah,
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is that he or they wanted to eliminate the need for SRAM 	1So I think it's clear from just inferring2this that he assumes that the program space will also3be stored in the DRAM, since he points out that it can4be large right? And a cache, as I mentioned5before, is typically a temporary storage and is6typically on or, you know I would say, yeah,7typically not large enough to hold all of the program8space.9So I think it's reasonable to say that,
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is that he or they wanted to eliminate the need for SRAM and DRAM. So I guess you could say an alternative design would have been to store the instructions in 10 SRAM and DRAM, but that's not 	 So I think it's clear from just inferring this that he assumes that the program space will also be stored in the DRAM, since he points out that it can be large right? And a cache, as I mentioned before, is typically a temporary storage and is typically on or, you know I would say, yeah, typically not large enough to hold all of the program space. So I think it's reasonable to say that, yes, Amantides does say that the program space is
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is that he or they wanted to eliminate the need for SRAM and DRAM. So I guess you could say an alternative design would have been to store the instructions in SRAM and DRAM, but that's not I'm sorry, in SRAM, sorry. I misquoted, I 	 So I think it's clear from just inferring this that he assumes that the program space will also be stored in the DRAM, since he points out that it can be large right? And a cache, as I mentioned before, is typically a temporary storage and is typically on or, you know I would say, yeah, typically not large enough to hold all of the program space. So I think it's reasonable to say that, yes, Amantides does say that the program space is stored in the DRAM, because that's large.
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is that he or they wanted to eliminate the need for SRAM and DRAM. So I guess you could say an alternative design would have been to store the instructions in 10 SRAM and DRAM, but that's not 11 I'm sorry, in SRAM, sorry. I misquoted, I 12 think. What he actually says or they say is that "we 	 So I think it's clear from just inferring this that he assumes that the program space will also be stored in the DRAM, since he points out that it can be large right? And a cache, as I mentioned before, is typically a temporary storage and is typically on or, you know I would say, yeah, typically not large enough to hold all of the program space. So I think it's reasonable to say that, yes, Amantides does say that the program space is stored in the DRAM, because that's large. Q. And you see in claim 2 there's a separate
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is that he or they wanted to eliminate the need for SRAM and DRAM. So I guess you could say an alternative design would have been to store the instructions in 10 SRAM and DRAM, but that's not 11 I'm sorry, in SRAM, sorry. I misquoted, I 12 think. What he actually says or they say is that "we 13 wanted to eliminate the need for SRAM, and use DRAM 	 So I think it's clear from just inferring this that he assumes that the program space will also be stored in the DRAM, since he points out that it can be large right? And a cache, as I mentioned before, is typically a temporary storage and is typically on or, you know I would say, yeah, typically not large enough to hold all of the program space. So I think it's reasonable to say that, yes, Amantides does say that the program space is stored in the DRAM, because that's large. Q. And you see in claim 2 there's a separate requirement from the sequencer, and that is a general
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is that he or they wanted to eliminate the need for SRAM and DRAM. So I guess you could say an alternative design would have been to store the instructions in 10 SRAM and DRAM, but that's not I'm sorry, in SRAM, sorry. I misquoted, I think. What he actually says or they say is that "we wanted to eliminate the need for SRAM, and use DRAM 	 So I think it's clear from just inferring this that he assumes that the program space will also be stored in the DRAM, since he points out that it can be large right? And a cache, as I mentioned before, is typically a temporary storage and is typically on or, you know I would say, yeah, typically not large enough to hold all of the program space. So I think it's reasonable to say that, yes, Amantides does say that the program space is stored in the DRAM, because that's large. Q. And you see in claim 2 there's a separate requirement from the sequencer, and that is a general purpose register block for maintaining data? Do you
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is that he or they wanted to eliminate the need for SRAM and DRAM. So I guess you could say an alternative design would have been to store the instructions in SRAM and DRAM, but that's not I'm sorry, in SRAM, sorry. I misquoted, I think. What he actually says or they say is that "we wanted to eliminate the need for SRAM, and use DRAM instead." And now I lost your question. I'm sorry. 	 So I think it's clear from just inferring this that he assumes that the program space will also be stored in the DRAM, since he points out that it can be large right? And a cache, as I mentioned before, is typically a temporary storage and is typically on or, you know I would say, yeah, typically not large enough to hold all of the program space. So I think it's reasonable to say that, yes, Amantides does say that the program space is stored in the DRAM, because that's large. Q. And you see in claim 2 there's a separate requirement from the sequencer, and that is a general purpose register block for maintaining data? Do you see that?
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is that he or they wanted to eliminate the need for SRAM and DRAM. So I guess you could say an alternative design would have been to store the instructions in 10 SRAM and DRAM, but that's not 11 I'm sorry, in SRAM, sorry. I misquoted, I 12 think. What he actually says or they say is that "we 13 wanted to eliminate the need for SRAM, and use DRAM 14 instead." And now I lost your question. I'm sorry. Q. Well, my question is: Does the DRAM in 	 So I think it's clear from just inferring this that he assumes that the program space will also be stored in the DRAM, since he points out that it can be large right? And a cache, as I mentioned before, is typically a temporary storage and is typically on or, you know I would say, yeah, typically not large enough to hold all of the program space. So I think it's reasonable to say that, yes, Amantides does say that the program space is stored in the DRAM, because that's large. Q. And you see in claim 2 there's a separate requirement from the sequencer, and that is a general purpose register block for maintaining data? Do you see that? A. Yes, the claim says that a sequencer is
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is that he or they wanted to eliminate the need for SRAM and DRAM. So I guess you could say an alternative design would have been to store the instructions in 10 SRAM and DRAM, but that's not 11 I'm sorry, in SRAM, sorry. I misquoted, I 12 think. What he actually says or they say is that "we 13 wanted to eliminate the need for SRAM, and use DRAM 14 instead." And now Host your question. I'm sorry. Q. Well, my question is: Does the DRAM in 17 Amantides store instructions? 	 So I think it's clear from just inferring this that he assumes that the program space will also be stored in the DRAM, since he points out that it can be large right? And a cache, as I mentioned before, is typically a temporary storage and is typically on or, you know I would say, yeah, typically not large enough to hold all of the program space. So I think it's reasonable to say that, yes, Amantides does say that the program space is stored in the DRAM, because that's large. Q. And you see in claim 2 there's a separate requirement from the sequencer, and that is a general purpose register block for maintaining data? Do you see that? A. Yes, the claim says that a sequencer is coupled to a general purpose register block, and then
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is that he or they wanted to eliminate the need for SRAM and DRAM. So I guess you could say an alternative design would have been to store the instructions in SRAM and DRAM, but that's not I'm sorry, in SRAM, sorry. I misquoted, I think. What he actually says or they say is that "we wanted to eliminate the need for SRAM, and use DRAM instead." And now Host your question. I'm sorry. Q. Well, my question is: Does the DRAM in Amantides store instructions? A. It may also store instructions, simply 	 So I think it's clear from just inferring this that he assumes that the program space will also be stored in the DRAM, since he points out that it can be large right? And a cache, as I mentioned before, is typically a temporary storage and is typically on or, you know I would say, yeah, typically not large enough to hold all of the program space. So I think it's reasonable to say that, yes, Amantides does say that the program space is stored in the DRAM, because that's large. Q. And you see in claim 2 there's a separate requirement from the sequencer, and that is a general purpose register block for maintaining data? Do you see that? A. Yes, the claim says that a sequencer is coupled to a general purpose register block, and then further down that, you know, that depicts a
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is that he or they wanted to eliminate the need for SRAM and DRAM. So I guess you could say an alternative design would have been to store the instructions in 10 SRAM and DRAM, but that's not 11 I'm sorry, in SRAM, sorry. I misquoted, I 12 think. What he actually says or they say is that "we 13 wanted to eliminate the need for SRAM, and use DRAM 14 instead." And now I lost your question. I'm sorry. 16 Q. Well, my question is: Does the DRAM in 17 Amantides store instructions? 18 A. It may also store instructions, simply 19 because, you know, a cache is, if you will, kind of a 	 So I think it's clear from just inferring this that he assumes that the program space will also be stored in the DRAM, since he points out that it can be large right? And a cache, as I mentioned before, is typically a temporary storage and is typically on or, you know I would say, yeah, typically not large enough to hold all of the program space. So I think it's reasonable to say that, yes, Amantides does say that the program space is stored in the DRAM, because that's large. Q. And you see in claim 2 there's a separate requirement from the sequencer, and that is a general purpose register block for maintaining data? Do you see that? A. Yes, the claim says that a sequencer is coupled to a general purpose register block, and then further down that, you know, that depicts a calculation of operations on the selected data
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is that he or they wanted to eliminate the need for SRAM and DRAM. So I guess you could say an alternative design would have been to store the instructions in 10 SRAM and DRAM, but that's not 11 I'm sorry, in SRAM, sorry. I misquoted, I 12 think. What he actually says or they say is that "we 13 wanted to eliminate the need for SRAM, and use DRAM 14 instead." And now I lost your question. I'm sorry. Q. Well, my question is: Does the DRAM in 17 Amantides store instructions; A. It may also store instructions, simply because, you know, a cache is, if you will, kind of a temporary storage and typically limited in space. So, 	 So I think it's clear from just inferring this that he assumes that the program space will also be stored in the DRAM, since he points out that it can be large right? And a cache, as I mentioned before, is typically a temporary storage and is typically on or, you know I would say, yeah, typically not large enough to hold all of the program space. So I think it's reasonable to say that, yes, Amantides does say that the program space is stored in the DRAM, because that's large. Q. And you see in claim 2 there's a separate requirement from the sequencer, and that is a general purpose register block for maintaining data? Do you see that? A. Yes, the claim says that a sequencer is coupled to a general purpose register block, and then further down that, you know, that depicts a calculation of operations on the selected data maintained in the general purpose register block, is
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is that he or they wanted to eliminate the need for SRAM and DRAM. So I guess you could say an alternative design would have been to store the instructions in 10 SRAM and DRAM, but that's not I'm sorry, in SRAM, sorry. I misquoted, I think. What he actually says or they say is that "we wanted to eliminate the need for SRAM, and use DRAM instead." And now Host your question. I'm sorry. Q. Well, my question is: Does the DRAM in A. It may also store instructions, simply because, you know, a cache is, if you will, kind of a temporary storage and typically limited in space. So, you know, it may not hold the whole program. And so 	 So I think it's clear from just inferring this that he assumes that the program space will also be stored in the DRAM, since he points out that it can be large right? And a cache, as I mentioned before, is typically a temporary storage and is typically on or, you know I would say, yeah, typically not large enough to hold all of the program space. So I think it's reasonable to say that, yes, Amantides does say that the program space is stored in the DRAM, because that's large. Q. And you see in claim 2 there's a separate requirement from the sequencer, and that is a general purpose register block for maintaining data? Do you see that? A. Yes, the claim says that a sequencer is coupled to a general purpose register block, and then further down that, you know, that depicts a calculation of operations on the selected data maintained in the general purpose register block, is part of that, yes.
 1 instructions are stored in that cache. Q. Okay. And it says originally, before 3 considering the on-chip cache, there was a possibility 4 of storing program space in SRAM or DRAM; is that 5 right? 6 A. Well, what Amantides actually points out is 7 that he or they wanted to eliminate the need for SRAM 8 and DRAM. So I guess you could say an alternative 9 design would have been to store the instructions in 10 SRAM and DRAM, but that's not 11 I'm sorry, in SRAM, sorry. I misquoted, I 12 think. What he actually says or they say is that "we 13 wanted to eliminate the need for SRAM, and use DRAM 14 instead." 15 And now Host your question. I'm sorry. 16 Q. Well, my question is: Does the DRAM in 17 Amantides store instructions, simply 19 because, you know, a cache is, if you will, kind of a 20 temporary storage and typically limited in space. So, 21 you know, it may not hold the whole program. And so 	 So I think it's clear from just inferring this that he assumes that the program space will also be stored in the DRAM, since he points out that it can be large right? And a cache, as I mentioned before, is typically a temporary storage and is typically on or, you know I would say, yeah, typically not large enough to hold all of the program space. So I think it's reasonable to say that, yes, Amantides does say that the program space is stored in the DRAM, because that's large. Q. And you see in claim 2 there's a separate requirement from the sequencer, and that is a general purpose register block for maintaining data? Do you see that? A. Yes, the claim says that a sequencer is coupled to a general purpose register block, and then further down that, you know, that depicts a calculation of operations on the selected data maintained in the general purpose register block, is part of that, yes. Q. And could you actually look at the previous
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is that he or they wanted to eliminate the need for SRAM and DRAM. So I guess you could say an alternative design would have been to store the instructions in 10 SRAM and DRAM, but that's not I'm sorry, in SRAM, sorry. I misquoted, I think. What he actually says or they say is that "we wanted to eliminate the need for SRAM, and use DRAM instead." And now Host your question. I'm sorry. Q. Well, my question is: Does the DRAM in Amantides store instructions, simply because, you know, a cache is, if you will, kind of a temporary storage and typically limited in space. So, you know, it may not hold the whole program. And so it is possible. But Amantides does actually not disclose 	 So I think it's clear from just inferring this that he assumes that the program space will also be stored in the DRAM, since he points out that it can be large right? And a cache, as I mentioned before, is typically a temporary storage and is typically on or, you know I would say, yeah, typically not large enough to hold all of the program space. So I think it's reasonable to say that, yes, Amantides does say that the program space is stored in the DRAM, because that's large. Q. And you see in claim 2 there's a separate requirement from the sequencer, and that is a general purpose register block for maintaining data? Do you see that? A. Yes, the claim says that a sequencer is coupled to a general purpose register block, and then further down that, you know, that depicts a calculation of operations on the selected data maintained in the general purpose register block, is part of that, yes. Q. And could you actually look at the previous page at the bottom. It says "a unified shader,
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is that he or they wanted to eliminate the need for SRAM and DRAM. So I guess you could say an alternative design would have been to store the instructions in 10 SRAM and DRAM, but that's not 11 I'm sorry, in SRAM, sorry. I misquoted, I 12 think. What he actually says or they say is that "we 13 wanted to eliminate the need for SRAM, and use DRAM 14 instead." And now Host your question. I'm sorry. Q. Well, my question is: Does the DRAM in 17 Amantides store instructions, simply 19 because, you know, a cache is, if you will, kind of a 20 temporary storage and typically limited in space. So, 21 you know, it may not hold the whole program. And so 22 it is possible. 23 But Amantides does actually not disclose 24 that. I think for a POSITA it would seem reasonable 	 So I think it's clear from just inferring this that he assumes that the program space will also be stored in the DRAM, since he points out that it can be large right? And a cache, as I mentioned before, is typically a temporary storage and is typically on or, you know I would say, yeah, typically not large enough to hold all of the program space. So I think it's reasonable to say that, yes, Amantides does say that the program space is stored in the DRAM, because that's large. Q. And you see in claim 2 there's a separate requirement from the sequencer, and that is a general purpose register block for maintaining data? Do you see that? A. Yes, the claim says that a sequencer is coupled to a general purpose register block, and then further down that, you know, that depicts a calculation of operations on the selected data maintained in the general purpose register block, is part of that, yes. Q. And could you actually look at the previous page at the bottom. It says "a unified shader, comprising a general purpose register block for
 instructions are stored in that cache. Q. Okay. And it says originally, before considering the on-chip cache, there was a possibility of storing program space in SRAM or DRAM; is that right? A. Well, what Amantides actually points out is that he or they wanted to eliminate the need for SRAM and DRAM. So I guess you could say an alternative design would have been to store the instructions in 10 SRAM and DRAM, but that's not I'm sorry, in SRAM, sorry. I misquoted, I think. What he actually says or they say is that "we wanted to eliminate the need for SRAM, and use DRAM instead." And now Host your question. I'm sorry. Q. Well, my question is: Does the DRAM in Amantides store instructions, simply because, you know, a cache is, if you will, kind of a temporary storage and typically limited in space. So, you know, it may not hold the whole program. And so it is possible. But Amantides does actually not disclose 	 So I think it's clear from just inferring this that he assumes that the program space will also be stored in the DRAM, since he points out that it can be large right? And a cache, as I mentioned before, is typically a temporary storage and is typically on or, you know I would say, yeah, typically not large enough to hold all of the program space. So I think it's reasonable to say that, yes, Amantides does say that the program space is stored in the DRAM, because that's large. Q. And you see in claim 2 there's a separate requirement from the sequencer, and that is a general purpose register block for maintaining data? Do you see that? A. Yes, the claim says that a sequencer is coupled to a general purpose register block, and then further down that, you know, that depicts a calculation of operations on the selected data maintained in the general purpose register block, is part of that, yes. Q. And could you actually look at the previous page at the bottom. It says "a unified shader,

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

DOCKET

Δ

RM

Α

Find authenticated court documents without watermarks at docketalarm.com.

DOCKET A L A R M



Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.