

European Patent Office

Office européen des brevets



## (11) **EP 1 085 399 B1**

(12)

#### EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention of the grant of the patent:15.12.2004 Bulletin 2004/51 (51) Int Cl.7: G06F 1/20

- (21) Application number: **00302619.2**
- (22) Date of filing: 29.03.2000

#### (54) Software-based temperature controller circuit in an electronic apparatus

Temperaturregelungsschaltung auf Software-Basis in einem elektronischen Gerät

Circuit de contrôle de temperature basé sur un logiciel pour appareil électronique

(84)	Designated Contracting States: <b>DE FR GB</b>	(74)	Representative: <b>Stebbing</b> , <b>Haseltine Lake &amp; Co.</b> , <b>Imperial House</b> ,	Timothy Charles et al
(30)	Priority: 13.09.1999 JP 25824999		15-19 Kingsway London WC2B 6UD (GB)	
(43)	Date of publication of application:			
	21.03.2001 Bulletin 2001/12	(56)	References cited:	
			EP-A- 0 840 226	US-A- 5 723 998
(73)	Proprietor: FUJITSU LIMITED		US-A- 5 752 011	US-A- 5 838 578
	Kawasaki-shi, Kanagawa 211-8588 (JP)		US-A- 5 907 689	US-A- 5 930 110
(72)	Inventor: Inoue, Naoyuki, c/o Fujitsu Limited Kawasaki-shi, Kanagawa 211-8588 (JP)			
	: Within nine months from the publication of the mentic			

notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art.

30

35

45

50

**[0001]** The present invention relates to a method of controlling temperature in an electronic apparatus such as a computer device, more particularly, to a method of changing the operation of a central processing unit (CPU) based on an information signal identifying the status of a cooling device such as a cooling fan installed within the computer device.

**[0002]** In general, a cooling fan is disposed within an enclosure of a computer system. The cooling fan is designed to generate air stream for taking out heat from a CPU and for blowing it out of the enclosure. The air stream serves to suppress the interior temperature of the enclosure from increasing. Employment of no cooling fan induces an excessive temperature increase within the enclosure, so that the CPU and other electronic components in the vicinity of the CPU may suffer from a defect or failure of operation.

**[0003]** If the cooling fan fails to properly operate, the heat generated at the CPU cannot be released out of the enclosure enough. In this case, the operation of the CPU is preferably suppressed to reduce the generated heat so that the increase can be avoided in the interior temperature. The suppression can be achieved by a reduced or thinned-out frequency of the clock signal supplied to the CPU, for example.

**[0004]** When the operation of the CPU is to be suppressed, the CPU is expected to receive an interrupt request IRQ for identifying defect or failure of the cooling fan. When the CPU receives the interrupt request IRQ, the CPU is designed to temporarily discontinue the current primary processing so as to realize establishment of a reduced or thinned-out frequency of the clock signal in an interruption processing. As a result of suppression of the operation in the CPU in this manner, an excessive increase can be prevented in the interior temperature of the enclosure.

**[0005]** The interrupt request IRQ is usually supplied from a system controller such as a chipset, for example. The system controller is thus required to include a hardware or electronic component for generating an interrupt request IRQ. The circuit structure of the system controller inevitably gets complicated. In addition, reduction in size cannot be achieved in the system controller due to the hardware for generating an interrupt request IRQ.

**[0006]** US-A-5 907 689 discloses a computer system comprising plural CPUs. A system management module is coupled to each of the CPUs. The system management module monitors the temperature and the fan speed. An interrupt signal is output from various elements of the computer system, such as a keyboard and mouse interface controller and system management remote devices. This interrupt signal is transmitted to a system management central incorporated in the system management module. The system management central issues error signals in the event of a system error. The system management central isolates failed compo-

DOCKET

nents. The system management central also permits dynamic switching to a spare component, if the spare is provided.

**[0007]** US-A-5 930 110 discloses plural embodiments. In a fourth embodiment of this document, a sensor is incorporated in a CPU. The sensor measures temperature and may be arranged near the CPU. According to the measured temperature, a system control gate array generates an interrupt signal (system management

<sup>10</sup> interrupt). The CPU conducts processing for a clock speed change or suspending of the operation in response to the interrupt signal. In a fifth embodiment of this document, a fan is adopted to cool a heat generating portion such as a CPU and a CPU board. The drive con-<sup>15</sup> troller turns on or off the fan. The drive controller controls

the operation of the fan based on the temperature measured by temperature sensors. The fan, the drive controller and the temperature sensors are incorporated in an expansion unit (deskstation).

[0008] An embodiment of the present invention may provide a temperature controller circuit capable of managing the interior temperature of an electronic apparatus with a simpler circuit structure, and a method therefor.
 [0009] According to the present invention, there is provided a temperature controller circuit, comprising:

a central processing unit; and

an interrupt request generating unit generating an interrupt request signal, characterised in that

- the interrupt request generating unit generates the interrupt request signal based on a temperature information signal identifying a temperature and is designed to output the interrupt request signal to the central processing unit, and
- the temperature controller circuit further comprises an input unit designed to supply to the central processing unit a status information signal identifying status of a cooling device.
- 40 [0010] Employment of the above-described temperature controller circuit may serve to implement a method of controlling temperature in an electronic apparatus according to the present invention. The method comprises:

obtaining an interrupt request signal based on a temperature information signal for identifying a temperature;

obtaining a status information signal for identifying status of a cooling device in response to reception of the interrupt request signal; and

changing operation of the electronic apparatus based on the status information signal.

<sup>55</sup> **[0011]** With the above-described method, a central processing unit (CPU) is allowed to utilize the temperature information signal, identifying the temperature, so as to commence an interruption processing for control-

30

35

50

55

ling the temperature. During the interruption processing, the CPU is designed to recognize the status of the cooling device in accordance with the status information signal. Additional hardware is not required to accompany the CPU so as to solely generate an interrupt request signal based on the status of the cooling device. The circuit structure of the temperature controller circuit can be simplified.

[0012] In general, in the case where the cooling device is employed to control the temperature in the electronic apparatus, a failure or defect of the cooling device can be ignored if the temperature is properly controlled, in other words, if the temperature stays below a predetermined temperature. If an interrupt request signal is designed to be generated in response to the failure or defect of the cooling device as is conventionally known, the operation of the CPU is correspondingly interrupted irrespective of the proper temperature in the electronic apparatus. On the other hand, according to the present invention, the temperature information signal is designed to trigger the generation of the interrupt request signal, so that the CPU is reliably prevented from suffering from a frequent interruption during the operation as long as the temperature is properly controlled irrespective of a failure or defect of the cooling device.

[0013] A temperature detector or thermal sensor may be connected to the interrupt request generating unit so as to measure the actual temperature within the enclosure of the electronic apparatus. The thermal sensor serves to achieve a proper generation of the interrupt request signal in correspondence with variation in the actual temperature within the enclosure of the electronic apparatus. The control of the cooling device based on the thus generated interrupt request signal serves to avoid an excessive increase in the temperature within the enclosure of the electronic apparatus. The thermal sensor may be designed to directly measure the temperature of the CPU.

[0014] For example, the input unit may comprise a 40 general purpose input (GPI) circuit incorporated within a system controller (chipset) or a so-called ultra I/O (Input/Output). The system controller and the ultra I/O are in general designed to support the operation of the CPU. The system controller may comprise a north bridge connected to the CPU through a system bus, and a south 45 bridge connected to the north bridge through a PCI bus, for example.

[0015] The cooling device may include a cooling fan designed to generate air stream for taking out heat from the CPU, for example. However, the cooling device is not limited to the cooling fan. The cooling device is only required to prevent an excessive increase in the temperature within the enclosure of the electronic apparatus by any means.

**[0016]** In the aforementioned method, the operation of the CPU may be suppressed in response to reception of the status information signal identifying a failure or defect of the cooling device. The suppression in the op-

DOCKET

eration of the CPU serves to suppress heat generated at the CPU. Accordingly, an increase in the temperature within the enclosure can be suppressed. The suppressed operation of the CPU may also be achieved when the status information signal identifies a compulsory termination of the operation of the cooling device due to an intentional reduction in energy consumption. [0017] In the aforementioned method, a thinned-out clock signal may be supplied to the central processing 10 unit so as to suppress the operation of the central processing unit. Likewise, a clock signal of a lower clock frequency may be supplied to the central processing unit so as to suppress the operation of the central processing unit. Otherwise, a software managing the overall system 15 such as an operating system (OS) may be suspended or shut down in suppressing the operation of the CPU. [0018] Furthermore, the aforementioned method may be realized by a computer software such as a BIOS (Basic Input/Output System). The computer software may be installed to the computer system from a portable stor-20 age medium such as a magnetic disk, including an FD (floppy disk), an optical disk, including a CD (compact disk), or the like. Alternatively, the computer software may be installed to the computer system through a net-25 work such as the Internet.

[0019] A preferred embodiment of the invention will now be described in conjunction with the accompanying drawings, wherein:

Fig. 1 illustrates the overall appearance of a notebook type personal computer;

Fig. 2 is a block diagram schematically illustrating the circuit structure of a motherboard;

Fig. 3 is a block diagram schematically illustrating the structure of a south bridge;

Fig. 4 is a flowchart illustrating an example of an interruption processing;

Fig. 5 is a time chart illustrating the concept of a thinned-out clock signal;

Fig. 6 is a flowchart illustrating another example of the interruption processing;

Fig. 7 is a flowchart illustrating a further example of the interruption processing;

Fig. 8 is a flowchart illustrating a still further example of the interruption processing; and

Fig. 9 is a time chart schematically illustrating the advantage of a threshold temperature for a temperature rise which is higher than a threshold temperature for a temperature drop.

[0020] Fig. 1 schematically illustrates a notebook type personal computer 10 as an electronic apparatus. The personal computer 10 comprises a main enclosure 11 in which a central processing unit (CPU) and other electronic components are incorporated, and a lid 12 connected to the main enclosure 11. A liquid crystal display (LCD) and the like is incorporated in the lid 12. The lid 12 is allowed to swing, relative to the main enclosure

15

20

11, about the support axis. The swinging movement of the lid 12 is designed to cause the lid 12 to be superposed on the main enclosure 11.

[0021] Input devices such as a keyboard 13 and a pointing device 14 are mounted over the upper surface of the main enclosure 11. When application software is executed in the personal computer 10, an operator is expected to manipulate the keyboard 13 and/or the pointing device 14 so as to input required information and/or instructions. Processing and/or results of execution of the application software may be displayed on the screen of the LCD incorporated in the lid 12.

[0022] Fig. 2 schematically illustrates the circuit structure of a printed circuit board unit such as a motherboard 16 incorporated within the main enclosure 11. A CPU 17 is mounted on the motherboard 16 for executing application software on an operating system (OS), for example. A surface mount technique may be employed to mount the CPU 17 on the motherboard 16. Alternatively, the CPU 17 may be received within a CPU slot fixedly mounted on the motherboard 16.

[0023] A temperature detector or thermal sensor 18 is embedded within a silicon body of the CPU 17 for detecting a temperature of the CPU 17. The temperature detector 18 is designed to generate a temperature information signal identifying the temperature of the CPU 17. In generation of the temperature information signal, the temperature detector 18 compares a measured actual temperature with a predetermined threshold temperature. When the measured actual temperature exceeds the predetermined threshold temperature, the temperature detector 18 is allowed to keep outputting a notification signal of a high level. When the measured actual temperature stays below the predetermined threshold temperature, however, the temperature detector 18 is allowed to keep outputting the notification signal of a low level. The predetermined threshold temperature may be determined based on a highest permissible temperature for guaranteeing a reliable operation of the CPU 17 and other electronic components in the vicinity of the CPU 17.

[0024] A system controller such as a chipset 19 is connected to the CPU 17. The chipset 19 is designed to manage the overall system of the personal computer 10. The chipset 19 comprises, for example, a north bridge 21 connected to the CPU through a system bus 20, and a south bridge 23 connected to the north bridge 21 through a so-called PCI (Peripheral Component Interconnect) bus 22.

[0025] A system memory unit 24 is connected to the north bridge 21. The north bridge 21 serves to allow the CPU 17 to fetch programs of the OS and/or application software temporarily stored in the system memory unit 24. Memory modules such as a synchronous dynamic random access memory (SDRAM) can be employed as the system memory unit 24. The memory modules may be received within corresponding DIMM (dual in-line memory module) connectors fixedly mounted on the

DOCKET

motherboard 16, for example.

[0026] A clock signal-is supplied to the CPU 17 and the system memory unit 24, respectively. The clock signal is generated at a clock generator unit or circuit 25. The operational speed of the CPU 17 can be determined by the frequency of the clock signal. The clock signal may be supplied to the north and south bridges 21, 23 and other electronic components or elements, in addition to the CPU 17 and the system memory unit 24. As 10 a result, the north and south bridges 21, 23 and the other electronic components are designed to operate in syn-

chronization with the operation of the CPU 17. [0027] A so-called IDE (Integrated Device Electronics) connector 26 is connected to the south bridge 23 so as to establish an IDE interface. For example, the IDE connector 26 allows for connection of a large-capacity storage device such as a hard disk drive (HDD) 27 assembled within the main enclosure 11. When the CPU 17 executes an application software, for example, the south bridge 23 serves to transfer programs and/or data, read out of the HDD 27, to the system memory unit 24. [0028] A PCMCIA (Personal Computer Memory Card International Association) controller unit 28 and a modem 29 are respectively connected to the PCI bus 22.

25 A PC card slot is electrically connected to the PCMCIA controller unit 28. When a PC card is received in the PC card slot, as is conventionally known, a specific interface such as an IDE or SCSI interface can be established between the north bridge 21 and an exterior peripheral 30 device such as a compact disk (CD) drive 31, including a CD-ROM or CD-R or CD-RW drive. In addition, a phone or communication line can be connected to the modem 29. The line may be wired or wireless. The modem 29 serves to connect the CPU 17 to a network such 35 as the Internet, an extranet, or the like.

[0029] A cooling device such as a cooling fan 32 is incorporated within the main enclosure 11 for generating air stream. The generated air stream is expected to escape out of the main enclosure 11 after absorbing heat 40 within the main enclosure 11. The cooling fan 32 is expected to suppress an increase in the interior temperature of the main enclosure 11. A fan controller unit or circuit 33 serves to control the operation or rotation of the cooling fan 32. The fan controller unit 33 is designed 45 to output an alarm signal when it detects any defect or failure in the operation or rotation of the cooling fan 32. [0030] A so-called ultra I/O (input/output circuit or unit) 35 is connected to the south bridge 23 through a so-called ISA (Industry Standard Architecture) bus 34. A pin terminal for the keyboard 13, a so-called PS/2 50 (Personal System/2) connector 36 for receiving a connector terminal of the pointing device 14, and a so-called FDD (Floppy Disk Drive) connector 38 for receiving a connector terminal of an FDD 37, are respectively con-55 nected to the ultra I/O 35. Moreover, a PS/2 connector for receiving a connector terminal of an additional external keyboard, or a PS/2 connector for receiving a connector terminal of an external mouse device, both not

30

35

55

shown, may likewise be connected to the ultra I/O 35. **[0031]** A so-called flash memory (EEPROM: electrically erasable and programmable ROM, for example) 39 is connected to the ultra I/O 35 for storing a BIOS (Basic Input/Output System). The CPU 17 is designed to manage the input/output operation between the OS and the fundamental peripheral devices such as the LCD, the keyboard 13, the pointing device 14, the HDD 27, and the like, in accordance with the BIOS read out from the flash memory 39.

**[0032]** As shown in Fig. 3, the south bridge 23 comprises an instruction signal generating circuit 41 designed to generate a fan instruction signal in accordance with instructions issued from the CPU 17. The fan instruction signal may include a trigger information signal for identifying an instruction to start or terminate a rotation of the cooling fan 32, a numerical information signal for identifying the rotation speed to be set at the cooling fan 32, and the like. The fan controller unit 33 is designed to control the operation or rotation of the cooling fan 32 in accordance with the instruction and the number identified in the fan instruction signal.

**[0033]** An instruction signal generating circuit 42 is likewise designed to generate a clock-gate instruction signal STPCLK# in accordance with instructions issued from the CPU 17. The clock-gate instruction signal STP-CLK# may include information for identifying whether or not the clock signal is thinned out, how many clocks are made inoperative when the clock signal is thinned out, and the like. A clock gate 43 of the CPU 17 is designed to realize a thinned-out or a throttled clock signal in accordance with the information included in the received clock-gate instruction signal STPCLK#.

[0034] If a normal clock signal, without being thinned out or throttled, is supplied to the CPU 17, the CPU 17 is allowed to operate at the maximum operational speed which is inherent to the clock frequency of the clock signal. For example, when the clock gate 43 receives the clock-gate instruction signal STPCLK# identifying the "10% thinned-out," the clock gate 43 is adapted to alternately realize supply of the clock signal for 90ns and interruption of the supply for 10ns. Accordingly, an ALU (arithmetical and logical unit) 44 is caused to alternately repeat the continuation and the discontinuation of the operation by the ratio of 9 to 1. The load to the ALU 44 can be suppressed to 90% of the maximum load permissible to the ALU 44. Such suppression in the load of the ALU 44 is expected to contribute to suppression of heat generated at the CPU 17. It should be noted that the thinned-out or throttled clock signal can be supplied to electronic components, including the ALU 44, which are designed to accept an intermittent operation, while the thinned-out clock signal cannot be supplied to electronic components, such as a cache snoop circuit 45, which are required to keep operating.

**[0035]** A clock frequency determination circuit 47 is designed to generate a clock frequency determination signal in accordance with instructions issued from the

DOCKET

CPU 17. The clock frequency determination signal may include information for identifying the clock frequency of the clock signal. The clock generator unit 25 is designed to output the clock signal at the clock frequency identified in the received clock frequency determination signal. The clock frequency can be switched over between the maximum or highest frequency allowing the CPU 17 to operate at the maximum operational speed and a low frequency set lower than the maximum frequency. When

<sup>10</sup> the CPU 17 operates in response to the clock signal of the low frequency, it is expected that heat generated at the CPU 17 can be suppressed as compared with the case where the CPU 17 operates at the maximum operational speed.

<sup>15</sup> [0036] An interrupt request generating circuit 48 is designed to generate an interrupt request signal INTR when it detects a rise to the high level or a drop to the low level in the notification signal issued from the temperature detector 18. The interrupt request signal INTR
<sup>20</sup> is supplied to the CPU 17. When the CPU 17 receives the interrupt request signal INTR, the CPU 17 is forced to interrupt the current processing so as to thereafter execute an interruption processing assigned to the interrupt request signal INTR. In place of the interrupt re<sup>25</sup> quest signal INTR, a SMI# signal (System Management)

Interrupt signal) of a higher priority can be employed to trigger the execution of the interruption processing in the CPU 17.

**[0037]** A GPI (General Purpose Input) circuit 49 comprises a register, not shown, designed to hold a binary data, namely, a value "0" or a value "1" in accordance with the presence of the alarm signal supplied from the fan controller unit 33. The CPU 17 is allowed to fetch the binary data out of the register. The fetched binary data may comprise a status information signal identifying the status of the cooling fan 32.

[0038] Now, when the personal computer 10 is booted up, the CPU 17 starts to operate based on the OS read out of the HDD 27 and the BIOS read out of the flash 40 memory 39. The CPU 17 is designed to cause the instruction signal generating circuit 41 of the south bridge 23 to output the fan instruction signal. If the CPU 17 executes an application software under a heavy load, a greater amount of heat may be generated by the oper-45 ating CPU 17. The heat may be transferred to air surrounding the CPU 17. A temperature rise results in the confined space of the main enclosure 11. Rotation of the cooling fan 32 serves to generate air circulation between the interior and exterior of the main enclosure 11. The 50 interior temperature of the main enclosure 11 is thus avoided from increasing too far.

**[0039]** During the operation of the CPU 17, the temperature detector 18 keeps monitoring the actual temperature of the CPU 17. Assume that the measured actual temperature of the CPU 17 exceeds the predetermined threshold temperature in response to the in-

creased heat at the CPU 17. When the measured actual temperature has exceeded the level of the predeter-

# DOCKET A L A R M



# Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

# **Real-Time Litigation Alerts**



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

# **Advanced Docket Research**



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

# **Analytics At Your Fingertips**



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

### API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

#### LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

#### FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

#### E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.