										_
Bl	EFORE	THE	PATE	ENT T	RIAL	AND	APPI	EAL	BOA	RD

SAMSUNG ELECTRONICS CO., LTD.,
SAMSUNG ELECTRONICS AMERICA, INC., and QUALCOMM, INC.,
Petitioners

v.

DAEDALUS PRIME LLC.
Patent Owner.

DECLARATION OF TREVOR MUDGE IN SUPPORT OF PETITION FOR *INTER PARTES* REVIEW OF U.S. PATENT NO. 10,049,080



I.	INTRODUCTION					
	A.	Qualifications	1			
	B.	Materials Considered	3			
II.	LEG	AL STANDARDS	5			
	A.	Anticipation	5			
	B.	Obviousness	6			
	C.	Level of Ordinary Skill in the Art	9			
	D.	Claim Construction	11			
III.	SUM	MARY OF GROUNDS	12			
IV.	THE	'080 PATENT	12			
	A.	Overview of the '080 Patent	12			
	B.	Prosecution History of the '080 Patent	16			
V.	TECI	HNOLOGY BACKGROUND	18			
	A.	Relationship between power, voltage, and frequency	19			
	B.	Multi-core processing approaches	20			
	C.	Processor Microarchitectures	24			
	D.	Heterogeneous multi-core processors	25			
VI.	THE	PRIOR ART IN THE APPLIED INVALIDITY GROUNDS	27			
	A.	Mathieson (Ex-1005)	27			
	B.	Carmack (Ex-1006)	30			
	C.	Sutardja – Sutardja '748 (Ex-1007) and Sutardja '785 (Ex-1008)				
	D.	Rychlik (Ex-1009)				
VII.	CLA	IM CONSTRUCTION	35			
VIII.		AILED EXPLANATION OF THE UNPATENTABILITY UNDS	36			
	A.	Ground 1: Claims 1-4, 7-12, 15-20, 23-24 are rendered obvious by Sutardja (Ex-1007, incorporating Ex-1008)	36			
		1. Independent Claim 1	36			



	a.	Element I[pre]: A multi-core processor comprising:	6		
	b.	Element 1[a][i]: a first plurality of cores and a second plurality of cores that support a same instruction set,	57		
	c.	Element 1[a][ii]: wherein the second plurality of cores consume less power, for a same applied operating frequency and supply voltage, than the first plurality of cores; and	16		
	d.	Element 1[b][i]: power management hardware to, from a state where the first plurality of cores and the second plurality of cores are enabled, disable all of the first plurality of cores for a drop in demand below a threshold without disabling any of the second plurality of cores,	17		
	e.	Element 1[b][ii]: wherein an operating system to execute on the multi-core processor is to monitor a demand for the multi-core processor and control the power management hardware based on the demand.	38		
2.	where that	ndent Claim 2: The multi-core processor of claim 1, ein the second plurality of cores comprise logic gates have narrower logic gate driver transistors than sponding logic gates of the first plurality of cores	51		
3.	Dependent Claim 3: The multi-core processor of claim 1, wherein the second plurality of cores comprise logic gates that consume less power than corresponding logic gates of the first plurality of cores				
4.	where maxin	ndent Claim 4: The multi-core processor of claim 1, ein the second plurality of cores each have a mum operating frequency that is less than a mum operating frequency of the first plurality of	54		
5.	where	ndent Claim 7: The multi-core processor of claim 1, ein the first plurality of cores are at a maximum ting frequency in the state	55		



6.	Dependent Claim 8: The multi-core processor of claim 1, wherein						
	a.	Element 8[a]: the power management hardware is to enable all of the first plurality of cores for an increase in demand above the threshold without disabling any of the second plurality of cores,66					
	b.	Element 8[b]: wherein an operating system is to monitor a demand for the multi-core processor and control the power management hardware based on the demand					
7.	Indep	pendent Claims 9 and 17:71					
	a.	Element 9[preamble]: A method comprising:71					
	b.	Element 17[preamble]: A non-transitory machine readable medium containing program code that when processed by a machine causes a method to be performed, the method comprising:					
	c.	Elements 9[a][i] and 17[a][i]: operating a multicore processor such that a first plurality of cores and a second plurality of cores execute a same instruction set,					
	d.	Elements 9[a][ii] and 17[a][ii]: wherein the second plurality of cores consume less power, for a same applied operating frequency and supply voltage, than the first plurality of cores; and					
	e.	Elements 9[b][i] and 17[b][i]: disabling with power management hardware, from a state where the first plurality of cores and the second plurality of cores are enabled, all of the first plurality of cores for a drop in demand below a threshold without disabling any of the second plurality of cores,					
	f.	Element 9[b][ii] and 17[b][ii]: wherein an operating system executing on the multi-core processor monitors a demand for the multi-core processor and controls the power management hardware based on the demand					



8.	Dependent Claims 10 and 18: The [method of claim 9] transitory machine readable medium of claim 17], who the operating of the second plurality of cores comparising logic gates that have narrower logic gate of transistors than corresponding logic gates of the plurality of cores.	erein orises Iriver first			
9.	Dependent Claims 11 and 19: The [method of claim 9] transitory machine readable medium of claim 17], who the operating of the second plurality of cores comparising logic gates that consume less power corresponding logic gates of the first plurality of core	erein orises than			
10.	Dependent Claims 12 and 20: The [method of claim 9] transitory machine readable medium of claim 17], who the operating comprises operating the second pluralic cores at a maximum operating frequency that is less a maximum operating frequency of the first pluralic cores.	erein ity of than ty of			
11.	Dependent Claims 15 and 23: The [method of claim 9] transitory machine readable medium of claim 17], whe the operating comprises operating the first pluralicores at a maximum operating frequency in the state.	/non- erein ty of			
12.	Dependent Claims 16 and 24: The [method of claim 9/non-transitory machine readable medium of claim 17], further comprising				
	a. Elements 16[a] and 24[a]: enabling, with the power management hardware, all of the first plurality of cores for an increase in demand ab the threshold without disabling any of the second plurality of cores,	ond			
	b. Elements 16[b] and 24[b]: wherein an operating system is to monitor a demand for the multi-comprocessor and control the power management hardware based on the demand	ore			
	d 2: Claims 5-6, 13-14, and 21-22 are rendered obvious ja in view of Rychlik	•			
1	Dependent Claims 5, 13, and 21:	74			



B.

# DOCKET

# Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## **Real-Time Litigation Alerts**



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## **Advanced Docket Research**



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

### **Analytics At Your Fingertips**



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

#### API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

#### **LAW FIRMS**

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

#### **FINANCIAL INSTITUTIONS**

Litigation and bankruptcy checks for companies and debtors.

### **E-DISCOVERY AND LEGAL VENDORS**

Sync your system to PACER to automate legal marketing.

