

US009086883B2

(12) United States Patent

Thomson et al.

(10) **Patent No.:** US 9,08

US 9,086,883 B2

(45) Date of Patent:

Jul. 21, 2015

(54) SYSTEM AND APPARATUS FOR CONSOLIDATED DYNAMIC FREQUENCY/VOLTAGE CONTROL

(75) Inventors: Steven S. Thomson, San Diego, CA

(US); **Mriganka Mondal**, San Diego, CA (US); **Nishant Hariharan**, San

Diego, CA (US)

(73) Assignee: QUALCOMM Incorporated, San

Diego, CA (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 660 days.

(21) Appl. No.: 13/344,146

(22) Filed: Jan. 5, 2012

(65) **Prior Publication Data**

US 2013/0007413 A1

Jan. 3, 2013

Related U.S. Application Data

(60) Provisional application No. 61/495,861, filed on Jun. 10, 2011.

(51) Int. Cl. G06F 1/32 G06F 1/00 G06F 1/26

G06F 15/16

(2006.01) (2006.01) (2006.01) (2006.01)

H04L 29/08 (2006.01) G06F 9/38 (2006.01)

(52) U.S. Cl.

(58) Field of Classification Search

None

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

EP 1557743 A2 7/2005

OTHER PUBLICATIONS

International Search Report and Written Opinion—PCT/US2012/039456—ISA/EPO—Mar. 4, 2013.


(Continued)

Primary Examiner — Ji H Bae (74) Attorney, Agent, or Firm — Nicholas A. Cole

(57) ABSTRACT

Methods and apparatus for accomplishing dynamic frequency/voltage control between at least two processor cores in a multi-processor device or system include receiving busy, idle and wait, time and/or frequency information from a first processor core and receiving busy, idle, wait, time and/or frequency information from a second processor core. The received busy, idle, wait, time and/or frequency information may be correlated to identify patterns of interdependence. The correlated information may be used to determine dynamic frequency/voltage control settings for the first and second processor cores to provide a performance level that accommodates interdependent processes, threads and processor cores. The correlation of received busy, idle, wait, time and/or frequency information may involve generating a consolidated busy/idle pulse train that can then be used to set the frequency or voltage of each processor core independently.

40 Claims, 11 Drawing Sheets





US 9,086,883 B2

Page 2

(56) Referen	nces Cited	2011/0191607 A1* 8/2011 Gunther et al
U.S. PATENT DOCUMENTS		2011/0225590 A1 9/2011 Thomson et al. 2011/0296212 A1 12/2011 Elnozahy et al.
8,069,446 B2 11/2011 8,631,411 B1 1/2014 2005/0022038 A1* 1/2005 2006/0026447 A1* 2/2006 2007/0300227 A1 12/2007 2008/0005592 A1 1/2008 2008/0109814 A1 5/2008 2009/0249094 A1* 10/2009	Ghose Kaushik et al	2012/0131309 A1 5/2012 Johnson et al. 2013/0060555 A1* 3/2013 Thomson et al. 703/21 2013/0238912 A1* 9/2013 Priel et al. 713/300 OTHER PUBLICATIONS Langen, P., et al., "Leakage-Aware Multiprocessor Scheduling", Journal of Signal Processing Systems; for Signal, Image, and Video
2009/0309885 Al 12/2009 2009/0328055 Al 12/2009 2010/0153761 Al 6/2010 2010/0241884 Al 9/2010 2011/00299541 Al 11/2010 2011/0078469 Al 3/2011 2011/0087909 Al* 4/2011 2011/0088041 Al 4/2011 2011/0113270 Al 5/2011 2011/0145605 Al 6/2011 2011/0145624 Al 6/2011 2011/0145824 Al 6/2011	Samson et al. Bose et al. Nishioka Barsness et al. Ishikawa et al. Bouvier et al. Therien Kanakogi	Technology (Formerly The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology), Springer US, Boston, vol. 57, No. 1, May 20, 2008, pp. 73-88, XP019734466, ISSN:1939-8115 abstract paragraph [0004]. Liu, H., et al., "Combining Coarse-Grained Software Pipelining with DVS for Scheduling Real-Time Periodic Dependent Tasks on Multi-Core Embedded Systems", Journal of Signal Processing Systems; for Signal, Image, and Video Technology (Formerly The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology), Springer US, Boston, vol. 57, No. 2, Nov. 26, 2008, pp. 249-262, XP019734482, ISSN:1939-8115 abstract paragraph [0001]—paragraph [0004].
2011/0173617 A1 7/2011	Gargash et al.	* cited by examiner






FIG. 1






FIG. 2








FIG. 3

DOCKET A L A R M

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

