

# **JEDEC STANDARD**

---

## **DDR2 SDRAM SPECIFICATION**

---

### **JESD79-2B**

**(Revision of JESD79-2A)**

**January 2005**

---

**JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Council level and subsequently reviewed and approved by the EIA General Counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an EIA standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC Solid State Technology Association, 2500 Wilson Boulevard, Arlington, VA 22201-3834, (703)907-7559 or [www.jedec.org](http://www.jedec.org).

Published by

©JEDEC Solid State Technology Association 2005

2500 Wilson Boulevard

Arlington, VA 22201-3834

This document may be downloaded free of charge, however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

**Price: Please refer to the current**

**Catalog of JEDEC Engineering Standards and Publications or call Global Engineering Documents, USA and Canada (1-800-854-7179), International (303-397-7956)**

Printed in the U.S.A.

All rights reserved

PLEASE!

DON'T VIOLATE  
THE  
LAW!

This document is copyrighted by the Electronic Industries Alliance and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association  
2500 Wilson Boulevard  
Arlington, Virginia 22201-3834  
or call (703) 907-7559



## Contents

<b>1 Package pinout &amp; addressing.....</b>	<b>1</b>
1.1 DDR2 SDRAM package ballout .....	1
1.2 Input/output functional description .....	6
1.3 DDR2 SDRAM addressing.....	7
<b>2 Functional description .....</b>	<b>8</b>
2.1 Simplified state diagram.....	8
2.2 Basic functionality .....	9
2.3 Power-up and initialization .....	9
2.3.1 Power-up and initialization sequence .....	9
2.4 Programming the mode and extended mode registers.....	10
2.4.1 DDR2 SDRAM mode register set (MRS).....	10
2.4.2 DDR2 SDRAM extended mode register set (EMRS).....	11
2.4.3 Off-chip driver (OCD) impedance adjustment.....	14
2.4.4 ODT (on die termination) .....	16
2.5 Bank activate command.....	20
2.6 Read and write access modes .....	21
2.6.1 Posted CAS .....	22
2.6.2 Burst mode operation .....	22
2.6.3 Burst read command .....	23
2.6.4 Burst write operation.....	26
2.6.5 Write data mask.....	29
2.7 Precharge operation .....	30
2.7.1 Burst read operation followed by precharge.....	31
2.7.2 Burst write followed by precharge.....	33
2.8 Auto precharge operation .....	34
2.8.1 Burst read with auto precharge.....	35
2.8.2 Burst write with auto precharge .....	37
2.9 Refresh command.....	38
2.10 Self refresh operation.....	39
2.11 Power-down .....	40
2.12 Asynchronous CKE low event.....	44
2.13 Input clock frequency change during precharge power down.....	45
2.14 No operation command.....	46
2.15 Deselect command .....	46
<b>3 Truth tables .....</b>	<b>46</b>
3.1 Command truth table .....	46
3.2 Clock enable truth table .....	47
3.3 Data mask truth table.....	48
<b>4 Absolute maximum DC ratings .....</b>	<b>48</b>
<b>5 AC &amp; DC operating conditions .....</b>	<b>49</b>
Figures	
1 DDR2 SDRAM x4 ballout using MO-207.....	1
2 DDR2 SDRAM x8 ballout using MO-207.....	2
3 DDR2 SDRAM x16 ballout using MO-207.....	3
4 Stacked/dual-die DDR2 SDRAM x4 ballout using MO-242.....	4
5 Stacked/dual-die DDR2 SDRAM x8 ballout using MO-242.....	5
6 DDR2 SDRAM simplified state diagram.....	8
7 Initialization sequence after power up.....	10
8 DDR2 SDRAM mode register set (MRS) .....	11

# Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

## API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

## LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

## FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

## E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.