

# Calculating Useful Lifetimes of Embedded Processors

---

---

---

Allan Webber

## ABSTRACT

This application report provides a methodology for calculating the useful lifetime of TI embedded processors (EP) under power when used in electronic systems. It is aimed at general engineers who wish to determine if the reliability of the TI EP meets the end system reliability requirement.

---

### Contents

1	Introduction .....	1
2	Stages of Reliability and Useful Life Period .....	1
3	CMOS Wear Out Mechanisms and IC Design .....	2
4	Reliability and Temperature .....	3
5	Assessing a System Mission Profile .....	5
6	Useful Life and MTTF Values .....	6
7	Limitations of This Document .....	6

### List of Figures

1	Bathtub Curve Showing Different Stages of Reliability .....	2
2	Impact of Electro-Migration on a TI Embedded Processor Over Temperature .....	3
3	Arrhenius Equation .....	3
4	Acceleration Factor (AF) From 105°C .....	4
5	Example of Assessing a System Level Mission Profile and Component Reliability .....	5

### List of Tables

1	Table 1. De-Rating Above 105°C $T_J$ .....	4
---	--	---

## 1 Introduction

This document introduces the three stages of reliability and shows the current generation of TI industrial grade EP product is designed to support a useful lifetime of 10 year operating at 105°C junction temperature ( $T_J$ ).

Based on the physics of failure approach, it shows useful life scales with temperature and decreasing the effective temperature below 105°C  $T_J$ , can extend the useful lifetime of the silicon beyond 10 years. Similarly, increasing the effective temperature above the 105°C  $T_J$  will shorten lifetime.

Using a case study of an actual system level mission profile, it shows how to calculate if the EP will be operating within its target useful lifetime for which it was designed.

## 2 Stages of Reliability and Useful Life Period


When considering ‘reliability’, three phases of lifetimes are considered:

- Early life – declining failure rate where failures are due to random defects.
- Useful life – the steady state period where failure rate is relatively constant.
- Wear-out – stage where end of life mechanisms start to occur and failure rate increases.

All trademarks are the property of their respective owners.

Figure 1 illustrates this as a “bathtub curve” profile where the edges of the curves reflect the shape of a bath.

The focus of electronics reliability is the useful life period and also referred to as steady-state period where it is expressed in Failure in Time (FIT): # of failures/10<sup>9</sup> hours.



**Figure 1. Bathtub Curve Showing Different Stages of Reliability**

Many industrial systems require useful lifetimes of 10 years or less but recent examples of reliability profiles modeled by TI that go above that include:

- Telecommunication equipment: 15 years continuous operation
- Industrial controllers in factory electrical supply system: 15 years continuous operation
- Solar inverter: 15 years continuous operation
- Water meter: 15 years continuous operation
- Electronic Meter: 20 years continuous operation

### 3 CMOS Wear Out Mechanisms and IC Design

The current generation of TI industrial grade embedded processor products is designed to support a useful lifetime of 10 year operating at 105°C junction temperature  $T_J$ .

The 10 year lifetime assumes a worst case situation of 100% powered on and run at a constant 105°C  $T_J$  temperature.

TI EP products are designed for reliability so that the onset of the wear out mechanisms occurs beyond the useful life period. This is illustrated in Figure 1.

Robustness to prominent silicon wear-out mechanisms that are designed for include:

- Gate oxide integrity (GOI)
- Electro-migration (EM)
- Time dependent di-electric breakdown (TDDB)

In addition, mechanisms that cause parametric shift over lifetime, such as Negative Bias Temperature Instability (NBTI) and Channel Hot Carriers (CHC), are also considered within the product design.

For most silicon technologies, the critical wear out mechanism is EM.

Figure 2 shows how the onset of EM changes with  $T_J$  on a TI proprietary silicon node. Note that EM performance may differ per technology but the principle of fail rate vs temperature will apply: running at temperature extremes for long durations above 105°C will shorten the lifetime.




Figure 2. Impact of Electro-Migration on a TI Embedded Processor Over Temperature

#### 4 Reliability and Temperature

Assuming the device is operating within the specified data sheet voltage, the critical variable influencing silicon lifetime under electrical bias is the junction temperature ( $T_j$ ) of the silicon.

An often quoted rule of thumb in electronics reliability for capacitors is that every 10°C increase, the lifetime approximately halves. For semiconductors, it is a similar change but there is slippage at higher temperatures.

Because of this, it is recommended looking at two situations of power on conditions: at or below 105°C and above 105°C.

##### 4.1 Operating Below 105°C $T_j$

When operating at 105°C  $T_j$  or below, apply the Arrhenius equation to determine the accelerating factor (AF) (see Figure 3).

$$AF = \exp\left(\frac{Ea}{k} \left(\frac{1}{T_{Use}} - \frac{1}{T_{Stress}}\right)\right)$$

Figure 3. Arrhenius Equation

Where,

AF = Acceleration factor

Ea = Activation energy in eV

k = Boltzmann's' constant (8.63 x 10<sup>-5</sup> eV/K )

Tuse = Use temperature in K (C + 273)

Tstress = Stress temperature in K ( C+273)

Figure 4 plots the AFs for every 5°C below 105°C using a thermal activation energy Ea of 0.7eV (a common Ea for assessing silicon reliability).

It shows that if the processor runs at 90°C effective temperature instead of the 105°C, x2 increase in useful lifetime can be projected. In other words, a 20 year useful lifetime of the silicon can be achieved provided the application manages the thermal performance to be at an 'effective'  $T_j$  of 90°C or below.




Figure 4. Acceleration Factor (AF) From 105°C

#### 4.2 Operating Above 105°C $T_j$

For extended temperature devices rated above 105°C  $T_j$ , Figure 2 showed that running hotter temperatures shortens lifetime.

To facilitate a high-level calculation that does not involve a complex calculation of wear out mechanisms, Table 1 shows a guard banded AF for situations 105°C.

Table 1. Table 1. De-Rating Above 105°C  $T_j$

Temperature	Acceleration Factor
105°C	1.00
110°C	0.50
115°C	0.40
120°C	0.30
125°C	0.20

Table 1 shows that if the embedded processor designed to 10 years and 105°C  $T_j$  is instead operated continuously at 125°C  $T_j$ , then 2 years useful life should be its reliability budget.

**NOTE:** The guard banded AF is sufficient to satisfy for most applications. If more precise modeling is required for extended temperature applications, contact TI for reliability assistance.

**NOTE:** For automotive grade products that are specified above 105°C  $T_j$ , their reliability mission profile is targeted for an AEC-Q100 mission profile of 15 years on with ~12% duty cycle. The total time at  $T_{max}$  is usually a small subset of their total power on time.

## 5 Assessing a System Mission Profile

It is rare that an application runs 100% at one temperature. More practical situations run at a distributed temperature ranges over its lifetime. The mapping of Temperature vs time for an application is known as a *mission profile*.

In most cases, the mission profile imparts a time on vs time off, known as a duty cycle. The duty cycle has importance in that power off stops the clock for the reliability mechanisms that require bias (traditional CMOS wear out).

Figure 5 shows a real life example of a mission profile for a solar inverter application which required a 15 year useful lifetime with 100% on time. In this example, the delta between  $T_A$  and  $T_J$  was 20°C. To calculate the Junction temperature from ambient or case temperatures, see the device-specific data sheet.

The end result showed that the mission profile would subject the EP to be running at an equivalent to 3.4 years @ 105°C  $T_J$  and comfortably within the 10 years @ 105°C  $T_J$  that it was designed for.




Figure 5. Example of Assessing a System Level Mission Profile and Component Reliability

# Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

## API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

## LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

## FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

## E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.