THE BELL SYSTEM TECHNICAL JOURNAL

DEVOTED TO THE SCIENTIFIC AND ENGINEERING ASPECTS OF ELECTRICAL COMMUNICATION

Copyright © 1981 American Telephone and Telegraph Company. Printed in U.S.A.

Digital Signal Processor:

Overview: The Device, Support Facilities, and Applications

By J. R. BODDIE

(Manuscript received February 6, 1981)

This paper introduces the DSP, a new integrated circuit for digital signal processing. We describe the capabilities of the device and the tools available for operating it. Potential applications are also discussed. The paper is an overview of those that follow in this issue of the Bell System Technical Journal.

I. INTRODUCTION

DOCKE

The digital signal processor (**DSP**) is a new integrated circuit designed by Bell Laboratories and made by Western Electric Company. The device is one of the most complex high-performance circuits developed to date and will have a variety of telecommunications applications. This paper summarizes the capabilities of the **DSP**, describes user development tools, and lists potential applications.

The Bell System is rapidly applying digital technology to transmission, switching, and station equipment. When signals are encoded digitally, they are easily manipulated by computers and other systems that incorporate advances in very-large-scale integrated circuit technology (**VLSI**). The **VLSI** advantages include small size, high reliability, low cost, and low-power consumption. As this trend continues, it is possible to perform previous functions, as well as new ones not possible

1431

Fig. 1—Second-order filter section.

before, with digital techniques that were formerly performed with analog circuits.

Signal processing is the generation, filtering, detection, and modulation of signals. Most algorithms for signal processing repeatedly use multiplications and additions. A simple example is the second-order section used for filtering. (Refer to Ref. 1 for a more thorough introduction to digital filtering.) Figure 1 is a common schematic representation of the algorithm. The blocks represent delays or storage operations, the triangles are multiplications and the circles are additions. The $a0$, $a1$, $a2$, $b1$, and $b2$ in the structure are coefficients that determine the characteristics of the filter. The input, *x,* is a sequence of numbers representing a continuous waveform. Typically, a new input value is available every $125 \mu s$. The output, y, is another sequence of numbers that must be computed using the algorithm at the same rate. The value, $z0$, is an intermediate result, and $z1$ and $z2$ are delayed values of $z0$. In order to achieve the real-time processing performance required by this example, five multiplications, four additions, and two data movements must be done in $125 \mu s$.

The **DSP** was designed especially for this type of digital signal processing function. Customized by a program in an on-chip, read-only memory (**ROM**), the device can do over a million high-precision arithmetic computations per second. The key to the performance of the **DSP** is a parallel, pipelined architecture which provides maximum throughput by keeping all sections of the processor efficiently busy at all times.2 The simplified block diagram of the **DSP** in Fig. 2 shows the organization of the processor as three independently controllable elements: a data arithmetic unit (**AU**) with multiplier, accumulator, and rounder; an address arithmetic unit (**AAU**) for controlling memory access; and an i/o unit to provide a serial data interface. A control

1432 THE BELL SYSTEM TECHNICAL JOURNAL, SEPTEMBER 1981

unit (cu) synchronizes those elements and provides instruction decoding. Temporary results are stored in a read/write data memory (**RAM).** For program development and device testing, external memory can be used to replace the on-chip **ROM**. The **DSP** can do all the operations required to implement the second-order section of the example in 4 μ s, that is, it can do 31 second-order sections in 125 μ s. This speed is sufficient to implement a complete receiver for *TOUCH-TONE®* telephone service³ or a low-speed modem using a single DSP. The DSP functions in a stand-alone fashion in many applications, but it can easily be interfaced to microprocessors or additional **DSPS** to achieve a greater degree of signal processing capability.

II. DEVELOPMENT OF THE DSP

DOCKE

M

The **DSP** is realized in N-channel **MOS** technology, using depletion loads. Packaged in a 40-pin **DIP**, it requires only a single 5-volt supply and runs at a 5-MHz rate. The circuit consists of approximately 45,000 transistors within a 68.5-mm^2 area.

OVERVIEW 1433

Fig. 3—Device development steps.

This level of integration and the performance requirements presented new challenges for circuit designers in the implementation and testing of the device. Figure 3 shows the major design steps from concept to final product. In the first step, the signal processing requirements of several benchmark applications were combined with the knowledge of what could be done within the limits of the technology. The result was a definition of the architecture, instruction set, and performance specifications.

The logic design work produced a gate-level description of the processor. A logic-level simulator program was used to verify the design. A **TTL** prototype of the device was also constructed which could emulate the **DSP** running at full speed. This proved useful for additional design verification and for the development of early **DSP** applications.

The circuit design and layout implemented the logic design with transistors. A custom layout style was used for the data **AU** and memories in which each device was created and connected to optimize circuit density, speed, and power. The circuit design and layout of the i/o, **AAU**, and cu was done using a technique of interconnecting standard predefined logic cells. Custom cells were defined where highspeed paths were required. A computer-aided design system was used to automatically place and connect the cells according to the logic description. This technique greatly reduced the design time of the project. The performance of the design was verified by a circuit simulator program. Computer aids were also used to check for viola-

1434 THE BELL SYSTEM TECHNICAL JOURNAL, SEPTEMBER 1981

DOCKE

M

Fig. 4—Digital signal processor application development procedure.

tions of physical layout design rules and to determine the size and type of transistors and parasitic capacitances. In addition, computer plots of the circuit layout were visually inspected for design rule, functional and interconnect errors. Refer to Ref. 4 for details of this design.

Finally, masks were made and devices were fabricated, packaged, and tested. A sequence of inputs designed to test all **DSP** functions was used to test the devices, as well as to locate as many faults in the chip as possible.⁵

III. SUPPORT TOOLS FOR THE DSP

To facilitate the design of systems using the **DSP**, a comprehensive set of hardware and software design aids were developed. These tools can be illustrated with a typical application development process.

A **DSP** system development begins (as shown in Fig. 4) with the writing of a **DSP** program. The program is entered into a computer by a *UNIX** time-sharing operating system text editor. Digital signal processor programs are written in a unique assembly language which uses standard mathematical notation instead of a more conventional mnemonic format. This greatly improves the readability of programs which are usually arithmetic-intensive because of the nature of signal processing algorithms. An assembler program handles the peculiarities of this pipelined processor in translating **DSP** programs into a machineexecutable code.⁶

DOCKE

A R M

OVERVIE W 1435

^{*} Registered trademark of Bell Laboratories.

DOCKET

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts

Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research

With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips

Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

