

SLUS564B – JULY 2003 – REVISED DECEMBER 2003

## DUAL, VOLTAGE MODE, DDR SELECTABLE, SYNCHRONOUS, STEP-DOWN CONTROLLER FOR NOTEBOOK SYSTEM POWER

### FEATURES

- Wide Input Voltage Range: 4.5-V to 28-V
- Selectable Dual and DDR Modes
- Selectable Fixed Frequency Voltage Mode
- Integrated Selectable Output Discharge
- Advanced Power Good Logic Monitors both Channels
- Selectable Autoskip Mode
- Integrated Boot Strap Diodes
- 180° Phase Shift Between Channels
- Integrated 5-V, 60-mA Regulator
- Input Feedforward Control
- 1% Internal 0.85-V Reference
- $R_{DS(on)}$  Overcurrent Detection (4200 ppm/°C)
- Integrated OVP, UVP and Power Good Timers
- 30-pin TSSOP Package

### DESCRIPTION

The TPS51020 is a multi-function dual-synchronous step-down controller for notebook system power. The part is specifically designed for high performance, high efficiency applications where the loss associated with a current sense resistor is unacceptable. The TPS51020 utilizes feed forward voltage mode control to attain high efficiency without sacrificing line response. Efficiency at light load conditions can be maintained high as well by incorporating autoskip operation. A selectable, Suspend to RAM (STR) supported, DDR option provides a one chip solution for all switching applications from 5-V/3.3-V supply to a complete DDR termination solution.


### ORDERING INFORMATION

TA	PLASTIC TSSOP (DBT)
-40°C to 85°C	TPS51020DBT
	TPS51020DBTR (T&R)

### APPLICATIONS

- Notebook Computers System Bus and I/O
- DDR I or DDR II Termination

### SIMPLIFIED APPLICATION DIAGRAM



UDG-03144



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

# TPS51020

SLUS564B – JULY 2003 – REVISED DECEMBER 2003

## ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range unless otherwise noted. All voltage values are with respect to the network ground terminal unless otherwise noted. (1)

		TPS51020	UNIT
Input voltage range	VBST1, VBST2	-0.3 to 35	V
	VBST1, VBST2 (with respect to LL )	-0.3 to 7	
	VIN, TRIP1, TRIP2, ENBL1, ENBL2, $\overline{\text{DDR}}$	-0.3 to 30	
	$\overline{\text{SKIP}}$ , INV1, INV2	-0.3 to 7	
Output voltage range	OUT1_U, OUT2_U	-1 to 35	V
	OUT1_U, OUT2_U (with respect to LL )	-0.3 to 7	
	LL1, LL2	-1 to 30	
	REF_X	-0.3 to 15	
	PGOOD, VO1_VDDQ, VO2, OUT1_D, OUT2_D, COMP1, COMP2, VREG5, SSTR1, SSTR2	-0.3 to 7	
	OUTGND1, OUTGND2	-0.3 to 0.3	
Output current range	VREG5	70	mA
	REF_X	7	
Operating free-air temperature range, T <sub>A</sub>		-40 to 85	°C
Storage temperature range, T <sub>stg</sub>		-55 to 150	
Junction temperature range, T <sub>J</sub>		-40 to 125	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		300	

## RECOMMENDED OPERATING CONDITIONS


		MIN	TYP	MAX	UNIT
Supply voltage, VIN		4.5		28	V
Supply voltage, VBST1, VBST2		4.5		33	
I/O Voltage	ENBL1, ENBL2, $\overline{\text{DDR}}$ , TRIP1, TRIP2	-0.1		28	V
	OUT1_U, OUT2_U	-0.8		33	
	OUT1_U, OUT2_U (with respect to LL )	-0.1		5.5	
	LL1, LL2	-0.8		28	
	REF_X	-0.1		12	
	SSTR1, SSTR2, COMP1, COMP2	-0.1		5.5	
	$\overline{\text{SKIP}}$ , INV1, INV2	-0.1		5.5	
	PGOOD VO1_VDDQ, VO2	-0.1		5.5	
OUT1_D, OUT2_D, VREG5	-0.1		5.5		
Source current	VREG5			60	mA
	REF_X			5	
Operating free-air temperature, T <sub>A</sub>		-40		85	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to Absolute Maximum Rated conditions for extended periods may affect device reliability

## DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING
30-pin DBT	874 mW	7.0 mW/°C	454 mW

**TSSOP (0.5 mm)  
DBT PACKAGE  
(TOP VIEW)**



**ELECTRICAL CHARACTERISTICS**

$T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ,  $4.5\text{ V} < V_{\text{IN}} < 20\text{ V}$ ,  $C_{\text{VIN}} = 0.1\ \mu\text{F}$ ,  $C_{\text{VREG5}} = 2.2\ \mu\text{F}$ ,  $C_{\text{REF\_X}} = 0.01\ \mu\text{F}$ ,  $\text{PGOOD} = 0.2\text{ V}$ ,  $\text{ENBLx} = \overline{\text{DDR}} = \text{VIN}$ ,  $\text{INVx} = \text{COMPx}$ ,  $\text{RSSTRTx} = \text{OPEN}$ ,  $\text{TRIP1} = \text{TRIP2} = \text{VIN}$ ,  $\text{LLx} = \text{GND}$ ,  $\text{VBSTx} = \text{LLx} + 5$ ,  $C_{(\text{OUTx\_U}, \text{OUTx\_D})} = 1\ \text{nF}$ ,  $\text{REG5\_IN} = 0\text{V}$ ,  $\text{GND} = \text{OUTGNDx} = 0\text{ V}$ ,  $\text{VO1\_VDDQ} = \text{VO2} = 0\text{ V}$  (unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT CURRENTS</b>						
$I_{\text{VIN}}$	$V_{\text{IN}}$ supply current	REG5V_IN = OPEN, TRIPx = VIN, OSC = OFF		1.4	2.2	mA
$I_{\text{VIN}}(\text{STBY})$	$V_{\text{IN}}$ standby current	ENBLx = 0 V, $\overline{\text{DDR}} = \text{VIN}$ , REG5V_IN = OPEN, OSC = OFF		350	550	$\mu\text{A}$
$I_{\text{VIN}}(\text{SHDN})$	$V_{\text{IN}}$ shutdown current	ENBLx = $\overline{\text{DDR}} = 0\text{ V}$ , REG5V_IN = OPEN		0.05	1.00	
$I_{\text{VIN}}(\text{REG5})$	$V_{\text{IN}}$ supply current, REG5_IN as 5-V input current	REG5V_IN = 5 V, OSC = OFF		200	500	
$I_{\text{REG5}}$	REG5_IN input supply current	REG5V_IN = 5 V, OSC = OFF		1.0	1.7	
$I_{\text{VBSTx}}$	VBST supply current	ENBLx = $\overline{\text{DDR}} = \text{VIN}$		0.05	1.00	$\mu\text{A}$
$I_{\text{VBSTx}}$	VBST shutdown current	ENBLx = $\overline{\text{DDR}} = 0\text{ V}$		0.05	1.00	
<b>VREG5 INTERNAL REGULATOR</b>						
$V_{\text{VREG5}}$	VREG5 voltage	$I_{\text{OUT}} = 0\text{ A}$	4.8	5.0	5.2	V
$V_{\text{LD5}}$	Load regulation	$0\text{ mA} \leq I_{\text{OUT}} \leq 50\text{ mA}$ , $V_{\text{IN}} = 12\text{ V}$	0.6%	2.5%		
$V_{\text{LN5}}$	Line regulation	$I_{\text{OUT}} = 20\text{ mA}$ , $7\text{ V} \leq V_{\text{IN}} \leq 28\text{ V}$	0.4%	2.0%		
$V_{\text{THL}}$	UVLO threshold voltage	High to low	3.45	3.65	3.85	V
$V_{\text{HYS}}(\text{UV})$	UVLO hysteresis		100	200	300	mV
$V_{\text{TH}}(\text{SW})$	Switchover voltage	REG_IN voltage	4.2	4.5	4.8	V
$V_{\text{HYS}}(\text{SW})$	Switchover hysteresis		50	250		mV

# TPS51020

SLUS564B – JULY 2003 – REVISED DECEMBER 2003

## ELECTRICAL CHARACTERISTICS (continued)

$T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ ,  $4.5\text{ V} < V_{IN} < 20\text{ V}$ ,  $C_{VIN} = 0.1\ \mu\text{F}$ ,  $C_{VREG5} = 2.2\ \mu\text{F}$ ,  $C_{REF\_X} = 0.01\ \mu\text{F}$ ,  $P_{GOOD} = 0.2\text{ V}$ ,  $\overline{\text{ENBLx}} = \overline{\text{DDR}} = V_{IN}$ ,  $\text{INVx} = \text{COMPx}$ ,  $\text{RSSTRx} = \text{OPEN}$ ,  $\text{TRIP1} = \text{TRIP2} = V_{IN}$ ,  $\text{LLx} = \text{GND}$ ,  $\text{VBSTx} = \text{LLx} + 5$ ,  $C_{(\text{OUTx\_U}, \text{OUTx\_D})} = 1\ \text{nF}$ ,  $\text{REG5\_IN} = 0\text{V}$ ,  $\text{GND} = \text{OUTGNDx} = 0\text{ V}$ ,  $\text{VO1\_VDDQ} = \text{VO2} = 0\text{ V}$  (unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>REF_X REFERENCE VOLTAGE</b>						
$V_{REF10}$	10-V reference voltage	$V_{IN} = 14\text{ V}$ , $I_{OUT} = 0\text{ A}$	8.5	10.0	11.0	V
$V_{LD10}$	Load regulation	$0\text{ mA} \leq I_{OUT} \leq 2\text{ mA}$ , $V_{IN} = 18\text{ V}$	-12%	-20%		
$V_{LN10}$	Line regulation	$I_{OUT} = 100\ \mu\text{A}$ , $14\text{ V} \leq V_{IN} \leq 28\text{ V}$			5%	
$V_{REFVTT}$	VTT reference voltage	$\overline{\text{DDR}} = 0\text{ V}$ wrt $\text{VO1\_VDDQ}$ input divided by 2 $V_{VO1} = 2.5\text{ V}$			1.5%	
$V_{REFVTT}$	VTT reference load regulation	$0\text{ mA} \leq I_O \leq 3\text{ mA}$			0.75%	
<b>POWERGOOD COMPARATORS</b>						
$V_{THDUAL(PG)}$	PGOOD threshold (dual mode)	Undervoltage PGOOD	765	786	808	mV
		Oversvoltage PGOOD	892	920	945	
$V_{THDDR(PG)}$	PGOOD threshold (DDR)	Undervoltage PGOOD, $\text{VO1\_VDDQ} = 2.5\text{ V}$	1.12	1.14	1.16	V
		Oversvoltage PGOOD, $\text{VO1\_VDDQ} = 2.5\text{ V}$	1.28	1.31	1.33	
$T_{PG(\text{del})}$	PGOOD delay time	$\text{INVx} >$ undervoltage PGOOD, Delay time from $\text{SSTRx} > 1.5\text{ V}$ to PGOOD going high		2048		clks
<b>DIGITAL CONTROL INPUTS</b>						
$V_{IH}$	High-level input voltage, logic	$\overline{\text{DDR}}$ , $\overline{\text{ENBL1}}$ , $\overline{\text{ENBL2}}$ , $\overline{\text{SKIP}}$	2.2			V
$V_{IL}$	Low-level input voltage, logic	$\overline{\text{DDR}}$ , $\overline{\text{ENBL1}}$ , $\overline{\text{ENBL2}}$ , $\overline{\text{SKIP}}$			0.3	
$I_{INLEAK}$	Logic input leakage current	$\overline{\text{DDR}}$ , $\overline{\text{ENBL1}}$ , $\overline{\text{ENBL2}}$ , $\overline{\text{SKIP}} = 5\text{ V}$			[1.0]	$\mu\text{A}$
<b>VO1_VDDQ and VO2</b>						
$R_{VOUT}$	VOx sink impedance	$V_{VOUTx} = 0.5\text{ V}$ , fault engaged		6	10	$\Omega$
$V_{VOUTOK}$	VOx low restart voltage	Fault condition removed, restart	0.25	0.32	0.40	V
$V_{VO2LEAK}$	VOx input leakage current	$\overline{\text{DDR}} = V_{IN}$ , $\text{VOx} = 5\text{ V}$			[1.0]	$\mu\text{A}$
$R_{VOUT}$	VO1_VDDQ input impedance	$\overline{\text{DDR}} = 0$		1.5		M $\Omega$
<b>UNDERVOLTAGE AND OVERVOLTAGE PROTECTION</b>						
$V_{OVDPDUAL}$	OVP trip output threshold (dual)	Sensed at $\text{INVx}$	945	970	1010	mV
$V_{OVPPDDR}$	OVP trip output threshold (DDR)	$\text{VO1\_VDDQ} = 2.5\text{ V}$	1.31	1.36	1.41	V
$T_{OVP(\text{del})}$	OVP propagation delay time <sup>(1)</sup>			20		$\mu\text{s}$
$V_{UVDPDUAL}$	UVP trip output threshold (dual)	Sensed at $\text{INVx}$	510	553	595	mV
$V_{UVPPDDR}$	UVP trip output threshold (DDR)	$\text{VO1\_VDDQ} = 2.5\text{ V}$	750	813	875	
$T_{UVP(\text{del})}$	UVP propagation delay time			4096		clks
<b>OVERCURRENT and INPUT VOLTAGE UVLO PROTECTION</b>						
$I_{TRIPSNK}$	TRIPx sink current	$V_{TRIPx} = V_{IN} - 100\text{ mV}$ , $T_A = 25^\circ\text{C}$	11	13	15	$\mu\text{A}$
$I_{TRIPSRC}$	TRIPx source current	$V_{TRIPx} = 100\text{ mV}$ , $T_A = 25^\circ\text{C}$	10	13	16	
$T_{CITRIP}$	TRIP current temperature coefficient <sup>(1)</sup>	$T_A = 25^\circ\text{C}$		4200		ppm/ $^\circ\text{C}$
$V_{OCPhi}$	High-level OCP comparator offset voltage <sup>(1)</sup>			0	[3.0]	mV
$V_{OCPLO}$	Low-level OCP comparator offset voltage <sup>(1)</sup>			0	[5.0]	
$V_{VINUVLO}$	VIN UVLO trip threshold	$\text{REF5V\_IN} = 4.8\text{ V}$	3.7	3.9	4.1	V
$V_{VINHYS}$	VIN UVLO trip hysteresis		100	200	300	mV

**ELECTRICAL CHARACTERISTICS (continued)**

T<sub>A</sub> = -40°C to 85°C, 4.5 V < V<sub>IN</sub> < 20 V, C<sub>VIN</sub> = 0.1 μF, C<sub>VREG5</sub> = 2.2 μF, C<sub>REF\_X</sub> = 0.01 μF, PGOOD = 0.2 V, ENBL<sub>X</sub> =  $\overline{\text{DDR}}$  = V<sub>IN</sub>, INV<sub>X</sub> = COMP<sub>X</sub>, RSSTR<sub>X</sub> = OPEN, TRIP1 = TRIP2 = V<sub>IN</sub>, LL<sub>X</sub> = GND, VBST<sub>X</sub> = LL<sub>X</sub>+5, C<sub>(OUT<sub>X</sub>\_U, OUT<sub>X</sub>\_D)</sub>=1 nF, REG5\_IN = 0V, GND = OUTGND<sub>X</sub> = 0 V, VO1\_VDDQ = VO2 = 0 V (unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>0.85-V REFERENCE CONTROL LOOP</b>						
V <sub>REFCH1</sub>	Error amplifier reference, channel 1 initial accuracy	Measure COMP1, COMP1= INV1, T <sub>A</sub> = 25°C	0.84	0.85	0.86	V
V <sub>REFTC1</sub>	Error amplifier reference, channel 1 change with accuracy		0.5%			
V <sub>REFLN1</sub>	Error amplifier reference, channel 1 change with line		0.1%			
V <sub>CHMM</sub>	Channel 2 to channel 1 voltage mismatch		0	5.0		mV
<b>CONTROL LOOP: SKIP HYSTERSTIC COMPARATOR AND ZERO CURRENT COMPARATOR</b>						
V <sub>LLHYS</sub>	Skip hysteresis comparator hysteresis <sup>(1)</sup>		1	2	3	mV
V <sub>LLOFF</sub>	Lload hysteresis comparator offset <sup>(1)</sup>		0		1	
V <sub>ZOFF</sub>	Zero current comparator offset <sup>(1)</sup>		10		18	
T <sub>HLTOLL</sub>	PWM skip delay time		8			clks
T <sub>HLTOHL</sub>	Skip to PWM delay time		1			
<b>CONTROL LOOP ERROR AMPLIFIER</b>						
I <sub>EASRC</sub>	COMP <sub>X</sub> source current		0.2	0.9		mA
I <sub>EASNK</sub>	COMP <sub>X</sub> sink current		0.2	0.7		
F <sub>UGB</sub>	Unity gain bandwidth <sup>(1)</sup>		2.5			MHz
A <sub>OL</sub>	Open loop gain <sup>(1)</sup>		80			dB
CMR <sub>COMP</sub>	COMP <sub>X</sub> voltage range <sup>(1)</sup> (6)		0.4	VREG5-3		V
I <sub>INVLEAK</sub>	INV <sub>X</sub> input current				0.5	μA
<b>CONTROL LOOP: DUTY CYCLE, VOLTAGE RAMP, CHANNEL PHASE AND PWM DELAY PATH</b>						
DC <sub>MAX</sub>	Maximum duty cycle	f <sub>OSC</sub> = 270 kHz <sup>(3)</sup>	86%	88%		
		f <sub>OSC</sub> = 360 kHz	84%	85%		
		f <sub>OSC</sub> = 450 kHz <sup>(2)</sup>	80%	82%		
PH <sub>CH</sub>	Channel to channel phase difference <sup>(5)</sup>	PWM phase reversal only	180			°
T <sub>MIN</sub>	OUT <sub>X</sub> _U minimum pulse width <sup>(1)</sup>		100			ns
<b>TIMERS: INTERNAL OSCILLATOR<sup>(4)</sup></b>						
f <sub>OSC(hi)</sub>	Fast oscillator frequency initial accuracy <sup>(2)</sup>	RSSTR <sub>X</sub> = OPEN	450			kHz
f <sub>OSC(lo)</sub>	Slow oscillator frequency initial accuracy	RSSTR <sub>X</sub> = 1MΩ or VSSTR <sub>T</sub> = 3 V	270			
f <sub>OSC(tc)</sub>	Oscillator frequency over line and temperature	Trimmed for 360 kHz	306	360	414	

- (1) Ensured by design. Not production tested.
- (2) Maximum 450-kHz frequency can be achieved when both channels are enabled.
- (3) 270 kHz is the default frequency during start-up for both channels.
- (4) See Table 1.
- (5) See PWM detailed description

# Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

## API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

## LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

## FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

## E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.