JEDEC STANDARD

FBDIMM Specification:

DDR2 SDRAM Fully Buffered DIMM (FBDIMM) Design Specification

JESD205

SPECIAL DISCLAIMER: JEDEC has received information that certain patents or patent applications may be relevant to this standard, and, as of the publication date of this standard, no statements regarding an assurance or refusal to license such patents or patent applications have been provided.

http://www.jedec.org/download/search/FBDIMM/Patents.xls

JEDEC does not make any determination as to the validity or relevancy of such patents or patent applications. Prospective users of the standard should act accordingly.

March 2007

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION







NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Council level and subsequently reviewed and approved by the EIA General Counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC Solid State Technology Association, 2500 Wilson Boulevard, Arlington, VA 22201-3834, (703)907-7559 or www.jedec.org.

Published by

©JEDEC Solid State Technology Association 2007 2500 Wilson Boulevard Arlington, VA 22201-3834

This document may be downloaded free of charge, however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

Price: Please refer to the current Catalog of JEDEC Engineering Standards and Publications or call Global Engineering Documents, USA and Canada (1-800-854-7179), International (303-397-7956)

Printed in the U.S.A. All rights reserved



PLEASE!

DON'T VIOLATE THE LAW!

This document is copyrighted by the JEDEC Solid State Technology Association and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association 2500 Wilson Boulevard Arlington, Virginia 22201-3834 or call (703) 907-7559



Special Disclaimer

JEDEC has received information that certain patents or patent applications may be relevant to this standard, and, <u>as of the publication date of this standard, no statements regarding an assurance or refusal to license such patents or patent applications have been provided.</u>

http://www.jedec.org/download/search/FBDIMM/Patents.xls

JEDEC does not make any determination as to the validity or relevancy of such patents or patent applications. Prospective users of the standard should act accordingly.



DDR2 SDRAM Fully Buffered DIMM Design Specification

Product Description	9
Product Family Attributes	9
Environmental Parameters	10
Architecture	11
DIMM Connector Pin Description	11
DDR2 240-pin FBDIMM Pinout	12
Block Diagram: Raw Card Version A (x72 ECC DIMM, one physical rank of x8 DDR2 SDRAMs)	13
Block Diagram: Raw Card Version B (x72 ECC DIMMs, two physical ranks of x8 DDR2 SDRAMs)	.14
Block Diagram: Raw Card Version C (x72 ECC DIMM, one physical rank of x4 DDR2 SDRAMs)	. 15
Block Diagram: RC Versions D,E,H,J (x72 ECC DIMMs, 2 physical ranks of x4 DDR2 SDRAMs)	16
Component Details:	
Pin Assignments for x4 and x8 Ballouts without Support Balls	
Pin Assignments for Stacked x4 Ballout without Support Balls	
Pin Assignments for x4 and x8 Ballouts with Support Balls	
Pin Assignments for Stacked x4 Ballout with Support Balls	
Pin Assignments for x4 and x8 Ballouts with Support Balls	
Pin Assignments for Stacked x4 with Support Balls	
Pin Assignments for x4 and x8 Ballouts with Support Balls	
Pin Assignments for Stacked x4 Ballouts with Support Balls	
Pin Assignments for x4 and x8 PCB Symbol	
Pin Assignments for Stacked x4 PCB Symbol	26
Component Details	27
Supported SDRAM Component Maximum size for 256Mb to 4Gb, DDR2 SDRAM	
Supported SDICAIN Component Maximum size for 250Mb to 46b, DDIC2 SDICAIN	. 21
Architecture	. 29
Advanced Memory Buffer Pin Description	
Pin Assignments for the Advanced Memory Buffer (AMB)	
Critical AMB Specifications	
DDR2 Fully Buffered DIMM Details	. 34
DDR2 SDRAM Module Configurations (Reference Designs)	34
DDR2 Fully Buffered DIMM Design File Releases	34
Component Types and Placement	. 36
DDR2 Fully Buffered DIMM Biasing Details	
Common AMB Bias Detail	
DDR Bias	
DDR VREF BIAS	
PLL and Channel Bias	
Miscellaneous Bias	
BIAS Components	. 45
DDD0 Fulls Duffers I DIMM William Datella	40
DDR2 Fully Buffered DIMM Wiring Details	
Signal Groups	46

Revision 3.0 March 5, 2007 Page 5



DOCKET

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

