UNITED STATES PATENT AND TRADEMARK OFFICE

#### **BEFORE THE PATENT TRIAL AND APPEAL BOARD**

SAMSUNG ELECTRONICS CO., LTD, MICRON TECHNOLOGY, INC., MICRON SEMICONDUCTOR PRODUCTS, INC., and MICRON TECHNOLOGY TEXAS LLC Petitioner,

v.

NETLIST, INC., Patent Owner.

IPR2022-00996 (US11,016,918) IPR2022-00999 (US11,232,054)



### TOPICS

### **GROUNDS 1-3**

### Harris Does Not Receive Power Via Edge Connections

Harris Does Not Receive The Recited Signals From the Host

A POSITA Would Not Have Used the Required # of (Buck) Converters

Ground 2 ASSUMES Separate Converters To Supply Each FBDIMM-Required Voltage

A POSITA Would Not Have Replaced Harris' Redundant Power

Additional Reasons Why Dependent Claims Are Not Obvious

### **GROUNDS 4-5**

The Recited "Memory Module" Means A Main Memory Module

Spiers' PCI Card Is Not a Main Memory Module

POSITA Would Not Use DDR2/DDR3 or Recited # of (Buck) Converters

Additional Reasons Why Dependent Claims Are Not Obvious

91     PADEARS TRADE NEED NEED NEED NEED NEED NEED NEED N	(12) Unite Chen e	ed States Patent	<ul><li>(10) Pa</li><li>(45) Da</li></ul>	tent No.: U	S 11,016,918 B2 May 25, 2021
<ul> <li>(7) Applicate Nethic, Res., Ivine, C. (10):</li> <li>(2) Jamsser, C. (10): Res., Vers. C. (10): Arrive C. (10</li></ul>	(54) FLASII-	DRAM HYBRID MEMORY MODULE	(56)	References	Cited
<ul> <li>(2) immuns C Liebler CLear, Walks, C. (2015), Methy C Total State, Science, CA (2015), Methy Science, S</li></ul>	(71) Applican	: Netlist, Inc., Irvine, CA (US)		U.S. PATENT DO	CUMENTS
<ul> <li>(2) Avigne Vertifier, Vertifier</li></ul>	(72) laveators	Chi-She Chen, Walast, CA (US); Jeffrey C. Solomon, Irvine, CA (US); Scott IL Milton, Irvine, CA (US); Jayesh Bhakta, Cerritos, CA (US)	2,043,0 3,562,5	99 A 61936 Han 55 A 21971 Ahr (Continue OREIGN PATENT I	na ms d) XOCUMENTS
<ul> <li>(*) Note, higher targe declinance due more flags</li></ul>	(73) Assignee	Netlist, Inc., Irvine, CA (US)	TP	2737383 A2 6	2014
<ul> <li>(20) AqC First 1980/X94</li> <li>(20) Fach Error, 84.958</li> <li>(20) Fach Brock, 84.958</li> <li>(20) Fach Brock, 84.958</li> <li>(20) Fach Brock, 84.958</li> <li>(20) Fach Brock, 84.958</li> <li>(20) Scatter, 85.9584</li> <li>(20)</li></ul>	(*) Notice:	Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.	KR	0130873 B1 4 (Continue OTHER PUBLIC	1999 d) CATIONS
201     Tech. Ther. 39, 203     Mathematical States International International International International Internationa	(21) Appl. No	:: 17/138,766	Exhibit, Decis	ion Denying Institution	of later Parties Review, Sma
(b)         Four Publication biox         (Cutimus)           US 2016/12/04 M A pc 23, 201         Primer Lanner - Lenhan Franchi (D) Amorea, cancer and Parine Lanner - Lenhan Franchi (C) Contannol (C) Contannol (C) Conta 1252, Conta 1263, Conte 1256), (C) Cutimonol (C) Conte 1252, Conte 1256), (C) Cutimonol (C) Conte 2004 (C) 2005 (C) 200	(22) Filed:	Dec. 30, 2020	Modular Tech YGR Docum	nologies, Inc. v. Netlist, J nt 309-3, filod Mar. 17	Inc., Case No. 4 13-cv-05889 2015, 23 pages.
US 200120W AI     Apr. 29, 2021       Distut CA     Apr. 2012       Control Carlosofter Distance     Control Carlosofter Distance	(65)	Prior Publication Data		(Continue	d)
Bindre US. Application Des         (C)         ARTACT           Communication of program (and the program (an	US 2021	0124701 A1 Apr. 29, 2021	Primary Ess (74) Amore	aniner – Hashem Fa	rrokh Shami Massinous PI I C
<ol> <li>Constantion of exploration No. 1297444, filted to the constant of exploration No. 1297444, filted to the constant of exploration of the constant of the constant</li></ol>	R	lated U.S. Application Data	(14) 20070	p, again, or Para	onana biosingn rece
	<ul> <li>(51) Int. CL GodF 13 GodF 13 GodF 13 (52) U.S. CL CTC (53) Field of CTC (53) Field of (57) CTC (57) CTC</li></ul>	2019, Work is a communition of approximate (Community)     (Common)     (Common)	in certain v printed circu it to a host s centrol sign receive a p receive a p regulated wine regulated wine regulated wine regulated wine regulated wine regulated wine threshold with threshold with	intoconnectic, a mee it board (PCB) having system for provision o ais. First, second, a re-regulated input v bind regulated volt pro-regulated input v oltage. Synchronous RAM) devices are shages of the first, linges, and a voltage a e and produces a sign ing a voltage amplifi hugo.	nory morane includes in interface that couple f power, data, address and d third back converter ollage and produce first gars. A converter circus ollage to provide a fourt dynamic random acces coupled to one or more exceed, third and fourt nonitor circuit manitorsa do in response to the inpu- de that is greater than wing Sheets
atisk see					

### The '918/'054 Patents

A memory module comprising:
 a printed circuit board (PCB) having an interface configured to fit into a corresponding slot connector of a host system, the interface including a plurality of edge connections configured to couple power, data, address and control signals between the memory module and the host system;



### The '918/'054 Patents

A memory module comprising:

 a printed circuit board (PCB) having an interface configured to fit into a corresponding slot connector of a host system, the interface including a plurality of edge connections configured to couple power, data, address and control signals between the memory module and the host system;

# Harris's Memory Module



### Harris Does Not Provide Power to the Memory Module Via Memory Slot Edge Connections



EX1023 (Harris), FIG. 1A (modified/annotated).

# Petitioner Admits Location of Control/Data/Address Edge Connections on Harris

<u>Harris</u>, below, illustrates memory boards 306 coupled to the host system *only* through their edge connections (red), meaning power would also come from those



### Harris Expressly Replaces The Power Supply Pins On The Edge Connection Interface



[0012] By way of example, a standard FBD module requires 28  $V_{dd}$  pins (for DRAM devices) and 8  $V_{oc}$  pins (for buffer and logic) and associated Ground returns, resulting in a total of 72 pins that provide a power supply interface for up to two x4 DRAM ranks (36 devices) and buffer logic. A voltage-independent FBD design incorporating the embodiment of FIG. 1A is capable of replacing these power supply interface pins with as few as six +12V pins (from an external voltage source), with local conversion to  $V_{dd}$  (to DRAM) and  $V_{cc}$  (to buffer/logic) being added. Alternatively, using

EX1023 (Harris), [0012]

# Harris Expressly Replaces The Power Supply Interface Pins On The Edge Connections



[0012] By way of example, a standard FBD module requires 28  $V_{dd}$  pins (for DRAM devices) and 8  $V_{ce}$  pins (for buffer and logic) and associated Ground returns, resulting in a total of 72 pins that provide a power supply interface for up to two x4 DRAM ranks (36 devices) and buffer logic. A voltage-independent FBD design incorporating the embodiment of FIG. 1A is capable of replacing these power supply interface pins with as few as six (+12V pins) (from an external voltage source), with local conversion to  $V_{dd}$  (to DRAM) and  $V_{ce}$  (to buffer/logic) being added. Alternatively, using

EX1023 (Harris), [0012]

### Not "interface" pins



[0019] Based on the foregoing Detailed Description, it should be appreciated that an implementation of the embodiments described herein thus provides a technology-independent voltage distribution scheme for memory devices wherein system board power supply and associated voltage plane(s) are eliminated. Accordingly, power supply design's complexity as well as the cost of memory-specific power distribution are reduced. Cost savings may include, for example, elimination of system-board-specific power supply or regulator output, associated bypass capacitor arrangements, heavy etch or power planes. All of under the tech-

EX1023 (Harris), [0019]

If 12V were supplied from the motherboard, it would also be "system-board-specific power supply"

respectively. Preferably, a high-frequency switching voltage converter capable of generating tightly-controlled voltage levels may be implemented as the on-board VRM **102** for purposes of the present patent disclosure. For instance, multi-phase synchronous Pulse-Width Modulated (PWM) controllers, Low Drop-Out (LDO) controllers, et cetera, that are capable of <u>accepting unregulated supply voltages</u> in a broad range may be configured to operate as a local voltage supply for the memory module **100**A.

EX1023 (Harris), [0010]

#### Dr. Mangione-Smith:

- Unregulated voltage never provided through interface pins or system board
- Harris does not describe alternative locations for unregulated or regulated voltage pins

Ex. 2031, ¶ 64

[0016] FIG. 2 is a flowchart of a voltage distribution method for a memory module according to one embodiment. As set forth at block **202**, voltage is supplied to a memory board assembly from an external source, e.g., an unregulated source generating fairly high voltages (illustratively, at +12V) with a wide tolerance. The voltage distribution method then involves locally converting the supply voltage using an on-board VRM to generate appropriate levels of voltage for powering on-board memory devices. As pointed out earlier, the local voltage levels preferably depend on the application, e.g., DRAM type and technology. Optionally, a redundant VRM may be provided as part of the voltage distribution methodology, wherein the redundant VRM is operable to power a redundant voltage path with respect to the on-board memory devices and associated buffer/logic components (block 206).

#### Dr. Mangione-Smith:

- Unregulated voltage never provided through interface pins or system board
- Harris does not describe alternative locations for unregulated or regulated voltage pins

Ex. 2031, ¶ 64

EX1023 (Harris), [0016]

# Harris Does Not Provide Power to the Memory Module Via Memory Slot Edge Connections



EX1023 (Harris), Fig. 3 (annotated).

#### Wolfe: "Figure 3 is a block diagram and it does not show the power supplies".

Patent Owner Sur-Reply (918) at 4. EX2030, 130:19-23 (cited at POR, 8)

# If Interface Pins Supplied Power in Harris, Figure 3 Would Depict



Patent Owner Response at (918) at 8. Patent Owner Sur-Reply at 3, 19. [0017] FIG. 3 is a block diagram of an exemplary memory assembly 300 according to one embodiment. A memory controller 302 is operable to drive a bidirectional memory link 304 to which a plurality of memory boards 306-1 through 306-M are coupled in a daisy-chain fashion at their respective buffers. As exemplified by the memory board 306-3, each memory board includes eight DRAM devices 312-1 through 312-8, with a buffer component 314. A clock source 308 is operable to drive a plurality of clock signals to the memory boards via a clock bus 314. Additionally, the clock source 308 is also operable to drive a clock signal 316 to the memory controller 302 for providing a time base with respect to its operations. A system management bus (SM bus) 310 coupled to the memory boards 306-1 through **306**-M is driven by the memory controller **302**. Although not explicitly shown in this FIGURE, each memory board also receives a supply voltage that is locally converted by an on-board VRM for powering the DRAM and buffer components therein. In one arrangement, the supply voltage may be sourced from the memory controller 302 or from a separate voltage source.

EX1023 (Harris), [0017]

# Harris Touts the Benefits of Eliminating System-Board Power Supply (*i.e.*, an Internal Voltage Source)



[0019] Based on the foregoing Detailed Description, it should be appreciated that an implementation of the embodiments described herein thus provides a technology-independent voltage distribution scheme for memory devices wherein system board power supply and associated voltage plane(s) are eliminated. Accordingly, power supply design's complexity as well as the cost of memory-specific power distribution are reduced. Cost savings may include, for example, elimination of system-board-specific power supply or regulator output, associated bypass capacitor arrangements, heavy etch or power planes. Also, under the tech-

EX1023 (Harris), [0019]

[0020] Because voltage-independent embodiments disclosed herein can provide upgradeability and extensibility without changing system board power distribution, transitioning to newer DRAM technologies (e.g., at lower operating voltages) is more cost-effective as well as simpler to implement. Further, the embodiments are amenable to dual

EX1023 (Harris), [0020]

# Avoiding Interface Pins for Voltage Allows System Board to Host Evolving Technology



Patent Owner Response at 3, 8, 35 Patent Owner Sur-Reply at 5.

[0002] Such power supply concerns assume particular significance in advanced memory designs currently being implemented. Additionally, rising bus and processing speeds are also demanding newer memory architectures that deliver improved performance by increasing clock frequencies and available bandwidth without pushing up power consumption. To cope with power requirements, industry standard memory modules, e.g., Dual In-line Memory Modules (DIMMS) populated with dynamic random access memory (DRAM) devices, are provided with power supply rails (on a relatively large number of pins) that are powered from system board or main board voltage sources, and are specific to the memory technology. As the performance of the DRAM technology goes up, and timing margins shrink, it is becoming increasingly more difficult for the system board sources to provide tightly regulated power for the DRAM cores as well as input/output (I/O) interface buffers. Furthermore, each generation of DIMM/DRAM technology requires a different power supply which keeps getting lower (e.g., 3.3V, 2.5V, 1.8V, 1.5V and beyond), thereby making it difficult to mix memory technologies on a system board, or provide upgrades to next generation DRAM technology in a cost-effective manner. One skilled in the art will recognize, in addition, that these issues are particularly significant for systems that are deployed in infrastructure with an expected product life of over five years or so since it is difficult to accurately design a system that will be optimized over such a long life span.

EX1023 (Harris), [0002]

# Providing Power to Memory Modules Via Non-Edge Connections Was Known



EX2035, 3; EX2036, 42. Patent Owner Response (918) at 5.

DEMONSTRATIVE EXHIBIT - NOT EVIDENCE

Ex. 2064, p. 17

# The Claims Are Not Satisfied By Merely Supplying Power from the Host

N E T L I S T

reformulate its challenge now. Thus, Samsung must show that Harris expressly or inherently discloses a memory module receiving power via its edge connections. Samsung has not made such a showing, or even that it would be obvious, given Harris's rejection of conventional approaches by eliminating system-board-specific power supply and associated power planes, in order to improve upgradeability and extensibility, and to lower costs. EX1023, [0002], [0019]-[0020]; EX2031, ¶[26-27, 58, 61-62, 68.

### TOPICS

### **GROUNDS 1-3**

Harris Does Not Receive Power Via Edge Connections

### Harris Does Not Receive The Recited Signals From the Host

A POSITA Would Not Have Used the Required # of (Buck) Converters

Ground 2 ASSUMES Separate Converters To Supply Each FBDIMM-Required Voltage

A POSITA Would Not Have Replaced Harris' Redundant Power

Additional Reasons Why Dependent Claims Are Not Obvious

### **GROUNDS 4-5**

The Recited "Memory Module" Means A Main Memory Module

Spiers' PCI Card Is Not a Main Memory Module

POSITA Would Not Use DDR2/DDR3 or Recited # of (Buck) Converters

Additional Reasons Why Dependent Claims Are Not Obvious

<ul> <li>BASHBANI ITTERD MEMORY MODELE (1) Apples and with the biology of th</li></ul>	Cne	i et al.	(45) Date of Patent: May 25, 2021
<ul> <li>(7) Agrices Neths, Les, Ivisz, C. (10)</li> <li>U.S. NUTRT DOCUMENTS</li> <li>U.S. NUTRT DOCUMENTS</li> <li>Janzie C., Les Maine, A. (10), C. (10), S. (10), S</li></ul>	(54) FLA	SII-DRAM HYBRID MEMORY MODULE	(56) References Cited
<ul> <li>(2) Januari, J. Karl, K. (2015). J. (2017). A STATE CONTROL OF STATE ST</li></ul>	(71) Appl	cant: Netlist, Inc., Irvine, CA (US)	U.S. PATENT DOCUMENTS
Josephine Seek, Evance A, Luy J         ToREIGO MOLTE TOCOMERTS           Anigen: Seek, Evance A, Luy J         ToREIGO MOLTE TOCOMERTS           States: State A, Evance A, Luy J         ToREIGO MOLTE A, Lug	(72) lave	tors: Chi-She Chen, Walaut, CA (US); Jeffrey C. Solemon, Irvine, CA (US); Scett IL Milton, Irvine, CA (US); Issueh Bhalae, Comiser CA (US);	2,043,099 A 6/1936 Hanna 3,562,555 A 21971 Abrens (Cottinued)
(2) Adapting Statistics, Ensite Adaption, Statistics, Ensite Adaption	-	National Action of the	FOREIGN PATENT DOCUMENTS
Contrasting of period in a contrast of period in the contrast of the contrast of period in the contrast of	(73) Assig	pro: Netlist, Inc., Irvine, CA (US) s: Subject to any disclaimer, the term of this	EP 2737383 A2 6/2014 KR 0130873 B1 4/1999
<ol> <li>Apple Site: 1708/X744</li> <li>Apple Site: 1708/X744</li> <li>Faler Bene Steps Site: 1708/X744</li> <li>Faler Bene Steps Site: 1708/X744</li> <li>Faler Bene Steps Site: 1708/X744</li> <li>Step Site: 1708/X744<td></td><td>patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.</td><td>(COMBING) OTHER PUBLICATIONS</td></li></ol>		patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.	(COMBING) OTHER PUBLICATIONS
20) Field Pre-3A-202     202     204 Pre-3A-202     202     204 Pre-3A-202     204 P	(21) Appl	No.: 17/138,766	Exhibit, Decision Denying Institution of Inter Parties Review, Smo
(b)         Four Pathetists Inter         (Cutimus)           US 2010/12/04 A pc 23, 23/1         Primery Cambre - Lenhan Frankl.           Bitter US Application IN-1074441 (Del 1000)         Primery Cambre - Lenhan Frankl.         Del 1000 (Del 1000)           Off Del 1000 (Del 1000)         Off Del 1000 (Del 1000)         Off Del 1000 (Del 1000)         Del 1000 (Del 1000)           Off Del 1000 (Del 1000)         Off Del 1000 (Del 1000)         Del 1000 (Del 1000)         Del 1000 (Del 1000)           Off Del 1000 (Del 1000)         Off Del 1000 (Del 1000)         Del 1000 (Del 1000)         Del 1000 (Del 1000)           Off Del 1000 (Del 1000)         Del 1000 (Del 1000)         Del 1000 (Del 1000)         Del 1000 (Del 1000)           Off Del 2000 (Del 1000)         Del 1000 (Del 1000)         Del 1000 (Del 1000)         Del 1000 (Del 1000)           Off Del 2000 (Del 1000)         Del 1000 (Del 1000)         Del 1000 (Del 1000)         Del 1000 (Del 1000)           Off Del 2000 (Del 1000)         Del 1000 (Del 1000)         Del 1000 (Del 1000)         Del 1000 (Del 1000)           Off Del 2000 (Del 1000)         Del 1000 (Del 1000)         Del 1000 (Del 1000)         Del 1000 (Del 1000)           Off Del 2000 (Del 1000)         Del 1000 (Del 1000)         Del 1000 (Del 1000)         Del 1000 (Del 1000)           Off Del 2000 (Del 10000)         Del 10000 (Del 1000)         Del	(22) Filed	Dec. 30, 2020	Modular Technologies, Inc. v. Netlist, Inc., Case No. 4:13-cv-0588 YGR Document 309-3, filed Mar. 17, 2015, 23 pages.
<ol> <li>Biotel SA, Apriz 20, 2011</li> <li>Biotel SA, Aprizanta Ru, Changer J, Sanger J</li></ol>	(65)	Prior Publication Data	(Continued)
Bitted US. Application Print         (C)         ARTRACT           C         C         C         ARTRACT           Signal Continuous of printing of printre prind of printing of printing of printing of prind o	US 2	021/0124701 A1 Apr. 29, 2021	Primary Examiner Hashem Farrokh
<ol> <li>Constantian d'optimistan No. 15/19/14/, fidad in The The Constantiant of the Constantiant of</li></ol>		Related U.S. Application Data	(17) BOTD OT
	(51) Int. ( G06) G06) (52) U.S. CPC (58) Field CPC	(Continued) (Cont	by the best optimal provides of process of the best optimal proces

### The '918/'054 Patents

A memory module comprising:

 a printed circuit board (PCB) having an interface configured to fit into a corresponding slot connector of a host system, the interface including a plurality of edge connections configured to couple power, data, address and control signals between the memory module and the host system;

### FBDIMM – Advanced Memory Buffer (AMB)



EX1027 at 4 (annotated).

# The Petition Relies on Signals Generated On-Module By The AMB, Not Signals Received From The Host

#### **The Petition**



~ 306-M

Grounds 1A-1C teach the PCB "having an interface configured to fit into a corresponding slot connector of a host system, the interface including a plurality of edge connections" (sometimes called "pins") as shown above for [1,a] and reprinted below from <u>Harris</u>'s Figure 3, EX1023, ¶¶[0002, 12-13, 19], Figs. 3-4; EX1028, pp.38, 84; EX1003, ¶¶226-227.



Grounds 1A-1C teach the edge connections in Harris, consistent with

JEDEC's FBDIMM Standards, are "configured to couple power, data, address and

control signals between the memory module and the host system":

Petition (918) at 21.

# The Petition Relies on Signals Generated On-Module By The AMB, Not Signals Received From The Host

• "address": e.g., A0-A15 (below); id. ("address")

The Petition



• "control": e.g., RAS, CAS, WE, CS (below); id. & Fig.1A (114,

"CTRL"). These "control" signals together can form a "command."



# AMB Specification Distinguishes Data from Signals



"Data" from controller to interface

# "Signal" from AMB to DRAM

# Harris+FBDIMM Module Receives Serialized Encoded Information

Pin Name Pin Description Count FB-DIMM Channel Signals 99 SCK System Clock Input, positive line SCK System Clock Input, negative line 1 PN[13:0] Primary Northbound Data, positive lines 14 PN[13:0] Primary Northbound Data, negative lines 14 PS[9:0] Primary Southbound Data, positive lines 10 PS[9:0] Primary Southbound Data, negative lines 10 SN[13:0] Secondary Northbound Data, positive lines 14 SN[13:0] Secondary Northbound Data, negative lines 14 SS[9:0] Secondary Southbound Data, positive lines 10 SS[9:0] Secondary Southbound Data, negative lines 10 FBDRES To an external precision calibration resistor connected to Vcc

No pins on FBDIMM module to receive address – or control signals from host

EX1027, 4.

# Harris+FBDIMM Module Generates The Relied-on Address and Control Signals On-Module

	1.	DDR2 Interface Signals	175			
	DQS[8:0]	Data Strobes, positive lines				
	DQS[8:0]	Data Strobes, negative lines	9			
	DQS[17:9]/DM[8:0]	Data Strobes (x4 DRAM only), positive lines. These signals are driven low to x8 DRAM on writes.	9			
	DQS[17:9]	Data Strobes (x4 DRAM only), negative lines	9			
	DQ[63:0]	Data	64			
	CB[7:0]	Checkbits	8			
Π	A[15:0]A, A[15:0]B	Addresses. A10 is part of the pre-charge command	32			
	BA[2:0]A, BA[2:0]B	Bank Addresses	6			
	RASA, RASB	Part of command, with CAS, WE, and CS[1:0].	2			
	CASA, CASB	Part of command, with RAS, WE, and CS[1:0].	2			
1	WEA, WEB	Part of command, with RAS, CAS, and CS[1:0].	2			
	ODTA, ODTB	On-die Termination Enable	2			
	CKE[1:0]A, CKE[1:0]B	Clock Enable (one per rank)	4			
	CS[1:0]A, CS[1:0]B	Chip Select (one per rank)	4			
	CLK[3:0]	CLK[1:0] used on 9 and 18 device DIMMs, CLK[3:0] used on 36 device DIMMs. CLK[3:2] should be out- put disabled when not in use.	4			
	CLK[3:0]	Negative lines for CLK[3:0]	4			
	DDRC_C14	DDR Compensation: Common return pin for DDRC_B18 and DDRC_C18.	1			
	DDRC_B18	DDR Compensation: Resistor connected to common return pin DDRC_C14	1			
	DDRC_C18	DDR Compensation: Resistor connected to common return pin DDRC_C14	1			
	DDRC_B12	DDR Compensation: Resistor connected to V <sub>SS</sub>	1			
	DDRC C12	DDR Compensation: Resistor connected to Von	1			

Address and Control Signals Relied On By Petitioner Are Generated by AMB

EX1027, 4.

DEMONSTRATIVE EXHIBIT - NOT EVIDENCE

Patent Owner Response (918) at 13.

# Harris+FBDIMM Module Receives Serialized Encoded Information

### Fully-Buffered DIMM Memory Architectures: Understanding Mechanisms, Overheads and Scaling

Brinda Ganesh<sup>†</sup>, Aamer Jaleel<sup>‡</sup>, David Wang<sup>†</sup>, and Bruce Jacob<sup>†</sup>

<sup>†</sup>University of Maryland, College Park, MD <sup>‡</sup>VSSAD, Intel Corporation, Hudson, MA

{brinda, blj}@eng.umd.edu

interface is split into two uni-directional buses, one for read traffic (northbound channel) and another for write and command traffic (southbound channel), as shown in Fig 1. FBDIMMs adopts a packet-based protocol that bundles commands and data into frames that are transmitted on the channel and then converted to the DDRx protocol by the AMB.

EX2040 at 1.

# Dr. Wolfe Testified That The AMB Receives Address/Control Information

Andrew Wolfe Samsung's Expert



	Q.	And	d the	addre	ss and	l the	contr	ol in	format	cion
are	sen	t as	seria	alized	packe	ets ; i	s tha	t cor	rect?	
	Α.	Sei	cializ	zed pa	ckets	? The	ey	yes.	They	
are		the i	Inform	nation	is se	ent to	the	advan	ced	
memo	ory i	buffe	er in	the f	orm of	<mark>i seri</mark>	alize	d pac	<mark>kets</mark> .	

EX2030, 10:7-11.

# Harris+FBDIMM Module Received Data, Address, and Control Information



### TOPICS

### **GROUNDS 1-3**

Harris Does Not Receive Power Via Edge Connections

Harris Does Not Receive The Recited Signals From the Host

### A POSITA Would Not Have Used the Required # of (Buck) Converters

Ground 2 ASSUMES Separate Converters To Supply Each FBDIMM-Required Voltage

A POSITA Would Not Have Replaced Harris' Redundant Power

Additional Reasons Why Dependent Claims Are Not Obvious

### **GROUNDS 4-5**

The Recited "Memory Module" Means A Main Memory Module

Spiers' PCI Card Is Not a Main Memory Module

POSITA Would Not Use DDR2/DDR3 or Recited # of (Buck) Converters

Additional Reasons Why Dependent Claims Are Not Obvious

### Petitioner's Proposed Voltage Mappings for '918 Patent Based on Harris+FBDIMM

### **Recited Voltages of Claim 1**

a first buck converter configured to provide a first regulated voltage having a first voltage amplitude;
a second buck converter configured to provide a second regulated voltage having a second voltage amplitude;
a third buck converter configured to provide a third regulated voltage having a third voltage amplitude;
a converter circuit configured to provide a fourth regulated voltage having a fourth voltage amplitude;

	Voltage Mappings (Grounds 1-3)					
	<u>A</u>	<u>B</u>	<u>C</u>			
"first":	$V_{DD}$ or $V_{DDQ} = 1.8 V$	$V_{DD}$ , $V_{DDQ}$ , or $V_{DDL} = 1.8V$	$V_{DD}$ , $V_{DDQ}$ , or $V_{DDL} = 1.8V$			
"second":	Vcc or Vccfbd=1.5V	Vcc=1.5V	Vcc or Vccfbd = 1.5V			
"third":	V <sub>DDL</sub> =1.8V	V <sub>CCFBD</sub> =1.5V	V <sub>TT</sub> =0.9V			
"fourth":	VDDSPD=3.3V	VDDSPD=3.3V	VDDSPD=3.3V			

### Petitioner's Proposed Voltage Mappings for '054 Patent Based on Harris+FBDIMM

### **Recited Voltages of Claim 1**

a voltage conversion circuit coupled to the PCB and configured to provide at least three regulated voltages, wherein the voltage conversion circuit includes at least three buck converters each of which is configured to produce a regulated voltage of the at least three regulated voltages;

	Voltage Mappings (Grounds 1-3)				
	<u>A</u>	B	<u>C</u>		
"first":	$V_{DD}$ or $V_{DDQ} = 1.8V$	$V_{DD}$ or $V_{DDQ} = 1.8V$	V <sub>DD</sub> or V <sub>DDQ</sub> = 1.8V		
"second":	$V_{CC}$ or $V_{CCFBD} = 1.5V$	V <sub>CC</sub> =1.5V	$V_{CC}$ or $V_{CCFBD} = 1.5V$		
"third":	VDDL=1.8V	V <sub>CCFBD</sub> =1.5V	VTT=0.9V		

### Harris Proposed Only Two Voltages Generated On-Module In Face of DDR Specifications, Including FBDIMMs

"Harris further discloses that when implemented as the onboard VRM 102, the single "high-frequency switching voltage converter" converts the externally supplied voltage "into appropriate local voltage levels that power ... the Vdd and Vcc paths 108, 106, respectively."

EX2031 (Mangione-Smith Declaration), ¶79.



Petition at 10, 16. Patent Owner Response (918) at 17.

DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

[0009] In the drawings, like or similar elements are designated with identical reference numerals throughout the several views thereof, and the various elements depicted are not necessarily drawn to scale. Referring now in particular to FIG. 1A, depicted therein is a block diagram of a voltage distribution system for a memory module 100A according to one embodiment. At the outset, those skilled in the art should appreciate that although the voltage distribution system is exemplified with respect to memory module 100A which may be embodied as a memory board assembly operable in a computer system, the teachings of the present patent disclosure may be implemented in any electronic system as will be set forth in detail hereinbelow. One or more memory devices 110-1 through 110-N are provided as part of the memory module 100A, each receiving a first voltage path 108, typically referred to as a V<sub>dd</sub> path, that may be energized to appropriate voltage levels depending on the type, functionality, and design of the memory devices, e.g., from about 0.5V to 3.5V or more. In one configuration, the memory module 100A may be implemented as a Dual In-line Memory Module (DIMM) wherein each of the memory devices 110-1 through 110-N comprises a Double Data Rate (DDR) dynamic random access memory (DRAM) device having a particular density, e.g., 256 Mb, 512 Mb, 1 Gb or 2 Gb, etc. Also, the memory devices can be of any known or heretofore unknown DDR type, e.g., DDR2 (operable with 1.8 V), DDR3 (operable with 1.35V to 1.5V), and the like. Further, the DIMM configuration of an exemplary memory module may include unbuffered DIMMs, registered DIMMs (RDIMMs), or fully buffered DIMMs (FBDs), and may be configured as having one or more ranks (e.g., 2, 4, 8, or more). In the illustrated embodiment of FIG. 1A, for instance, the DIMM configuration of the memory module 100A is exemplified as a fully buffered DIMM wherein a buffer/logic component 112 is provided for buffering command/address (C/A) space as well as data space at least for a portion of the memory devices 110-1 through 110-N. A bidirectional memory controller interface path 114 as well as a second voltage path 106, typically referred to as a V., path. are provided with respect to the buffer component 112, wherein the V., path may be energized to appropriate voltage levels depending on the buffer and DIMM technology, e.g., from about 0.5V to 3.5V or more. In addition, where multiple memory assemblies are daisy-chained on a single memory controller channel, a suitable daisy-chain interface 116 is provided for coupling the buffer component 112 to a next memory module.

### Vdd on board

Targets DDR-Standardized Devices

Vcc on board

EX1023 (Harris), [0009] Ex. 2064, p. 33

### Petitioner's Expert Confirms That a POSA Reading Harris Would Understand And Comply With JEDEC Standards

158. A Skilled Artisan would have been familiar with memory systems and corresponding standards, including the JEDEC standards for memory devices and memory modules already standardized, or in the process of being standardized, at the time. For example, Harris discloses Double Data Rate (DDR) memory devices, including DDR2 and DDR3 memories. See Ex. 1023 at [0009], [0011]. A Skilled Artisan would have understood that these memories were already standardized. Supra ¶139 (DDR SDRAM), ¶140 (DDR2 SDRAM), ¶141 (FBDIMM), ¶142 (DDR3 SDRAM). Harris also discloses Dual In-Line Memory Modules (DIMMs), including unbuffered DIMMs (UDIMMs), registered DIMMs (RDIMMs), and fully-buffered DIMMs (FBDIMMs). See Ex. 1023 at [0009]. A Skilled Artisan would have understood that these memory modules were already standardized.

161. In my view, a Skilled Artisan would have been familiar with the relevant JEDEC memory standards, including the FBDIMM Standards. Even if one were to argue that Harris does not sufficiently disclose a memory module in accordance with the teachings of these JEDEC memory standards or that a Skilled Artisan would not be familiar with the FBDIMM Standards, it would have been obvious to a Skilled Artisan, who would have been motivated to implement Harris's module using memory devices and/or buffer devices standardized by

JEDEC, including the FBDIMM Standards, as explained below.

EX1003 (Wolfe), ¶161

EX1003 (Wolfe), ¶158

### In FBDIMM Specification, One Source For VCC/VCCFD; One Source For VDD, VDDQ, VDDL

	Pin Name	Pin Description	Count
1	SCK	System Clock Input, positive line <sup>1</sup>	1
	SCK	System Clock Input, negative line <sup>1</sup>	1
1	PN[13:0]	Primary Northbound Data, positive lines	14
	PN[13:0]	Primary Northbound Data, negative lines	14
	PS[9:0]	Primary Southbound Data, positive lines	10
	PS[9:0]	Primary Southbound Data, negative lines	10
	SN[13:0]	Secondary Northbound Data, positive lines	14
	SN[13:0]	Secondary Northbound Data, negative lines	14
	SS[9:0]	Secondary Southbound Data, positive lines	10
	SS[9:0]	Secondary Southbound Data, negative lines	10
	SCL	Serial Presence Detect (SPD) Clock Input	1.1
	SDA	SPD Data Input / Output	1
	SA[2:0]	SPD Address Inputs, also used to select the DIMM number in the AMB	3
	VID[1:0]	Voltage ID: These pins must be unconnected for DDR2-based Fully Buffered DIMMs VID(0] is $V_{DD}$ value: OPEN = 1.8 V, GND = 1.5 V; VID(1) is $V_{CC}$ value: OPEN = 1.5 V, GND = 1.2 V	2
	RESET	AMB reset signal	1
	RFU	Reserved for Future Use <sup>2</sup>	16
and VCCEBD	- Vcc	AMB Core Power and AMB Channel Interface Power (1.5 Volt)	8
	VDD	DRAM Power and AMB DRAM I/O Power (1.8 Volt)	24
	VTT	DRAM Address/Command/Clock Termination Power (V <sub>DD</sub> /2)	4
$v_{DDQ}$ and $v_{DDL}$	VDDSPD	SPD Power	1
	Vss	Ground	80

EX2031 (Mangione-Smith Declaration), ¶88.

It was also generally known that, for the "VDD (VDD, VDDL, 88. VDDQ)" power supply, "[t]he DDR2 device requires a single power source for primary supply voltages in order to ensure that all voltage levels track each other, especially during the power ramp." EX2006 (Micron TN-47-05), 4. It was known that "VDD (device core), VDDL (device DLL), and VDDQ (device I/O) share a single power plane with the interconnecting pins labeled as VDD," and that "[a]t the initial power-up, all supply power should be stable and meet specification within ≤10ms." Id. Meeting such stability and timing specifications is made possible when the voltages (e.g., V<sub>DD</sub>, V<sub>DDL</sub> and V<sub>DDQ</sub>) are driven from a single power converter instead of from separate converters.

EX2031 (Mangione-Smith Declaration), ¶88.

# FBDIMM Uses Single Source For VDD/VDDQ/VDDL and VCC/VCCFBD

	DDR2 SDRAM	Fully Buffered DIMM Design Specification Arch	itecture		
	Architectur	e			
	DIMM Connector Pin Description				
	Pin Name	Pin Description	Count		
	SCK	System Clock Input, positive line <sup>1</sup>	1		
	SCK	System Clock Input, negative line <sup>1</sup>	1		
	PN[13:0]	Primary Northbound Data, positive lines	14		
	PN[13:0]	Primary Northbound Data, negative lines	14		
	PS[9:0]	Primary Southbound Data, positive lines	10		
	PS[9:0]	Primary Southbound Data, negative lines	10		
	SN[13:0]	Secondary Northbound Data, positive lines	14		
	SN[13:0]	Secondary Northbound Data, negative lines	14		
	SS[9:0]	Secondary Southbound Data, positive lines	10		
	SS[9:0]	Secondary Southbound Data, negative lines	10		
	SCL	Serial Presence Detect (SPD) Clock Input	1		
	SDA	SPD Data Input / Output	1		
	SA[2:0]	SPD Address Inputs, also used to select the DIMM number in the AMB	3		
FBDIMM Standard provides a single	VID[1:0]	Voltage ID: These pins must be unconnected for DDR2-based Fully Buffered DIMMs VID[0] is V <sub>DD</sub> value: OPEN = 1.8 V, GND = 1.5 V; VID[1] is V <sub>CC</sub> value: OPEN = 1.5 V, GND = 1.2 V	2		
set of VCC pins for VCC/VCCFBD	RESET	AMB reset signal	1		
	RFU	Reserved for Future Use <sup>2</sup>	16		
	V <sub>cc</sub>	AMB Core Power and AMB Channel Interface Power (1.5 Volt)	8		
FBDIMM Standard provides a single	V <sub>DD</sub>	DRAM Power and AMB DRAM I/O Power (1.8 Volt)	24		
	V <sub>TT</sub>	DRAM Address/Command/Clock Termination Power (V <sub>DD</sub> /2)	4		
set of voo pins for voo/vooQ/vooL	VDDSPD	SPD Power	1		
	Vss	Ground	80		
	33				

#### EX1028 (JEDEC FBDIMM Specification), 11
# The FBDIMM Standard Uses A Single Converter For VDD/VDDQ/VDDL

#### 2.3.1 Power-up and initialization sequence

The following sequence is required for POWER UP and Initialization.

- a) Apply power and attempt to maintain CKE below 0.2\*VDDQ and ODT<sup>\*1</sup> at a low state (all other inputs may be undefined.) The power voltage ramp time must be no greater than 20mS; and during the ramp, VDD>VDDL>VDDQ and VDD-VDDQ<0.3 volts.</li>
  - VDD, VDDL and VDDQ are driven from a single power converter output, AND
  - VTT is limited to 0.95 V max, AND
  - Vref tracks VDDQ/2.

 FBDIMM Standard provides for a single converter for VDD/VDDQ/VDDL

or

- Apply VDD without any slope reversal before or at the same time as VDDL.
- Apply VDDL without any slope reversal before or at the same time as VDDQ.
- Apply VDDQ without any slope reversal before or at the same time as VTT & Vref.

at least one of these two sets of conditions must be met.

EX1026 (JEDEC DDR2 SDRAM Specification), 9

# Petitioner's Reliance on an Alleged "Option 2" Fails To Motivate Using Separate Buck Converters For VDD/VDDQ/VDDL

# 2.3.1 Power-up and initialization sequence The following sequence is required for POWER UP and Initialization. a) Apply power and attempt to maintain CKE below 0.2\*VDDQ and ODT<sup>\*1</sup> at a low state (all other inputs may be undefined.) The power voltage ramp time must be no greater than 20mS; and during the ramp, VDD>VDDL>VDDQ and VDD-VDDQ<0.3 volts.</li> VDD, VDDL and VDDQ are driven from a single power converter output, AND VTT is limited to 0.95 V max, AND Vref tracks VDDQ/2.

or

- Apply VDD without any slope reversal before or at the same time as VDDL.
- Apply VDDL without any slope reversal before or at the same time as VDDQ.
- Apply VDDQ without any slope reversal before or at the same time as VTT & Vref.

at least one of these two sets of conditions must be met.

EX1026 (JEDEC DDR2 SDRAM Specification), 9

**Option 2** 

#### 2.3.1 Power-up and initialization sequence

The following sequence is required for POWER UP and Initialization.

- a) Apply power and attempt to maintain CKE below 0.2\*VDDQ and ODT<sup>\*1</sup> at a low state (all other inputs may be undefined.) The power voltage ramp time must be no greater than 20mS; and during the ramp, VDD>VDDL>VDDQ and VDD-VDDQ<0.3 volts.
  - VDD, VDDL and VDDQ are driven from a single power converter output, AND
  - VTT is limited to 0.95 V max, AND
  - Vref tracks VDDQ/2.
    - or
  - Apply VDD without any slope reversal before or at the same time as VDDL.
  - Apply VDDL without any slope reversal before or at the same time as VDDQ.
  - Apply VDDQ without any slope reversal before or at the same time as VTT & Vref.

at least one of these two sets of conditions must be met.

EX1026 (JEDEC DDR2 SDRAM Specification), 9

"Options" end in

periods, not "ANDs"

- Apply VDD without any slope reversal before or at the same time as VDDL.
- Apply VDDL without any slope reversal before or at the same time as VDDQ.
- Apply VDDQ without any slope reversal before or at the same time as VTT & Vref.

EX1026 (JEDEC DDR2 SDRAM Specification), 9

# <u>The Experts Agree</u>: The Industry Rejected Using Multiple Converters in FBDIMMs for VDD/VDDQ/VDDL

Andrew Wolfe Samsung's Expert SAMSUNG Q. As far as you know for the FB-DIMM designs, which option did the designers choose? A. The unmodified FB-DIMMs that I'm aware of connect VDD, VDDL and VDDQ to a single power converter output.

EX2030 (Wolfe Deposition), 133:5-9

POSITAs consistently supplied all three voltages using a single power converter.

EX2031 (Mangione-Smith Declaration), ¶90.

Patent Owner Response (918) at 25. Patent Owner Sur-Reply (918) at 17. DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

Ex. 2064, p. 41



William Mangione-Smith Netlist's Expert

# The Industry Rejected Using Multiple Converters To Supply VDD/VDDQ/VDDL or VCC/VCCFBD For Good Reasons



EX2006 (Micron Technical Note), 4

# The Industry Rejected Using Multiple Converters To Supply VDD/VDDQ/VDDL or VCC/VCCFBD For Good Reasons



William Mangione-Smith Netlist's Expert

NETLIST

It was also generally known that, for the "VDD (VDD, VDDL, 88. VDDQ)" power supply, "[t]he DDR2 device requires a single power source for primary supply voltages in order to ensure that all voltage levels track each other, especially during the power ramp." EX2006 (Micron TN-47-05), 4. It was known that "VDD (device core), VDDL (device DLL), and VDDQ (device I/O) share a single power plane with the interconnecting pins labeled as VDD," and that "[a]t the initial power-up, all supply power should be stable and meet specification within  $\leq$ 10ms." Id. Meeting such stability and timing specifications is made possible when the voltages (e.g., V<sub>DD</sub>, V<sub>DDL</sub> and V<sub>DDQ</sub>) are driven from a single power converter instead of from separate converters.

EX2031 (Mangione-Smith Declaration), ¶88.

Patent Owner Response (918) at 25. Patent Owner Sur-Reply (918) at 17.

DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

# The Industry Rejected Using Multiple Converters To Supply VDD/VDDQ/VDDL or VCC/VCCFBD For Good Reasons



William Mangione-Smith Netlist's Expert

NETLIST

that the timing requirements are met. Independent voltage sources for different

voltages would require specific control circuitry to delay and more precisely control

each voltage source's ramping rate, adding complexity and cost. The fact is that

POSITAs consistently supplied all three voltages using a single power converter.

note that Dr. Wolfe agrees. See EX2030, 133:5-134:6, 39:11-40:24. To me, this is a

EX2031 (Mangione-Smith Declaration), ¶90.

Patent Owner Response (918) at 25. Patent Owner Sur-Reply (918) at 17.

DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

Ex. 2064, p. 44

## Petitioner's Evidence of Alleged Motivations to Use Separate Converters Are Untethered to Harris



VDD, VDDL, and VDDQ are each supplied to the same devices

## Petitioner Has Not Established A POSITA Would Have Used Separate Buck Converters For VDD/VDDQ/VDDL or VCC/VCCFBD



EX1028, 11

# Petitioner Has Not Established A POSITA Would Have <u>Further</u> Modified Harris+FBDIMM With Separate Buck Converters Given <u>Space Constraints</u>

[0013] It is contemplated that local supply voltage conversion for double-rank DIMMs can be accommodated with a form factor design of approximately about one square inch (both sides of the printed circuit board), and at a component

EX1026 (Harris), [0010]







## Petitioner Has Not Established A POSITA Would Have Used Separate Buck Converters For VDD/VDDQ/VDDL or VCC/VCCFBD

#### The <u>918</u> Petition

Voltage mappings that require using separate converters for the same voltage level under Petitioner's theory

	Voltage Mappings (Grounds 1-3)		
_	<u>A</u>	<u>B</u>	<u>C</u>
"first":	$V_{DD}$ or $V_{DDQ} = 1.8V$	$V_{DD}$ , $V_{DDQ}$ , or $V_{DDL} = 1.8V$	$V_{DD}$ , $V_{DDQ}$ , or $V_{DDL} = 1.8V$
"second":	Vcc or Vccfbd=1.5V	Vcc=1.5V	Vcc or Vccfbd = 1.5V
"third":	$V_{DDL}=1.8V$	V <sub>CCFBD</sub> =1.5V	V <sub>TT</sub> =0.9V
"fourth":	VDDSPD=3.3V	VDDSPD=3.3V	VDDSPD=3.3V

# Petitioner Has Not Established A POSITA Would Have Used Separate Buck Converters For VDD/VDDQ/VDDL or VCC/VCCFBD

#### The <u>054</u> Petition

Voltage mappings that require using separate converters for the same voltage level under Petitioner's theory

	Voltage Mappings (Grounds 1-3)		
	<u>A</u>	<u>B</u>	<u>C</u>
"first":	$V_{DD}$ or $V_{DDQ} = 1.8V$	$V_{DD}$ or $V_{DDQ} = 1.8 V$	V <sub>DD</sub> or V <sub>DDQ</sub> = 1.8V
"second":	$V_{CC}$ or $V_{CCFBD} = 1.5V$	V <sub>CC</sub> =1.5V	$V_{CC}$ or $V_{CCFBD} = 1.5V$
"third":	V <sub>DDL</sub> =1.8V	V <sub>CCFBD</sub> =1.5V	VTT=0.9V

# Petitioner's Own Evidence Shows that Single Buck Converter Outputting Multiple Voltages Were Known



# Single Buck Converters Can Generate Multiple Voltages

24.6 A 4-Output Single-Inductor DC-DC Buck Converter with Self-Boosted Switch Drivers and 1.2A Total Output Current

M. Belloni<sup>1</sup>, E. Bonizzoni<sup>1</sup>, E. Kiseliovas<sup>2</sup>, P. Malcovati<sup>1</sup>, F. Maloberti<sup>1</sup>, T. Peltola<sup>2</sup>, T. Teppo<sup>2</sup>



Single-Inductor Multiple-Output Switching Converters With Time-Multiplexing Control in Discontinuous Conduction Mode

Dongsheng Ma, Student Member, IEEE, Wing-Hung Ki, Member, IEEE, Chi-Ying Tsui, Member, IEEE, and Philip K. T. Mok, Senior Member, IEEE



EX2004 at 99 (pdf page 11)

Patent Owner Sur-Reply (918) at 14. Patent Owner Response (918) at 18.

DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

# Harris Expressly Discloses Using a Single Converter to Provide Multiple Voltages



respectively. Preferably, <u>a high-frequency switching voltage</u> converter capable of generating tightly-controlled voltage levels may be implemented as the on-board VRM 102 for purposes of the present patent disclosure. For instance,

EX1023 (Harris), [0010]

# Harris' Claims Confirm a Single Module Can Supply Multiple Voltages



What is claimed is:

- 1. A memory board assembly, comprising:
- a plurality of memory devices, each receiving a first voltage path;
- a buffer for buffering data in at least a portion of said plurality of memory devices, said buffer receiving a second voltage path and a bidirectional memory controller path; and

at least one voltage regulator module for converting an externally supplied voltage level into appropriate voltage levels that power said first and second voltage paths, respectively.

EX1023 (Harris), Claim 1

## Absent <u>Further</u> Modification, Harris+FBDIMM Would Not Use Separate Converters For Each Voltage

## '918 IPR



## Absent <u>Further</u> Modification, Harris+FBDIMM Would Not Use Separate Converters For Each Voltage



# <u>Voltage Mapping C Fails</u>: Harris Does Not Generate VTT On-Module And A POSA Would Not Be Motivated to Modify Harris To Do So

#### The <u>918</u> Petition

	Voltage Mappings (Grounds 1-3)		
	<u>A</u>	B	<u>C</u>
"first":	$V_{DD}$ or $V_{DDQ} = 1.8 V$	$V_{DD}$ , $V_{DDQ}$ , or $V_{DDL} = 1.8V$	$V_{DD}$ , $V_{DDQ}$ , or $V_{DDL} = 1.8V$
"second":	$V_{CC}$ or $V_{CCFBD} = 1.5V$	V <sub>cc</sub> =1.5V	$V_{CC}$ or $V_{CCFBD} = 1.5V$
"third":	V <sub>DDL</sub> =1.8V	V <sub>CCFBD</sub> =1.5V	$V_{TT}=0.9V$
"fourth":	V <sub>DDSPD</sub> =3.3V	$V_{DDSPD}=3.3V$	$V_{DDSPD}=3.3V$

# Voltage Mapping C Fails: Harris Does Not Generate VTT On-Module And A POSA Would Not Be Motivated to Modify Harris To Do So

The <u>054</u> Petition

	Voltage Mappings (Grounds 1-3)		
	<u>A</u>	<u>B</u>	<u>C</u>
"first":	$V_{DD}$ or $V_{DDQ} = 1.8 V$	$V_{DD}$ or $V_{DDQ} = 1.8V$	$V_{DD}$ or $V_{DDQ} = 1.8V$
"second":	$V_{CC}$ or $V_{CCFBD} = 1.5V$	V <sub>CC</sub> =1.5V	$V_{CC}$ or $V_{CCFBD} = 1.5V$
"third":	V <sub>DDL</sub> =1.8V	$V_{CCFBD}=1.5V$	V <sub>TT</sub> =0.9V

# Harris Does Not Teach Or Suggest Generating VTT On-Module



EX1023 (Harris), [0012]

# A POSA Would Have Had Specific Reasons Not to Generate VTT On-Module



William Mangione-Smith Netlist's Expert



"[S]upplying VTT from the motherboard would ensure that all DIMMs connected to the same memory controller would have the same termination voltages .... This would also *eliminate undesirable ground loops* between the DIMMs, on the one hand, and between the DIMM and the motherboard, on the other hand."

EX2031 (Mangione-Smith Declaration), ¶96

"VTT supply must sink and source current.... The design complexity would favor having a single regulator for a group of DIMMs rather than one regulator per DIMM."

EX2031 (Mangione-Smith Declaration), ¶97

# A POSA Would Not Generate VTT Using A Buck Converter

### VTT was typically generated by an LDO



EX2006 (Micron Technical Note), at 7.

#### See also EX2007-2010, EX2050 (linear VTT regulators that generate VTT from VDDQ).

# There Are Specific Reasons To Use An LDO To Generate VTT



William Mangione-Smith Netlist's Expert



regulators that generate V<sub>TT</sub> from VDDQ). Indeed, LDOs are much smaller than buck converters, which requires a controller and discrete components including a larger inductor. This makes an LDO preferable in space constrained environments. LDO are also preferred when the current load is below 1A. See EX2047 [SMTsg5127fb225652] at 21 (V<sub>TT</sub> current is typically 500mA and no more than 700mA); EX0248 [MT18HTF1282FDY], p.23 (same); EX2049 [SS 143851], 20 (same); EX1040, pp.23-24, Figs.22-25 (efficiency decreases at lower currents and lower output voltage).

EX2031 (Mangione-Smith Declaration), ¶99

Patent Owner Response (918) at 29-30. DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

# Petitioner's VTT Examples are for <u>DDR1</u>, not DDR2



Patent Owner Response (918) at 40 Patent Owner Sur-Reply (918) at 30. EX1040, p. 18

DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

\*EX1003 Wolfe Decl., ¶139 Ex. 2064, p. 62

# Petitioner's VTT Examples are for <u>DDR1</u>, not DDR2



Patent Owner Response (918) at 40 Patent Owner Sur-Reply (918) at 30.

DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

\*EX1003 Wolfe Decl., ¶139 Ex. 2064, p. 63

# EX1040 and EX1041 Do Not Suggest Using Buck Converters in FBDIMMs



William Mangione-Smith Netlist's Expert



100. Dr. Wolfe relies on EX1040 and EX1041 as evidence that buck converters were used to generate V<sub>TT</sub>. EX1003, ¶ 340-341. I have confirmed that Figures 6-7 of Exhibit 1040 and Figures 2 and 4 of Exhibit 1041 depict generation of V<sub>DDO</sub> and V<sub>TT</sub> of DDR1, not DDR2. Unlike DDR2, DDR1 uses motherboard termination, and no on-die termination. EX2012, 71. Hence, DDR1 termination involves higher current, which might have made a buck converter more suitable.

EX2031 (Mangione-Smith Declaration), ¶100

Patent Owner Sur-Reply (918) at 18. DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

Ex. 2064, p. 64

## A POSA Would Not Use A Buck Converter To Generate VDDSPD, As Required By All Voltage Mappings

#### The <u>918</u> Petition

	Voltage Mappings (Grounds 1-3)		
	A	B	<u>C</u>
"first":	$V_{DD}$ or $V_{DDQ} = 1.8V$	$V_{DD}$ , $V_{DDQ}$ , or $V_{DDL} = 1.8V$	$V_{DD}$ , $V_{DDQ}$ , or $V_{DDL} = 1.8V$
"second":	Vcc or Vccfbd= 1.5V	Vcc=1.5V	Vcc or Vccfbd = 1.5V
"third":	$V_{DDL}$ =1.8V	V <sub>CCFBD</sub> =1.5V	VTT=0.9V
"fourth":	VDDSPD=3.3V	VDDSPD=3.3V	VDDSPD=3.3V

# Harris Does Not Teach Or Suggest Generating VDDSPD On-Module



EX1023 (Harris), [0012]

# A POSA Would Not Use An On-Module Buck Converter To Generate VDDSPD, As Required By All Voltage Mappings



William Mangione-Smith Netlist's Expert



- Petitioner fails to explain why a POSA would add an on-module converter for 3.3V VDDSPD when there is already a 3.3V power rail available on the motherboard.
  - "3.3V is a common power rail on the motherboard such that it can be supplied to FBDIMMs without the increased cost and problems associated with providing a regulator for each of Harris' modified FBDIMM memory boards" EX2031, ¶102.
- A POSA would understand there are reasons <u>not</u> to have multiple 3.3V regulators because the SMBus controller on the motherboard uses the same SMBus to communicate with the SPD of each FBDIMM.
  - "[I]f VDDSPD voltages are supplied by different regulators to the SMBus controller on the motherboard and individual DIMMs, they cannot track each other and would lead to communication problems when they are actually at different voltage potentials." *Id*.
- A POSA would not use a buck converter which is less efficient than an LDO.
  - "[T]he low current level required by components using VDDSPD means that buck converters would be very inefficient." EX2031, ¶103.
  - Buck converter: "efficiency less than 20% at 10mA current" Id.
  - LDO: "An LDO with a12V-input-3.3V-output would be 26% efficient." *Id*.



respectively. Preferably, a high-frequency switching voltage converter capable of generating tightly-controlled voltage levels may be implemented as the on-board VRM **102** for purposes of the present patent disclosure. For instance, multi-phase synchronous Pulse-Width Modulated (PWM) controllers, Low Drop-Out (LDO) controllers, et cetera, that are capable of accepting unregulated supply voltages in a broad range may be configured to operate as a local voltage supply for the memory module **100**A.

EX1023 (Harris), [0010].

## Petitioner Argues That General References to Step Converters Does Not Inherently Disclose Buck Converters

A Skilled Artisan would have understood at the time that a "buck 53 converter" is different from a "step-down transformer" described in the 586 Provisional. To the extent the term "transformer" is meant to cover changing the voltage by any means which produces a regulated voltage, a Skilled Artisan would have understood that a step-down regulated voltage can also be provided by means other than a "buck converter," e.g., by a linear regulator, such as a low-dropout regulator (LDO). A Skilled Artisan would have understood that an LDO is different from the claimed "buck converter." See, e.g., Ex. 1059 at 5:23-30 ("Switch mode buck converters have become popular due to two attractive features: first, they are more efficient than traditional low drop out regulators (LDO) (e.g., up to 95%) and second, they can provide relatively high currents with lower power dissipation on chip than an LDO can.").

## TOPICS

#### **GROUNDS 1-3**

Harris Does Not Receive Power Via Edge Connections

Harris Does Not Receive The Recited Signals From the Host

A POSITA Would Not Have Used the Required # of (Buck) Converters

Ground 2 ASSUMES Separate Converters To Supply Each FBDIMM-Required Voltage

A POSITA Would Not Have Replaced Harris' Redundant Power

Additional Reasons Why Dependent Claims Are Not Obvious

#### **GROUNDS 4-5**

The Recited "Memory Module" Means A Main Memory Module

Spiers' PCI Card Is Not a Main Memory Module

POSITA Would Not Use DDR2/DDR3 or Recited # of (Buck) Converters

Additional Reasons Why Dependent Claims Are Not Obvious

# Amidi Does Not Use Separate On Board Converters for DDR2 Required Voltages: VDD, VCC, VTT



EX1024 (Amidi) at FIG. 6.

While a general approach to a clock and power fault detection system provides much insight, a truth table for a specific implementation may also be useful. FIG. **13** illustrates an embodiment of a truth table. Truth table **1300** represents the values of signals to memory components of a DDR2 SDRAM memory module as would be generated to control the clock and power fault detection system and the actual memory (for write protection and refresh purposes).

EX1024 (Amidi) at 7:52-59.

## Ground 2 Still Assumes Motivation to Use Separate Converters For Each FBDIMM Required Voltage



Petition at 75.
## TOPICS

### **GROUNDS 1-3**

Harris Does Not Receive Power Via Edge Connections

Harris Does Not Receive The Recited Signals From the Host

A POSITA Would Not Have Used the Required # of (Buck) Converters

Ground 2 ASSUMES Separate Converters To Supply Each FBDIMM-Required Voltage

A POSITA Would Not Have Replaced Harris' Redundant Power

Additional Reasons Why Dependent Claims Are Not Obvious

### **GROUNDS 4-5**

The Recited "Memory Module" Means A Main Memory Module

Spiers' PCI Card Is Not a Main Memory Module

POSITA Would Not Use DDR2/DDR3 or Recited # of (Buck) Converters

Additional Reasons Why Dependent Claims Are Not Obvious

that the voltage distribution system for memory module 100B is essentially similar to the system shown in FIG. 1A, but for the redundancy implementation of local voltage conversion. A plurality of on-board VRMs 122-K, K=1, 2, . . . , N, are provided as part of the memory assembly/module 100B wherein each VRM is operable with an independent voltage supply path for locally converting an external supply voltage into appropriate local voltage levels. Reference

EX1023 (Harris), [0014]



EX1023 (Harris), FIG. 1B.

# Harris' Redundancy Implementation Provides Backup Power Using Redundant Input Voltages



William Mangione-Smith Netlist's Expert

NETLIST

107. A POSITA would understand that the purpose of Harris' redundant power sources is to switch to an alternative voltage source in response to a power loss, in a very similar manner as Amidi. Dr. Wolfe agrees. EX1003, ¶170 ("Similar

EX2031 (Mangione-Smith Declaration), ¶107

## Dr. Wolfe Agrees: Harris' Existing Redundancy Implementation is Functionally Similar to Amidi's Backup Power Supply



EX1003 (Wolfe Declaration), ¶170.

Ex. 2064, p. 76

## <u>Petition</u>: Amidi's Backup Power Supply Is Functioning "In the Same Way" As Harris' Redundant Implementation

### **The Petition**

backup when needed. EX1003, ¶170-174. This straightforward modification of

Harris's memory module in view of Amidi and the knowledge of a POSITA



simply uses a known technique (e.g., Amidi's battery backup techniques) to

improve a similar device (e.g., <u>Harris</u>'s memory module) in the same way (e.g., to

provide a backup power supply using a battery). Id., ¶175. In addition, the

Petition (918) at 55.

## A POSA Would Not Have Preferred a Battery Backup Solution To Harris' Existing Redundancy Implementation



William Mangione-Smith Netlist's Expert



- "[U]sing Amidi's battery only results in additional and unnecessary complexity, with Harris's 12V external source having to be stepped-down with a buck converter to 5V for Amidi's battery, only to then be stepped back up with a boost converter to 12V. EX2031, ¶108.
- The '918 patent notes that "batteries may require **maintenance**, may **need to be replaced**, are not environmentally friendly, and the status of batteries can be difficult to monitor." EX1001, 4:56-58; *Id*.
- "Amidi's battery backup solution would require a **substantial amount of on-board space** ...." EX2031, ¶108.
- "[A] battery backup solution would also be able to provide backup power for only a finite period of time based on the battery's capacity. This would represent an inadequate solution for power interrupts which last longer." *Id.*, ¶109.

## TOPICS

### **GROUNDS 1-3**

Harris Does Not Receive Power Via Edge Connections

Harris Does Not Receive The Recited Signals From the Host

A POSITA Would Not Have Used the Required # of (Buck) Converters

Ground 2 ASSUMES Separate Converters To Supply Each FBDIMM-Required Voltage

A POSITA Would Not Have Replaced Harris' Redundant Power

Additional Reasons Why Dependent Claims Are Not Obvious

### **GROUNDS 4-5**

The Recited "Memory Module" Means A Main Memory Module

Spiers' PCI Card Is Not a Main Memory Module

POSITA Would Not Use DDR2/DDR3 or Recited # of (Buck) Converters

Additional Reasons Why Dependent Claims Are Not Obvious

## '918 Claims 5-7, 9-13, 16-22, 24-27: Trigger Signal Produced In Response to Detecting Over-voltage



### The '918 Patent

5. The memory module of claim 1, further comprising: a voltage monitor circuit configured to monitor a power input voltage received via a second portion of the plurality of edge connections, the voltage monitor circuit configured to produce a trigger signal in response to the power input voltage having a voltage amplitude that is greater than a first threshold voltage.

# **'054 Claims 6-7, 11-12, 17, 29:** Trigger Signal Produced In Response to Detecting Over-voltage



### The '054 Patent

6. The memory module of claim 1, further comprising: a voltage monitor circuit coupled to the PCB and to a second set of edge connections of the plurality of edge connections, the voltage monitor circuit configured to monitor an input voltage received from the second set of edge connections, the voltage monitor circuit configured to produce a trigger signal in response to the input voltage having a voltage amplitude above a predetermined threshold voltage, wherein the memory module transitions from a first operable state to a second operable state in response to the trigger signal.

# **<u>Petition</u>: Harris Allegedly Teaches Detecting Over/Under Voltages**

### **The Petition**

Additionally, Harris teaches both overvoltage and undervoltage protection



of "+/- 15%." EX1023, ¶[0013]. Thus, in the combination of Ground 2, a

Petition (918) at 62



Engineering Council (JEDEC) standards. Further, since the +12V power supply is not used directly by DRAM devices or buffer/logic components of the memory assembly, a wide tolerance (e.g., around  $\pm -15\%$ ) can be accommodated, allowing low cost power distribution for system boards

EX1023 (Harris), [0013]

low cost power distribution for system boards ...." EX1023, [0013]. A POSITA

would understand that Harris' reference to "+/-15%" refers to design tolerances, not

to detecting when the input voltage happens to rise above a predetermined threshold.

EX2031 (Mangione-Smith Declaration), ¶116

And no trigger signal is produced in Harris if supply voltage exceeds design tolerance

# **<u>Petition</u>: Allegedly Well-Known to Detect Over/Under Voltages**

### **The Petition**

¶368-374. Indeed, such circuitry for *both* <u>over</u>voltage *and* <u>under</u>voltage



protection was well known and commercially available:

Petition (918) at 62

## Petitioner's Evidence Shows That Allegedly Suitable Regulators Did Not Detect Over-Voltage

Undervoltage, but no Overvoltage detection



Step-Down DC-to-DC Controller

ADP1821

## SPECIFICATIONS

 $V_{VCC} = V_{PVCC} = V_{\overline{SHDN}} = V_{FREQ} = 5 V$ , SYNC = GND. All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC).  $T_1 = -40^{\circ}$ C to  $+125^{\circ}$ C, unless otherwise specified. Typical values are at  $T_A = 25^{\circ}$ C.

#### Table 1.

SAMSUNG

Parameter	Conditions	Min	Тур	Max	Unit
POWER SUPPLY		1.1	1.00	1.2.1.2.	112
Input Voltage		3.7		5.5	V
Undervoltage Lockout Threshold	$V_{VCC}$ rising, $T_J = -40^{\circ}C$ to $+125^{\circ}C$	2.4	2.7	3.0	V
Undervoltage Lockout Threshold	$V_{VCC}$ rising, $T_A = 25^{\circ}C$	2.5	2.7	2.9	V
Undervoltage Lockout Hysteresis	Vvcc		0.1		V
Quiescent Current	lvcc + lvcc, not switching		1	2	mA
Shutdown Current	SHDN = GND			10	μΑ
Power Stage Supply Voltage		1.0		24	V

EX1078, 1, 3.

# Wide Input Voltage Tolerance Obviates the Need for Over-Voltage Detection



## High Upper Limit on Input Voltage Obviates the Need for Over-Voltage Detection



William Mangione-Smith Netlist's Expert



117. ... [V]oltage regulators that Samsung alleges are suitable for use with Harris do not detect input overvoltage, as Dr. Wolfe confirmed. See EX2030, 58:24-61:12; EX1040; EX1041.... An unregulated 12V voltage source with ±15% wide tolerance has an expected voltage range of 10.2 – 13.8V. The 28V upper limit for the converters in EX1040 is well above the 13.8V upper range. So is the 16V upper limit for the converters in EX1041. Indeed, even if the +/-15% tolerance represents only a 3-sigma process, the upper limit for the converters in EX1040 would be 26.7 sigmas away; and the upper limit for the converters in EX1041 would be 6.7 sigmas away. That means the probability that the input voltage would be above the permissible operating range of these converters is extremely low (6 sigmas means one in half a billion chance). As such, a POSITA would have no need to include input overvoltage detection for these regulators.

EX2031 (Mangione-Smith Declaration), ¶117.

## Petitioner Has Not Established Any Reason to Detect Over-Voltage in the Harris+Amidi Combination



## <u>Petition</u>: A POSA Would Allegedly Be Motivated to Switch to Amidi's Backup Power When Over-Voltage Is Detected Based On Hajeck

### **The Petition**



EX1003, ¶185-187. In particular, in the combination for Ground 3, <u>Amidi</u>'s voltage supervisory block would be modified to detect voltage anomalies and switch to the backup power not only "[i]f system supply 605 has a magnitude lower than reference voltage 675" as disclosed by <u>Amidi</u> (EX1024, 4:44-52), but also "when the voltage exceeds a certain level" as taught by <u>Hajeck</u> (EX1038,

Petition (918) at 77

DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

Ex. 2064, p. 89

## Hajeck Does Not Suggest Switching To Backup Power In Response To Detecting An Over-Voltage

Hajeck's voltage detection 48 circuit sends a "busy signal" 38 back to the host 32 to prevent the host 32 from performing write operations to the memory subsystem 30 when voltage anomalies are detected. EX1038, 3:30-57



## Hajeck Reduces The Risk Of Data Loss By Inhibiting New Write Operations, Not Switching To A Different Power Source



described below). Because new write operations are inhibited, and because the <u>charge pump continues to provide</u> a regulated power signal to the controller **40**, the possibility of data corruption (e.g., as the result of incomplete write operations) is significantly reduced. The charge pump also serves to protect the controller **40** and other circuitry from damage caused by voltage surges and spikes.

EX1038 (Hajeck), 4:3-9

Hajeck expressly continues to provide <u>regular</u> power in the event of voltage anomalies

## Hajeck Teaches to Use a Charge Pump To Protect Against Over-Voltages, Not To Switch to Backup Power



described below). Because new write operations are inhibited, and because the charge pump continues to provide a regulated power signal to the controller 40, the possibility of data corruption (e.g., as the result of incomplete write operations) is significantly reduced. The charge pump also serves to protect the controller 40 and other circuitry from damage caused by voltage surges and spikes.

EX1038 (Hajeck), 4:3-9

# Hajeck Teaches Continued Operation With Same Power Source in Over-Voltage Condition



 $V_{nv}$  supplied by the host 32. In addition, the charge pump is preferably designed to protect against sustained voltage drops; for example, in one embodiment, the charge pump is capable of maintaining  $V_{REG}$  at 5.4 volts indefinitely as long as  $V_{IN}$  exceeds 0.7 volts. The charge pump 46 thus allows the memory subsystem 30 to continue to operate during certain types of power anomalies, including brief power interruptions, spikes and sustained voltage drops. In addition, the charge pump 46 protects the controller 40 from being damaged by spikes and surges in the power signal provided by the host.

EX1038 (Hajeck), 3:6-15

# "So something like a spike would be diluted in that reservoir and would not be passed through."

EX2030 (Wolfe Deposition), 229:9-11.

Andrew Wolfe

Samsung's Expert

SAMSUNG

# "There will be some set of spikes and surges that can be absorbed by the charge pump."

EX2030 (Wolfe Deposition), 230:11-13.

Patent Owner Sur-Reply (918) at 21. DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

## None Of The References Motivate Switching To Backup Power In Response To An Over-Voltage

• Harris

- discloses only a design tolerance of +/- 15% for input voltage.
- does not disclose detecting over-voltages or switching to backup power.

## • Amidi

- discloses switching to backup power only in response to power loss.

## • Hajeck

NETLIST

- does not disclose/suggest switching to backup power in response to an overvoltage because, in that condition, it inhibits write operations while continuing to provide regular power from Hajeck's charge pump.
- discloses using a charge pump to protect against over-voltage.

The alleged desire to switch to backup power supply to avoid data loss in an overvoltage condition is not found in any of prior art references, alone or in combination.

Chen e	ed States Patent	(10) H (45) I	Patent 1 Date of	No.: Patent	US 1	1,016,918 B2 May 25, 2021
(54) FLASII-	DRAM HYBRID MEMORY MODULE	(56)		Reference	es Cited	
(71) Applicas	t: Netlist, Inc., Irvine, CA (US)		U.S.	PATENT	DOCUM	ENTS
(72) laveutor	c Chi-She Chen, Walaut, CA (US); Jeffrey C, Solomon, Irvine, CA (US); Scott II. Milton, Irvine, CA (US); Jayosh Bhakta, Cerritos, CA (US)	2,043	FOREIG	6/1936 2/1971 (Conti IN PATEN	Hanna Ahrons isued) (T.DOC)	UMENTS
(73) Assignee	Netlist, Inc., Irvine, CA (US)	12	273	7383 A2	6/2014	
(*) Notice:	Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.	KR	013	(Conti	4/1999 inued)	ONS
(21) Appl. No	.: 17/138,766	Exhibit, De	cision Der	ying Institu	tion of Im	er Partes Review, Smar
(22) Filed:	Dec. 30, 2020	Modular Technologies, Inc. v. Netlist, Inc., Case No. 413-cv-05889 YGR Document 309-3, filed Mar. 17, 2015, 23 pages.				
(65)	<b>Prior Publication Data</b>			(Conti	inued)	
US 2021	/0124701 A1 Apr. 29, 2021	Primary I (74) Atto	Craminer - rney, Agen	- Hashea at, or Firu	Farrold - Shar	ni Messinger PLLC
(63) Continue	clated U.S. Application Data tion of application No. 15/014.416. filed on	(57)		ABST	RACT	
<ul> <li>(51) Int. CL <i>G66F 13</i> <i>G66F 13</i> (52) U.S. CL CPC</li></ul>	(Cuntinued) 926 (2006.01) (Cuntinued) (Cuntinued) GAPF 1242 (2015.01); GAPF 1245 (Cuntinued) (Cuntinued) Classification Search 11232; GGP 13027; GARS 1201624; (Continued) 12422; GGP 13027; GARS 120685; (Continued)	printed cii it to a hes centrol si receive a second as regulated memory i regulated regulated regulated input volt voltage h threshold	reuit board t system 5 gnals. Fia pre-regal dd third r ac pre-regal voltage. (SDRAM) voltages voltages, age and pr wing a vv voltage. 30 Ch	I (PCB) ha or provisis st, second lated inpu- egulated '- alated inpu- synchrons of drawines of the fa- and a volta- roduces a : oltage ann alms, 22 1	wing an an of pow l, and th t voltages, at voltages, at voltages, at voltages ous dym, are coup st, secon ge monit signal in plitude t Drawing	interface that comple- ver, data, address ans hird buck converter a and produce first a converter clicuai te to provide a fourt nice random access led to one or more ad, third and fourt or circuit menitors a response to the inpu- hat is greater than i .Sheets
		C 100	C.310	,		

## The '918 Patent

10. The memory module of claim 5, the plurality of components further comprising:

a logic element including a non-volatile memory, the non-volatile memory is configured to store configuration information.

# The AMB in Harris+FBDIMM Is Alleged To Include Non-Volatile Memory

## **The Petition**

## 9. <u>Claim 10</u>

Grounds 2A-2D teach "claim 5, the plurality of components further

comprising: a logic element [e.g., logic in Harris's Buffer] including a non-volatile

memory, the non-volatile memory is configured to store configuration information

SAMSUNG

# Petitioner Has Not Established That an AMB Includes Non-Volatile Memory



Q. I'm asking you specifically whether you know whether there is any non-volatile memory in the advanced memory buffer. MR. CHANDLER: Objection. Form. THE WITNESS: I don't know whether or not there is any inside, no.

EX2030 (Wolfe Deposition), 293:1-6.

Andrew Wolfe Samsung's Expert



Ex. 2064, p. 98

# Petitioner Has Not Established That an AMB Includes Non-Volatile Memory



#### (12) United States Patent (10) Patent No : US 11 016 918 B2 Chen et al (45) Date of Patent: May 25 2021 (54) ET ASIL DRAM HVBRID MEMORY MODULE (56) References Cited (71) Applicant: Netlist, Inc., Irvine, CA (US) U.S. PATENT DOCUMENT: (72) laventors: Chi-She Chen, Walast, CA (US); 2,043,099 A 6/1936 Hanna 3,562,555 A 2/1971 Abrons Chi-She Chen, Walaut, CA (US); Jeffrey C. Solomon, Irvine, CA (US); Scett II. Milton, Irvine, CA (US); Jayesh Bhakta, Cerritos, CA (US) (Continued) FOREIGN PATENT DOCUMENTS (73) Assignce: Netlist, Inc., Irvine, CA (US) 2737383 A2 6/2014 0130873 B1 4/1999 (\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. (Continued) OTHER PUBLICATIONS (21) Appl. No.: 17/138.766 Exhibit, Decision Denving Institution of Inter Partes Review, Smi dular Technologies, Inc. v. Netlist, Inc., Case No. 413-cv-05885 (22) Filed: Dec. 30, 2020 YGR Document 309-3. filed Mar. 17, 2015, 23 mares (Continued) Prior Publication Data US 2021/0124701 A1 Apr. 29, 2021 Primary Funniner - Hashern Farmith (74) Attorney, Agent, or Firm — Shami Messinger PLI Related U.S. Application Data ABSTRACT innation of application No. 15/934.416, filed on Continuation of application of appli In cost-in ambailments a manager madula includes in entrocaments, a memory terriface that coupler circuit board (PCB) having an interface that coupler out contem for provision of power, data, address and (Continued) it to a host system for provision of power, data, addre control sizeals. First, second, and third back corr control signals. First, second, and third back converters receive a pre-ceplited inger voltage and produce first, second and third regulated voltages. A converter circuit reduces the pro-regulated inger voltage to provide a fourth regulated voltage. Synchronous dynamic random access memory (SDRAM) devices are coupled to one or more regulated voltages of the first, second, third and fourth roundard voltages and a voltage monitor circuit manimers an (Continued) SY US CL GMF 13/28 (2013.01); GMF 1/185 2013.01) GRE MER 20013.01) Continued) input voltage and produces a signal in response to the input voltage having a voltage amplitude that is greater than a threshold voltage. ield of Classification Search G06F 13/28: G06F 13/4027 G06F 13/4223; G06F 12/0638 30 Claims, 22 Drawing Sheet

## The '918 Patent

11. The memory module of claim 10, wherein, in response to the trigger signal, the logic element writes information into the non-volatile memory.

The Petition relies on the AMB as the "logic element." Pet. 67. So the AMB must write the information into non-voltage memory to satisfy the claims.

Ex. 2064, p. 100

Chen et	d States Patent	(10) Pa (45) Da	tent No.: ite of Patent	US 11,016,918 B2 : May 25, 2021
4) FLASII-D	RAM HYBRID MEMORY MODULE	(56)	Referen	res Cited
<ol> <li>Applicant:</li> </ol>	Netlist, Inc., Irvine, CA (US)		U.S. PATENT	DOCUMENTS
<ol><li>laventors:</li></ol>	Chi-She Chen, Walast, CA (US); Jeffrey C, Solomon, Irvine, CA (US); Scott IL Milton, Irvine, CA (US); Jayesh Bhakta, Cerritos, CA (US)	2,043,0 3,562,5	99 A 6/1936 55 A 2/1971 (Cont OREIGN PATER	Hanna Alzons inued) VT DOCUMENTS
3) Assignor:	Netlist, Inc., Irvine, CA (US)	TP	2737383 A2	6/2014
*) Notice:	Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.	KR	OTUER PUT	4/1999 inued) If ICATIONS
1) Appl. No.:	17/138,766	Exhibit Decis	ine Dennine Institu	tion of later Porter Review Smoo
2) Filed:	Dec. 30, 2920	Modular Tech YGR Docum	nologies, Inc. v. Net net 309-3, filed Ma	flit, Inr., Case No. 4:13-cv-05889- r. 17, 2015, 23 pages.
(5)	Prior Publication Data		(Cont	inued)
US 2021/0	124701 A1 Apr. 29, 2021	Primary Ess	aniner – Hashen	a Farrokh
Rel	ated U.S. Application Data	(74) Allorm	ry, Agent, or First	n — Shami Messinger PLLC
<li>Continuati Mar. 23, 20</li>	on of application No. 15/934,416, filed on 918, which is a continuation of application (Continued)	(57) In certain o printed circu it to a host s	ABST embodiments, a iit board (PCB) h ystem for provisi	RACT memory module includes a wing an interface that couples on of power, data, address and
51) Int. CL G06F 13/2 G06F 13/2	16 (2006.01) 18 (2006.01)	control sign receive a p second and reduces the	als. First, secon re-regulated inpu- third regulated pre-regulated inp	d, and third buck converters it voltage and produce first, voltages. A converter circuit ut voltage to provide a fourth
(12) U.S. CL CPC		regulated ve memory (SI regulated ve regulated vo	shage. Synchron DRAM) devices shages of the fi- huges, and a volu-	ous dynamic random access are coupled to one or more rst, second, third and fourth ge monitor circuit monitors an
<li>Field of C CPC 60</li>	(Common) lassification Search 6F 13/28; G06F 13/4027; G06F 13/1694; G06F 13/4223; G06F 12/0638;	input voltage voltage havi threshold vo	e and produces a ing a voltage au itage.	signal in response to the input plitude that is greater than a
	(Continued)		30 Claims, 22	Drawing Sheets
	,	1110	- 3120	

## The '054 Patent

5. The memory module of claim 4, further comprising: a controller coupled to the voltage monitor circuit; wherein, in response to the trigger signal, the controller is configured to perform one or more operations including a write operation to transfer data to non-volatile memory.

## The Petitions Rely on FBDIMM's S3 Sleep Mode



### 9. <u>Claim 10</u>

Grounds 2A-2D teach "claim 5, the plurality of components further

comprising: a logic element [e.g., logic in Harris's Buffer] including a non-volatile

memory, the non-volatile memory is configured to store configuration information

[e.g., S3 Recovery Configuration Registers as required by S3 sleep mode, EX1027,

### 10. Claim 11

Grounds 2A-2D teach "claim 10, wherein, in response to the trigger signal

[see claim 5, e.g., from a power disruption], the logic element writes information

into the non-volatile memory [e.g., S3 configuration information as discussed

above in claims 10 and 15, to allow sleep mode, thus conserving power during

Petition (918) at 67-68.

SAMSUNG

## The Petitions Rely on FBDIMM's S3 Sleep Mode



### 4. <u>Claim 5</u>

Grounds 2A-2C teach, at least under Netlist's apparent interpretation,

EX1073, p.62, "claim 4, further comprising: a controller [e.g., logic for

controlling S3 sleep mode, discussed above (pp.43-44)] *coupled to the voltage monitor circuit* [e.g., <u>Amidi</u>'s voltage supervisory block, from [4.b]]; *wherein, in response to the trigger signal* [from [4.b], indicating a power disruption], *the controller is configured to perform one or more operations including a write operation to transfer data to non-volatile memory* [e.g., S3 configuration information is stored in non-volatile memory before entering S3 sleep mode]."

EX1003, ¶322-340.

The 054 Petition

# S3 Mode Is Controlled By The Main CPU, Not The AMB



DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

Ex. 2064, p. 104

# Dr. Wolfe Confirmed: S3 Is <u>Never</u> Determined By The Memory Module

Q. So for a standard-compliant FB-DIMM, the S3 state is entered into -- determined by the host, not by the memory module itself. Fair? MR. CHANDLER: Objection to form. THE WITNESS: It's always determined by something other than the memory module. If its

EX2030 (Wolfe Deposition), 283:18-23.

Because the CPU controls when S3 mode is entered, any alleged "logic element" on the module (e.g., AMB) cannot determine to enter into the S3 state upon detecting an over-voltage condition to execute the write operation in the claimed manner.

Patent Owner Sur-Reply (918) at 23.

Andrew Wolfe

Samsung's Expert

SAMSUNG

## Petitioner Fails To Provide Any Competent Evidence That Harris+FBDIMM Could Operate In The Alleged Manner



William Mangione-Smith Netlist's Expert



39:62 & 40:13, 40:65-41:4, 41:5& 41:22-42:2. The controller for controlling S3 sleep mode, however, is in the host outside the memory module. See above. Moreover, I do not believe that the memory module can be predictably modified to also include a controller that can cause the module to enter an S3 state because S3 was traditionally "determined by something other than the memory module." EX2030, 282:22-284:25. It is also unclear how the computer system could even properly operate if the memory module were allowed to just enter S3 state by itself.

EX2031 (Mangione-Smith Declaration), ¶125.

## TOPICS

### **GROUNDS 1-3**

Harris Does Not Receive Power Via Edge Connections

Harris Does Not Receive The Recited Signals From the Host

A POSITA Would Not Have Used the Required # of (Buck) Converters

Ground 2 ASSUMES Separate Converters To Supply Each FBDIMM-Required Voltage

A POSITA Would Not Have Replaced Harris' Redundant Power

Additional Reasons Why Dependent Claims Are Not Obvious

### **GROUNDS 4-5**

The Recited "Memory Module" Means A Main Memory Module

Spiers' PCI Card Is Not a Main Memory Module

POSITA Would Not Use DDR2/DDR3 or Recited # of (Buck) Converters

Additional Reasons Why Dependent Claims Are Not Obvious

# The Challenged Claims Are Directed to a Memory Module

Chen et	al.	(10) Pate (45) Date	ent No.: e of Patent	US 11	,016,918 B2 May 25, 2021
4) FLASII-I	RAM HYBRID MEMORY MODULE	(56)	Referen	ees Cited	
71) Applicant	Netlist, Inc., Irvine, CA (US)		U.S. PATENT	DOCUM	INTS
<ol><li>laveutors:</li></ol>	Chi-She Chen, Walast, CA (US); Jeffrey C. Solomon, Irvine, CA (US); Scott IL Milton, Irvine, CA (US); Jayesh Bhakta, Cerritos, CA (US)	2,043,099 3,562,555	A 6/1936 A 2/1971 (Con	Hanna Ahrons tinued)	MENTS
<ol><li>Assigner:</li></ol>	Netlist, Inc., Irvine, CA (US)	TP	2717181 42	6204	MERITO
*) Notice:	Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.	KR	0130873 B1 (Con OTHER PU	4/1999 tinued) BLICATIC	NS
1) Appl. No.:	17/138,766	Exhibit, Decisio	n Denying Instit	ution of late	Pattes Review, Smart
2) Filed:	Dec. 30, 2020	Modular Techno YGR Document	logies, Inc. v. Ne t 309-3, filod M	tlut, Inc., Ca ur. 17, 2015,	ae No. 4 13-cv-05889- 23 pages.
55)	Prior Publication Data		(Con	tinued)	
US 2021/0	0124701 A1 Apr. 29, 2021	Primary Exan (74) Attorney	niner Hasher	n Farrokh ur — Sharr	Messineer PLLC
Rel	ated U.S. Application Data	(17)		DICT	in the second
<ol> <li>Continuati Mar. 23, 2</li> <li>Int. CL</li> </ol>	on of application No. 15/934,416, filed on 018, which is a continuation of application (Continued)	In certain en printed circuit it to a host sys control signal	abodiments, a board (PCB) h dem for provisi s. First, secon	memory aving an is icu of pow id, and thi	module includes a sterface that couples at, data, address and ad buck converters
G06F 13/ G06F 13/	86 (2006.01) 28 (2006.01)	receive a pre second and the	regulated inp hird regulated	ut voltages.	and produce first, A converter circuit to provide a fourth
2) U.S. CL CPC	(Continued) 	regulated volt memory (SDF regulated volt	tage. Synchros RAM) devices tages of the f	are coupl	nic random access ed to one or more 1 third and fourth
	(2013.01); G06P 3/0613 (2013.01); (Continued)	regulated volta input voltage a	iges, and a volt and produces a	age monito signal in r	e circuit menitors an esponse to the input
(8) Field of C CPC G	Jassification Search 16F 13/28; G06F 13/4027; G06F 13/1694; G06F 13/4223; G06F 12/0638;	voltage havin threshold volt	g a voltage au ago.	splitude th	at is greater than a
	(Continued)	1	30 Claims, 22	Drawing	Sheets
		C 1110	~ 3020		

## The '918/'054 Patents

- 1. A memory module comprising:
- a printed circuit board (PCB) having an interface configured to fit into a corresponding slot connector of a host system, the interface including a plurality of edge connections configured to couple power, data, address and control signals between the memory module and the host system;

EX1001 (Chen), Claim 1
# The '918/'054 Patents Consistently Describe Memory Modules as Connecting to The Memory Controller

#### **OVERVIEW**

Described herein is a memory module couplable to a memory controller of a host system. The memory module

EX1001, 3:66-67

In accordance with one embodiment and as shown in FIG. 4B, the FDHDIMM 400' receives control signals 408 from the MCH, where the control signals may include one or more control signals specifically for the DRAM 402' operation and one or more control signals specifically for the

EX1001, 12:44-48

FIGS. 5A and 5B are block diagrams of a memory module 500 that is couplable to a host system (not shown). The host system may be a server or any other system comprising a memory system controller or an MCH for providing and controlling the read/write access to one or more memory systems, wherein each memory system may include a plu-

(12) United States Patent

(71) Applicant: Netlist, Inc., Irvine, CA (US)

(54) FLASII-DRAM HYBRID MEMORY MODULE

rs: Chi-She Chen, Walast, CA (US); Jeffrey C. Solomon, Irvine, CA (US)

Netlist, Inc., Irvine, CA (US)

U.S.C. 154(b) by 0 days.

Prior Publication Data

far. 23, 2018, which is a continuation of application

US 2021/0124701 A1 Apr. 29, 2021

Related U.S. Application Data

(Continued)

(Continued) solfication Search 13/28; G06F 13/4027; G06F 13/1694; G06F 13/4223; G06F 12/0638;

icott II. Milton, Irvine, CA (US); layesh Bhakta, Cerritos, CA (US)

subject to any disclaimer, the term of this utent is extended or adjusted under 35

of application No. 15/934,416, filed on

Chen et al.

(10) Patent No.: US 11,016,918 B

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

(Continued)

OTHER PUBLICATIONS Exhibit, Decisien Denying Institution of fater Partes Revi Modular Technologies, Inc. v. Nethur, Inc. Case No. 4 13-VOR Document 309-3, field Mar. 17, 2015, 23 proges.

(Continued)

ABSTRACT

printed circuit board (PCB) having an interface that coupler it to a host system for provision of power, data, addeess and control signals. First, second, and third back converter receive a pre-regulated input volume and produce first

memory (SDRAM) devices are coupled to one or more regulated voltages of the first, second, third and fourt regulated voltage, and a voltage monitor circuit menitors an input voltage and produces a signal in response to the input voltage having a voltage amplitude that is greater than a threshold voltage.

30 Claims, 22 Drawing Sheet

ents, a memory module includes

Primary Examiner — Hashem Farrokh (74) Attorney, Agent, or Firm — Shami Messinger PLL

2737383 A2 6/2014 0130873 B1 4/1999 May 25, 2021

(45) Date of Patent:

2,043,099 A 6/1936 Hanna 3,562,555 A 2/1971 Abrons (Continued)

## The District Court: The Invention Is Directed to Memory Modules That Connect To the Memory Controller (i.e., Main Memory)



devices by the claims. To the contrary, as the Overview section explains, the invention "is couplable to a memory controller of a host system," '918 Patent at 3:66–67 (emphasis added), not just the host system as recited in the claims. See also id. at 1:66–67 ("[t]he present disclosure relates generally to computer memory devices"). Thus, a skilled artisan would understand a "memory" module" is distinct from, and has essential structural requirements not necessarily found in, other modular computer accessories. That includes the structure necessary to connect to a memory controller. See Memory Systems: Cache, DRAM, Disk, Dkt. No. 76-17 at 319 (depicting, in FIG. 7.6, a memory controller connected to two memory modules). Accordingly, the preambles are limiting.

EX2032 (Samsung's Objections to Claim Construction Order), 28

Patent Owner Response (918) at 2. Patent Owner Sur-Reply (918) at 1.

### The District Court: The Recited "Memory Module" Includes Structure Necessary To Connect To A Memory Controller



devices by the claims. To the contrary, as the Overview section explains, the invention "is couplable to a memory controller of a host system," '918 Patent at 3:66–67 (emphasis added), not just the host system as recited in the claims. See also id. at 1:66–67 ("[t]he present disclosure relates generally to computer memory devices"). Thus, a skilled artisan would understand a "memory" module" is distinct from, and has essential structural requirements not necessarily found in, other modular computer accessories. That includes the structure necessary to connect to a memory controller. See Memory Systems: Cache, DRAM, Disk, Dkt. No. 76-17 at 319 (depicting, in FIG. 7.6, a memory controller connected to two memory modules). Accordingly, the preambles are limiting.

EX2032 (Samsung's Objections to Claim Construction Order), 28

#### Court cited to same FIG. 7.6 of EX2034

Patent Owner Response (918) at 2. Patent Owner Sur-Reply (918) at 1.

### Memory Modules That Connect to The Memory Controller via Memory Buses Are Main Memory Modules



William Mangione-Smith Netlist's Expert



#### JEDEC-Style Memory Architecture



EX2031 (Mangione-Smith Declaration), ¶53 (citing EX2034 (Memory Systems), at 319.

# Dr. Wolfe: Main Memory Modules Connect To The Memory Controller

Andrew Wolfe Samsung's Expert



Q.	When you say <mark>"main memory modules,"</mark> what do	
you mean?		
A.	Memory modules that are designed to connect	
to the primary memory controller for the purpose of		
holding general purpose code and data in a computer		
system.		

EX2030 (Wolfe Deposition), 123:20-25.

### Petitioner Did <u>Not</u> Object To the Court's Findings On The Meaning of "Memory Module"



"A memory module"			
Defendants' Proposed Construction	Order		
Preamble is non-limiting	Preamble is limiting		
The Order erred in finding the preamble li	imiting. For the reasons stated in Samsung's claim		
Each of the claims at issue recite a structurally of	complete invention and as a result the preambles		
Each of the claims at issue reene a structurary complete invention, and as a result, the preamores			
are non-limiting statements of intended p	urpose. See Catalina Mktg. Int'l, Inc. v.		
Coolsavings.com, Inc., 289 F.3d 801, 808 (Fed. Cir. 2002) (internal citations, quotations omitted).			

EX2033 (Samsung's Objections to Claim Construction Order), 3.

Petitioner only objected to the Court's finding that the preamble is limiting, not to the Court's findings as what a "memory module means to a POSA.

# The Recited "Memory Modules" Are <u>Main Memory</u> Modules That Connect to The Memory Controller



William Mangione-Smith Netlist's Expert



and data in a computer system." EX2030, 123:14-25. I agree, and in my experience, at the time of the invention and in the context of the '918 patent, the term "memory module" would be understood by a POSITA to refer to a module that is to be inserted into a dedicated memory slots and that includes structures necessary to connect to a memory controller for use as memory. See '918, 3:66-67; see also below.

EX2031 (Mangione-Smith Declaration), ¶53.

Both the intrinsic and extrinsic evidence support interpreting "memory modules" as main memory modules that include structures to connect to a memory controller.

### TOPICS

#### **GROUNDS 1-3**

Harris Does Not Receive Power Via Edge Connections

Harris Does Not Receive The Recited Signals From the Host

A POSITA Would Not Have Used the Required # of (Buck) Converters

Ground 2 ASSUMES Separate Converters To Supply Each FBDIMM-Required Voltage

A POSITA Would Not Have Replaced Harris' Redundant Power

Additional Reasons Why Dependent Claims Are Not Obvious

#### **GROUNDS 4-5**

The Recited "Memory Module" Means A Main Memory Module

#### Spiers' PCI Card Is Not a Main Memory Module

POSITA Would Not Use DDR2/DDR3 or Recited # of (Buck) Converters

Additional Reasons Why Dependent Claims Are Not Obvious

# The Petition Relies on Spiers' PCI Card As The Recited "Memory Module"

#### The Petition

#### 2. Independent Claim 1

a) [1.a] Preamble

To the extent the preamble is limiting, Grounds 4A-4C teach "[a] memory

module comprising [e.g., Spiers's backup device 144 (below) implemented in a

PCI card including volatile memory (SDRAMs 190, yellow) and non-volatile

memory (NAND Flash 194, green), and configured to store data in a memory

system]." EX1003, ¶643-646; EX1025, ¶[0034, 37], Figs. 3, 5.

Petition (918) at 82.

SAMSUNG

DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

### **Spiers' Backup Device**



### <u>Dr. Wolfe</u>: Spiers' PCI Card Is Allegedly A "Memory Module" Because It Includes Memories Mounted On It

Andrew Wolfe Samsung's Expert



644. A Skilled Artisan would have understood that this backup device is a

"memory module" because it includes a card (PCI card) with memories mounted

on it and configured to store data received from the system, as shown in Figure 3

of Spiers reproduced below.

EX1003 (Wolfe Declaration), ¶644.

### Every Graphics Card and System on Chip Is A Memory Module Under Dr. Wolfe's Interpretation

Petition (918) at 82.

# Under Dr. Wolfe's Interpretation, These Are "Memory Modules" Because They Have Memories Mounted On Them



# Memory Module on a PCI Card is a Separate Component



# A PCI Card includes Memory Modules and Other Components



4 slots on PCI populated with 4 DIMMs



### Memory Module on a Card is a Separate Component





William Mangione-Smith

NETLIST

Q. Is the memory riser board part of that memory module?

A. No, it's not.

EX1075, 223:24-225:9 (Mangione-Smith)

N E T L I S T

- Spiers' PCI card does not connect to a memory controller (or include structure necessary to connect to a memory controller).
- Even Under Petitioner's theory, Spiers' PCI card is not a "memory module" because it is not "a circuit board that connects to a host computer that includes memory." Reply 2.

Patent Owner Response (918) at 45-47. Patent Owner Sur-Reply (918) at 23-27. DEMONSTRATIVE EXHIBIT – NOT EVIDENCE N E T L I S T

- Spiers' PCI card does not connect to a memory controller (or include structure necessary to connect to a memory controller).
- Even Under Petitioner's theory, Spiers' PCI card is not a "memory module" because it is not "a circuit board that connects to a host computer that includes memory." Reply 2.

Patent Owner Response (918) at 45-47. Patent Owner Sur-Reply (918) at 23-27. DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

# Dr. Wolfe confirmed (and the Reply does not dispute) that:

- "in the context of an ordinary microprocessors," a memory controller is "the interface that provides the timing and control signals to memory." EX2030, 213:24-214:4.
- in Spiers, the storage controller 132 does not provide timing or control signals to either the SDRAM or NAND flash on Spiers' PCI card. *Id.*, 214:17-215:24.

#### Dr. Mangione-Smith confirmed the same. EX2031, ¶129

Patent Owner Response (918) at 45. Patent Owner Sur-Reply (918) at 25.

Andrew Wolfe

Samsung's Expert

SAMSUNG

Q. What is a memory controller?

Andrew Wolfe Samsung's Expert



A. Again, it depends on context, but in the context of an ordinary microprocessor, it's the interface that provides the timing and control signals to memory.

EX2030, 213:24-214:4 (objections omitted)

Patent Owner Response (918) at 45. Patent Owner Sur-Reply (918) at 25.



FIG.3

FIG.5

Patent Owner Response (918) at 45. Patent Owner Sur-Reply (918) at 25.

 Q. Okay. So does the memory controller within the storage
controller 132 provide the timing and control signals to the NAND flash on the PCI card?

Andrew Wolfe Samsung's Expert



Q. Does the memory controller within the storage controller 132 provide the timing and control signals to the SDRAM on the PCI card?

A. No.

A. No.

EX2030, 215:14-24 (objections omitted)

Patent Owner Response (918) at 45. Patent Owner Sur-Reply (918) at 25.

## Dr. Wolfe Confirmed That Spiers' Storage Controller Is Not A Memory Controller For The Memory On The PCI Card



Neither Spiers nor Petitioner identify any other memory controller in Spiers.

Patent Owner Response (918) at 45. Patent Owner Sur-Reply (918) at 25.

DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

# Petitioner's Alleged Voltage Converters Are Not On Spiers' Memory Modules



# **Spiers' PCI Card Process Is System Memory Controller**

Q. And so the only memory controller that provides the timing and control signals to the SDRAM and the NAND flash on the PCI card is the memory controller within processor 198 on the PCI card; is that correct?

Andrew Wolfe Samsung's Expert



A. There would likely be multiple memory controllers within 198, one for the NAND flash and one for the SDRAM.

\*\*\*

Q. Okay. So the memory controllers that provide the timing and the control signals to the memories on the PCI card, are those residing within processor 198? Is that fair?

A. Yes.

EX2030, 216:2-17 (objections omitted)

Patent Owner Response (918) at 45. Patent Owner Sur-Reply (918) at 25.

## **Spiers' Converters Are Not On The Memory Modules**

#### RED:

Memory controller for the PCI card memories in processor 198

<u>Blue</u>: Spiers' memory modules

<u>Green</u>: Alleged converters



FIG.5

Patent Owner Response (918) at 45. Patent Owner Sur-Reply (918) at 25.

# Dr. Wolfe confirmed (and the Reply does not dispute) that:

Andrew Wolfe Samsung's Expert



 the memory controllers that provide the timing and control signals to the memory on Spiers' PCI card reside only in the microprocessor 198 on the PCI card.

EX2030, 216:2-17, 214:6-10

#### Dr. Mangione-Smith confirmed the same. EX2031, ¶129

Patent Owner Response (918) at 45. Patent Owner Sur-Reply (918) at 25.

DEMONSTRATIVE EXHIBIT - NOT EVIDENCE

Q. And so the only memory controller that provides the timing and control signals to the SDRAM and the NAND flash on the PCI card is the memory controller within processor 198 on the PCI card; is that correct?

Andrew Wolfe Samsung's Expert



A. There would likely be multiple memory controllers within 198, one for the NAND flash and one for the SDRAM.

\*\*\*

Q. Okay. So the memory controllers that provide the timing and the control signals to the memories on the PCI card, are those residing within processor 198? Is that fair?

A. Yes.

EX2030, 216:2-17 (objections omitted)

Patent Owner Response (918) at 45. Patent Owner Sur-Reply (918) at 25.

# The Memory Controllers For Spiers' Memories Reside On The PCI Card



Because Spiers' PCI Card contains onboard memory controllers, Spiers' PCI card is not a "memory module" because it does not connect to a memory controller (nor need to)

Patent Owner Response (918) at 45. Patent Owner Sur-Reply (918) at 25.

DEMONSTRATIVE EXHIBIT – NOT EVIDENCE



- Spiers' PCI card does not connect to a memory controller (or include structure necessary to connect to a memory controller).
- Even under Petitioner's new reply theory, Spiers's PCI card is not a "memory module" because it is not "a circuit board that connects to a host computer that includes memory." Reply (054) at 2.

"Netlist misleadingly quotes statements by Dr. Wolfe about "*main* memory modules," POR 3-4, but Dr. Wolfe explained that in the context of *this* patent, a "memory module" is *not* limited to main memory or to any specific connection, EX2060, 125:12-127:13 ("memory module" is "a circuit board that connects to a host computer that includes memory"); *see also* EX2056, 100:15-101:19 (similar)."

Reply (054) at 2.

### Spiers' PCI Card Is Not a "Memory Module"

In Spier's PCI card, the memory is included on the separate SDRAM/NAND module cards, not on the PCI card.



4 slots on PCI populated with 4 DIMMs

Patent Owner Sur-Reply (918) at 23-24. DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

NETLIST

# Spiers' PCI Card Is Not a "Memory Module"





#### The "memory module" is the NVDIMM, not the PCI card).

Patent Owner Response (918) at 47. Patent Owner Sur-Reply (918) at 24.

NETLIST

DEMONSTRATIVE EXHIBIT - NOT EVIDENCE

### Spiers-Type PCI Cards Were Known To Include Onboard Memory Controllers And DIMM Slots



Spiers' PCI card is no more a memory module than a graphics card containing DRAM memory, a motherboard having memory slots filled by DIMMs, or a computer with DRAM modules.

Patent Owner Response (918) at 46 Patent Owner Sur-Reply (918) at 26.

NETLIST

# AMBs Do Not Satisfy Petitioner's Definition of Memory Controller



Andrew Wolfe Samsung's Expert



- Q. What is a memory controller?
- A. Again, it depends on context, but in the context of an ordinary microprocessor, it's the interface that provides the timing and control signals to memory.

Reply (918) at 25 Patent Owner Sur-Reply (918) at 26.

# AMBs Do Not Satisfy Petitioner's Definition of Memory Controller



# Dr. Wolfe confirmed that:

 "the memory controllers that provide the timing and control signals to the memory on Spiers' PCI card reside only in the microprocessor 198 on the PCI card."

EX2030, 216:2-17, 214:6-10

Reply (918) at 25 Patent Owner Response (918) at 45. Patent Owner Sur-Reply (918) at 25-26. Petitioner's Reply Argument Fails: Unlike Spiers' PCI Card, The PCI Riser Board Does Not Have A Memory



EX1075 (Mangione-Smith) 223:24-225:9 (discussing EX2101, p.14, "Q: Is the memory riser board part of that memory module? A: No, it's not.").

Reply (918) at 25 Patent Owner Sur-Reply (918) at 26-27.

DEMONSTRATIVE EXHIBIT - NOT EVIDENCE
### TOPICS

### **GROUNDS 1-3**

Harris Does Not Receive Power Via Edge Connections

Harris Does Not Receive The Recited Signals From the Host

A POSITA Would Not Have Used the Required # of (Buck) Converters

Ground 2 ASSUMES Separate Converters To Supply Each FBDIMM-Required Voltage

A POSITA Would Not Have Replaced Harris' Redundant Power

Additional Reasons Why Dependent Claims Are Not Obvious

### **GROUNDS 4-5**

The Recited "Memory Module" Means A Main Memory Module

Spiers' PCI Card Is Not a Main Memory Module

**POSITA Would Not Use DDR2/DDR3 or Recited # of (Buck) Converters** 

Additional Reasons Why Dependent Claims Are Not Obvious

DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

Ex. 2064, p. 145

### Ground 4 Requires Modifying Spiers With DDR2/DDR3 Modules



### Ground 4 Requires Modifying Spiers With DDR2/DDR3 Modules



### **VTT Termination is On a DIMM**

# JEDEC STANDARD

FBDIMM: Advanced Memory Buffer (AMB)

#### 3.3 Command / Address Outputs

The DDR2 command and address signals are terminated to 0.9V on the DIMM. In order to reduce power, this termination is performed using series resistors to a Vtt power supply, which is generated by voltage regulators on the system board and provided to the DIMM via connector pins. This power supply must be capable of sourcing and syncing current.

EX 1027, at 20.

# Petition Incorporates JEDEC Specifications Into Grounds 4/5

### DDR2/DDR3 not in proposed combinations

B. Identification of Challenge (§42.104(b))

Petitioner challenges claims 1-30 of the 918 Patent as follows:

Ground	Claims Challenged	35 U.S.C. §	References
1	1-3, 8, 14-15, 23	103(a)	Harris + FBDIMM Standards
2	1-30	103(a)	Ground 1 + Amidi
3	1-30	103(a)	Ground 2 + <u>Hajeck</u>
4	1-30	103(a)	Spiers+Amidi
5	1-30	103(a)	Ground 4 + <u>Hajeck</u>

a fourth voltage amplitude ["4th"/"fourth" below]," when backup device 144 is

implemented with DDR3 or DDR2 DRAMs as shown in Voltage Mappings A and

B-C, respectively, below:

Ground 4: Spiers in view of Amidi, with DDR2 or DDR3 DRAMs



660. As previously explained, a Skilled Artisan would understand that JESD79-3A specifies a VDD/VDDQ power supply voltage of 1.5 volts for DDR3 DRAMs (i.e., the "first regulated voltage" for Mapping A of Grounds 4 and 5). Ex. 1046 at p.10. Similarly, she would understand that JESD79-2B specifies a VDD/VDDQ of 1.8 volts for DDR2 DRAMs (i.e., the "first regulated voltage" for Mappings B and C of Grounds 4 and 5). Ex. 1026 at p.7.

EX 1003 (Wolfe), ¶660.

### Spiers' Discloses SDRAM On A PCI Card



- Discloses only 3.3V and 1.8V (processor)
- 3.3V for SDR SDRAM and NAND

### Spiers' Discloses Only 3.3V and 1.8V



FIG.5

EX1005 (Spiers) at Fig. 5.

Patent Owner's argument assumes that Spiers is limited to a PCI interface, but a PCI backup device is described as one embodiment in Spiers. Ex.  $1025 \ \mbox{\ }19$ . Spiers also discloses an "interface 152" in more general terms, which does not appear limited to a PCI interface. *Id.*  $\ \mbox{\ }36$ . Patent Institution Decision (918) at 44.

Petitioner does not rely on the FIG. 4 embodiment for any independent claims

[0036] Referring now to FIG. 4, a block diagram illustration of a backup device 144 of an embodiment is now described. In this embodiment, the backup device comprises an interface 152, a backup device processor 156, a volatile memory 160, a non-volatile memory 164, and a power supply 168. The interface 152 may be any type of interface and is utilized to communicate with the storage controller 132. The interface 152 is connected to the processor 156. which controls operations within the backup device 144. Connected to the processor 156 are the volatile memory 160 and the non-volatile memory 164. The volatile memory 160. in one embodiment, is SDRAM utilized to store data from the storage controller 132 during typical write operations. The non-volatile memory 164, in one embodiment, is flash memory, and is utilized in the event of a power failure detection. As is understood, flash memory is a type of nonvolatile memory that may be erased and reprogrammed in units of memory referred to as blocks or pages. The processor 156, in this embodiment, upon detecting a power failure, switches the backup device 144 to the power supply 168, and moves the data in the volatile memory 160 to the non-volatile memory 164. After the data from the volatile memory 160 is stored in the non-volatile memory 164, the processor 156 shuts down the backup device 144. The power supply 168, in one embodiment, includes one or more capacitors that are charged when the backup device 144 is powered up. In the event of a power interruption, the backup device 144 receives power from the capacitor(s) when moving the data. After the data is securely stored in the non-volatile memory 164, the power is switched off from the capacitor(s). In another embodiment, the power supply 168 includes one or more batteries. As will be understood, any type of power supply 168 may be utilized, so long as power may be supplied to the backup device 144 for a sufficient time period to move the data to the non-volatile memory

164. EX1025 (Spiers) at [0036].

DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

### Spiers' PCI interface Is The Data Transfer Bottleneck – No Reason To Use Faster DDR2/DDR3 In Place of Spiers' SDRAM



William Mangione-Smith Netlist's Expert



145. As such, during a power failure (or during data restore), the rate at which data is transferred from the SDRAM to the NAND is not limited by the SDRAMs. Therefore, for both data transfer between the host and SDRAM via the PCI interface during normal operation, as well as data transfer between SDRAM and NVRAM during power interruption, the <u>bottleneck in data transfer is not SDRAMs</u>.

EX2031 (Mangione-Smith Declaration), ¶145.

The Reply does not dispute Dr. Mangione-Smith's detailed calculations (EX1003, ¶¶141-145) showing that Spiers' PCI interface was the bottleneck for data transfer

### Dr. Mangione-Smith's Detailed Unrebutted Detailed Calculations Showing Spiers' PCI Interface Is The Bottleneck For Data Transfer



William Mangione-Smith Netlist's Expert



142. Given that the clock speed of PCI is up to 66 MHz, a 66MHz PCI card having a 64-bit wide bus<sup>7</sup> has a peak data transfer rate of 528 MB/s, because there are 8 bits per byte, so 64 bits equals 64/8 = 8 bytes. So, if we transmit 8 bytes at the rate of 66 MHz, this translates to a peak data transfer rate of 66M transfers/s  $\times$  8 byte/transfer = 528 MB/s. See EX2016 [2006 EURESYS Tech Notes] at 4 (66MHz, 64 bit PCI card, the maximum for a PCI card, has a peak data rate of 528 MB/s and a practical data rate of 360 MB/s). Some references put the peak transfer rate at a slightly higher value of 532 MB/s. EX2029 at 6. This is because 66MHz is not a precise number; and the actual clock speed is slightly higher.

EX2031 (Mangione-Smith Declaration), ¶142.

### Continue Dr. Mangione-Smith's Detailed Unrebutted Detailed Calculations Showing Spiers' PCI Interface Is The Bottleneck For Data Transfer



William Mangione-Smith Netlist's Expert

NETLIST

143. Compared to PCI bus peak transfer rate of 528 MB/s, at the time of the invention, SDRAMs were operating in the range of 66-166 MHz. See EX2012 [NXP 2007 Note] (describing 66-133 MHz SDRAMs); EX2014 [Qimonda PC166 datasheets] at 3 (166MHz SDRAMs); EX2017 [Qimonda] at 3 (same). These clock rates correspond to maximum transfer rates of 533-1328 MB/s. This is obtained by multiplying the SDRAM operating speed (i.e. 66.66<sup>8</sup>- 166 MHz) by 8, since 8 bytes are transmitted in each transfer. See EX2012 [BeyondBits2article17.pdf (nxp.com)], Table 1) (maximum transfer rates for PC66, PC100 and PC133 SDRAMs are 533 MB/s, 800 MB/s and 1066 MB/s respectively, or 8 times the clock rates); EX2018 [Transcend FAO296] (100-166MHz SDRAM provides data transfer rate of 0.8-1.3 GB/s or 800-1300 MB/s). As such, Spiers' SDR SDRAM's data rate would exceed that of Spiers' PCI interface. That is, when data is transferred between a host and SDRAM via PCI, the bottleneck is at the PCI interface and not at the SDR SDRAMs.

### Continue Dr. Mangione-Smith's Detailed Unrebutted Detailed Calculations Showing Spiers' PCI Interface Is The Bottleneck For Data Transfer



William Mangione-Smith Netlist's Expert

NETLIST

144. I also note that SDRAM's data rate also far exceeds that of NAND flash. For example, according to Petitioner's submitted evidence, NAND flash can program "[t]he content of each 2,112-byte page ... in 300µs." EX1049, p. 7. This

translates to a data rate of about 7 MB/s, i.e., 2,112 byte  $\div 300 \mu s = 7 MB/s$ ).

145. As such, during a power failure (or during data restore), the rate at which data is transferred from the SDRAM to the NAND is not limited by the SDRAMs. Therefore, for both data transfer between the host and SDRAM via the PCI interface during normal operation, as well as data transfer between SDRAM and NVRAM during power interruption, the bottleneck in data transfer is not SDRAMs.

EX2031 (Mangione-Smith Declaration), ¶144-145.



### **Typical Applications of DDRx Memories**

Market analyses indicate that DDR is currently utilized in over 50 percent of all electronic systems, and usage is expected to increase to 80 percent over the next several years. DDR is not, and will never be, an "all things to all designs" technology. DDR memory is well suited for those designs that have a high read to write ratio. Quad-data-rate memory, for example, is designed for applications that require a 50 percent read/write ratio.

EX2012, p. 73

### Spiers' Application Has High Write-to-Read Ratio



William Mangione-Smith Netlist's Expert



147. DDR2/DDR3 is not an "all things to all designs technology," but was specifically designed for high *read-to-write* ratio applications. See EX2012 [BeyondBits2article17.pdf (nxp.com)] at 73 ("DDR memory is well suited for those designs that have a high read to write ratio.") In contrast, Spiers' application has high write-to-read ratio, or a *low read-to-write ratio*. First, writes to SDRAM in

EX2031 (Mangione-Smith Declaration), ¶147.

• Dr. Mangione-Smith explained that Spiers' SDRAM is only read in case of a restore or a power interruption (which is rare), but writes occur with every system write (which is frequent). Id., ¶147

Patent Owner Response (918) at 58-59. DEMONSTRATIVE EXHIBIT – NOT EVIDENCE

### Spiers' Application Has A High Write-to-Read Ratio

# Spiers' sends all received data to be stored (written) to the backup device



[0040] Referring now to the flow chart diagram of FIG. 6, the operational steps performed by a NAS device of an embodiment of the present invention are now described. In this embodiment, the NAS device receives data to be stored from an application, as noted at block 250. At block 254, the NAS device sends a command to the backup device to store the data. The NAS device, at block 258, determines if the

# Spiers' reads SDRAM data only to restore (e.g, following power failure)



**[0054]** Referring now to **FIG. 14**, the operational steps performed by the backup device upon detection of a power failure are now described. As discussed previously, the

## **Petitioner's New PCI-X Reply Argument**

N E T L I S T

- The Petition's analysis and Spiers' disclosure are specific to PCI, and neither mentions PCI-X.
- Requires a new modification of Spiers, which is impermissible
- Even with an improper new modification of Spiers to use PCI-X, there is no evidence showing all limitations are met with <u>PCI-X</u>.
  - Dr. Wolfe provides details only about how a <u>PCI</u> bus satisfies various limitations. EX1003, ¶¶604-608

### Petitioner Only Suggests Incorporating Regulators On The PCI Card, Not On The DDR2/DDR3 Memory Modules



Ex. 2064, p. 162

# No Reason for Buck Converter for VTT

#### Petition at 90

"[I]t would have been obvious to a POSITA to use "buck converter[s]" to provide each of these regulated voltages from the +5V power supply in order to achieve high efficiency, reliability, and flexible power conversion, as discussed previously."

- Cited EX1046, p.109 and EX1026, p.7 "relate to when there is AC output measurement and/or device-under-test condition"
  - VTT can also be generated via passive termination (no regulator used) (FBDIMM used VTT for power saving)
- Cited FBDIMM not suitable for PCI (Spiers' 4 memory modules would require more than 35W if FBDIMM, while PCI card can only provide up to 25W)(EX1031, p. 137; EX2047, p. 20; EX2031, ¶150)
- Commercially available dual buck for DDR1, not DDR2/DDR3 VDD & VTT
  - EX1047: DDR1 VTT termination, but DDR2/DDR3 uses on-dietermination, not motherboard termination as in DDR1



VDD, VDDL, and VDDQ are each supplied to the same devices

# No Need for Multiple Buck Converters for 1.8V and 1.5V



EX1048, 2 (shows two buck converters, each with its own inductor).

# Evidence Shows Using LDO for 5V-1.8V and 5V-3.3 Conversion



The Petition

	Voltage Mappings (Grounds 4-5)			
	A	B	<u>C</u>	
"first":	$V_{DD}/V_{DDQ}{=}1.5V$	$V_{\text{DD}}/V_{\text{DDQ}}{=}1.8V$	$V_{DD}/V_{DDQ}{=}1.8V$	
"second":	V <sub>CCFPGA</sub> =1.8V	$V_{CCFPGA}$ =1.8V	V <sub>CCFPGA</sub> =1.8V	
"third":	V <sub>TT</sub> =0.75V	$V_{TT}=0.9V$	Vcc=3.3V	
"fourth":	$V_{\rm CC}$ or $V_{\rm CCO} = 3.3 V$	$V_{CC}$ or $V_{CCO} = 3.3V$	V <sub>cco</sub> =3.3V	

"it would have been obvious to a POSITA to use "buck converter[s]" to provide each of these regulated voltages from the +5V power supply in order to achieve high efficiency, reliability, and flexible power conversion ...."

Petition at 87.90.

EX1062 at 14.

# **Buck Converter Unsuitable for 5V-3.3V Backup Regulator**

### <u>Unrebutted</u>:

- Voltage oscillation in low load condition (EX2021, 5; EX2031, ¶¶157-159)
- Start-up time too long to maintain the content in the DRAM cells
  - Dr. Wolfe admits that "the start time of a buck converter ... may be thousands of microseconds."
    EX1003, ¶818; EX1041, 10 (buck converter initialization and soft start measured "in seconds");
    EX2022
  - SDRAM's standard refresh rate, however, is 15.6μs. EX2025, 1; EX2031, ¶176

### Petitioner's own evidence also shows buck converters are unsuitable:

- EX1048 has an "Input Voltage Range" of "4.5 to 13.2V."
- During backup, super-cap's voltage may drop below 4.5V, at which point buck converter would stop operating. EX2031, ¶164 (voltage drops during super-cap discharge)
- LDO would operate for entire 3.3V-5V range (EX2031, ¶159)(LDO operation not impacted by low voltage)

### TOPICS

### **GROUNDS 1-3**

Harris Does Not Receive Power Via Edge Connections

Harris Does Not Receive The Recited Signals From the Host

A POSITA Would Not Have Used the Required # of (Buck) Converters

Ground 2 ASSUMES Separate Converters To Supply Each FBDIMM-Required Voltage

A POSITA Would Not Have Replaced Harris' Redundant Power

Additional Reasons Why Dependent Claims Are Not Obvious

### **GROUNDS 4-5**

The Recited "Memory Module" Means A Main Memory Module

Spiers' PCI Card Is Not a Main Memory Module

POSITA Would Not Use DDR2/DDR3 or Recited # of (Buck) Converters

Additional Reasons Why Dependent Claims Are Not Obvious

### Dependent Claim 13 – Dr. Wolfe Relies On The +5V PCI Supply Voltage During Normal Operation

13. The memory module of claim 5, wherein the power input voltage is coupled to the first, second, and third buck converters and the converter circuit.

863. For the reasons discussed above with reference to claim limitations [1.c] ("a first buck converter ..."), [1.d] ("a second buck converter ..."), [1.e] ("a third buck converter ...."), [1.f] ("a converter circuit ....") and claim 5, Spiers in view of Amidi teaches and discloses to a Skilled Artisan that the +5V power input voltage is coupled to the "first," "second," and "third buck converter[s]" and the "converter circuit" when the voltage amplitude of the input voltage is in a normal operating range. Supra ¶655-666 (claim limitation [1.c]), ¶668-676 (claim limitation [1.d]), ¶677-687 (claim limitation [1.e]), ¶689-700 (claim limitation [1.f]), ¶764-780 (claim 5).

EX1003, ¶863.

## Dr. Wolfe's Analysis of Claim 13 Is Inconsistent With His Voltage Mappings

Dr. Wolfe's reliance on Spiers' +5V PCI supply voltage for the "power input voltage" of claim 13 is inconsistent with the voltage mappings below, where the power supply Element 168 is used during **power failure**. EX1003, ¶¶ 657-659; EX1025, [0036].



### Dependent Claims 5-7, 8-14, 16-22, 24-27, 30 Are <u>Not</u> Obvious

- Same reason as for Ground 1-3
- Input over-voltage not an anomaly that would have caused DRAM data loss
  - Upper limit for converters' input voltage is much higher than the expected tolerance range
- Hajeck's charge pump continues to operate when over-voltage occurs