

<b>Ordering Information</b>			
<b>Part Numbers</b>	<b>Description</b>	<b>AMB Vendor</b>	<b>Device Vendor</b>
SG5127FBD225652-SA	512Mx72 (4GB), DDR2, 240-pin Fully Buffered DIMM, ECC, 512Mx4 Based (Stacked - two 256Mx4), PC2-5300, DDR2-667-555, 30.35mm, Green Module (RoHS Compliant). Label: 4GB 2Rx4 PC2-5300F-555-11-D_*	IDT, Rev. A1.5 AMB0480A5RJ	Samsung, Rev. A K4T2G264QA-ZCE6

\* This character defines PCB revision.

(All specifications of this module are subject to change without notice.)

Corporate Headquarters: P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com

## Revision History

- **March 20, 2007**  
Datasheet released.

## 4GByte (512Mx72) DDR2 SDRAM Module - 512Mx4 Based (Stacked - two 256Mx4) 240-pin Fully Buffered DIMM, ECC

**Features:**

Device Speed	CL (Device)	Cycle Time	Link Speed
DDR2-667	3.0/4.0/5.0	3.0ns	4.0Gb/s

- High-Speed differential PTP link between Controller & AMB
- SMBus Interface access to AMB Configuration Registers
- AMB allows upto 8 Double-Rank DIMMs/Channel (288 devices) Transparent Mode for DRAM Test
- MEMBIST and IBIST Test Functions
- $V_{DD} = V_{DDQ} = 1.8V \pm 0.1V$  (for DDR2 SDRAM)
- $V_{CC} = 1.5V \pm 0.045V$  (for AMB)
- $V_{TT} = 0.9V \pm 0.036V$  (DRAM Interface Termination)
- $V_{DDSPD} = 3.3V \pm 0.3V$
- Dual Rank Module (JEDEC Raw Card "D")
- Lead Finish : Gold

**FBD/AMB Specifications:**

Fully Buffered DIMM (FBD) provides a high memory bandwidth, large capacity channel solution that has a narrow host interface. Fully Buffered DIMMs use commodity DRAMs isolated from the channel behind a buffer (AMB) on the DIMM. The memory capacity is 288 devices per channel and total memory capacity scales with DRAM bit density. Currently, FBD/AMB specification is broken-out into the following specifications:

1. **FBD Design Specification:** This specification defines the electrical and mechanical requirements for 240-pin, PC2-4200/PC2-5300/PC2-6400, 72 bit-wide, Fully Buffered Double Data Rate Synchronous DRAM Dual In-Line Memory Modules (DDR2 SDRAM FBDs).
2. **FBD Architecture and Protocol Specification:** This specification covers Overview, Channel Initialization, Channel Protocol, and Reliability, Availability, and Serviceability (RAS) features of FBDIMM architecture.
3. **FBD AMB Specification:** The Advanced Memory Buffer allows buffering of memory traffic to support large memory capacities. This specification covers information about various AMB interfaces (Channel/DRAM), Test & Initialization functions, SMBus Interface, Clocking, Registers, etc.
4. **FBD High-Speed Differential PTP Link Specification:** This specification defines the high-speed differential point-to-point signaling link for FB-DIMM, operating at the buffer supply voltage of 1.5V that is provided at the FBDIMM connector. This specification also applies to FBD host chips which may operate with a different supply voltage. The link consists of a transmitter and a receiver and the interconnect in between them. The transmitter sends serialized bits into a lane and the receiver accepts the electrical signals of the serialized bits and transforms them into a serialized bit-stream. The link utilizes a derived clock approach and transmitter de-emphasis to compensate for channel loss characteristics.
5. **FBD SPD Specification:** This specification describes the Serial Presence Detect (SPD) values for FBD.
6. **FBD DFx Specification:** The FB-DIMM DFx spec covers Design for Test (DFT), Design for Manufacturing (DFM) and Design for Validation (DFV) requirements and implementation guidelines for Fully Buffered DIMM technology.



**DDR2 240-Pin FB-DIMM Pin List**

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>DD</sub>	31	PN3	61	PN9#	91	PS9#	121	V <sub>DD</sub>	151	SN3	181	SN9#	211	SS9#
2	V <sub>DD</sub>	32	PN3#	62	V <sub>SS</sub>	92	V <sub>SS</sub>	122	V <sub>DD</sub>	152	SN3#	182	V <sub>SS</sub>	212	V <sub>SS</sub>
3	V <sub>DD</sub>	33	V <sub>SS</sub>	63	PN10	93	PS5	123	V <sub>DD</sub>	153	V <sub>SS</sub>	183	SN10	213	SS5
4	V <sub>SS</sub>	34	PN4	64	PN10#	94	PS5#	124	V <sub>SS</sub>	154	SN4	184	SN10#	214	SS5#
5	V <sub>DD</sub>	35	PN4#	65	V <sub>SS</sub>	95	V <sub>SS</sub>	125	V <sub>DD</sub>	155	SN4#	185	V <sub>SS</sub>	215	V <sub>SS</sub>
6	V <sub>DD</sub>	36	V <sub>SS</sub>	66	PN11	96	PS6	126	V <sub>DD</sub>	156	V <sub>SS</sub>	186	SN11	216	SS6
7	V <sub>DD</sub>	37	PN5	67	PN11#	97	PS6#	127	V <sub>DD</sub>	157	SN5	187	SN11#	217	SS6#
8	V <sub>SS</sub>	38	PN5#	68	V <sub>SS</sub>	98	V <sub>SS</sub>	128	V <sub>SS</sub>	158	SN5#	188	V <sub>SS</sub>	218	V <sub>SS</sub>
9	V <sub>CC</sub>	39	V <sub>SS</sub>	69	V <sub>SS</sub>	99	PS7	129	V <sub>CC</sub>	159	V <sub>SS</sub>	189	V <sub>SS</sub>	219	SS7
10	V <sub>CC</sub>	40	PN13	70	PS0	100	PS7#	130	V <sub>CC</sub>	160	SN13	190	SS0	220	SS7#
11	V <sub>SS</sub>	41	PN13#	71	PS0#	101	V <sub>SS</sub>	131	V <sub>SS</sub>	161	SN13#	191	SS0#	221	V <sub>SS</sub>
12	V <sub>CC</sub>	42	V <sub>SS</sub>	72	V <sub>SS</sub>	102	PS8	132	V <sub>CC</sub>	162	V <sub>SS</sub>	192	V <sub>SS</sub>	222	SS8
13	V <sub>CC</sub>	43	V <sub>SS</sub>	73	PS1	103	PS8#	133	V <sub>CC</sub>	163	V <sub>SS</sub>	193	SS1	223	SS8#
14	V <sub>SS</sub>	44	RFU	74	PS1#	104	V <sub>SS</sub>	134	V <sub>SS</sub>	164	RFU	194	SS1#	224	V <sub>SS</sub>
15	V <sub>TT</sub>	45	RFU	75	V <sub>SS</sub>	105	RFU	135	V <sub>TT</sub>	165	RFU	195	V <sub>SS</sub>	225	RFU
16	VID1	46	V <sub>SS</sub>	76	PS2	106	RFU	136	VID0	166	V <sub>SS</sub>	196	SS2	226	RFU
17	RESET#	47	V <sub>SS</sub>	77	PS2#	107	V <sub>SS</sub>	137	DNU/M_Test	167	V <sub>SS</sub>	197	SS2#	227	V <sub>SS</sub>
18	V <sub>SS</sub>	48	PN12	78	V <sub>SS</sub>	108	V <sub>DD</sub>	138	V <sub>SS</sub>	168	SN12	198	V <sub>SS</sub>	228	SCK
19	RFU	49	PN12#	79	PS3	109	V <sub>DD</sub>	139	RFU	169	SN12#	199	SS3	229	SCK#
20	RFU	50	V <sub>SS</sub>	80	PS3#	110	V <sub>SS</sub>	140	RFU	170	V <sub>SS</sub>	200	SS3#	230	V <sub>SS</sub>
21	V <sub>SS</sub>	51	PN6	81	V <sub>SS</sub>	111	V <sub>DD</sub>	141	V <sub>SS</sub>	171	SN6	201	V <sub>SS</sub>	231	V <sub>DD</sub>
22	PN0	52	PN6#	82	PS4	112	V <sub>DD</sub>	142	SN0	172	SN6#	202	SS4	232	V <sub>DD</sub>
23	PN0#	53	V <sub>SS</sub>	83	PS4#	113	V <sub>DD</sub>	143	SN0#	173	V <sub>SS</sub>	203	SS4#	233	V <sub>DD</sub>
24	V <sub>SS</sub>	54	PN7	84	V <sub>SS</sub>	114	V <sub>SS</sub>	144	V <sub>SS</sub>	174	SN7	204	V <sub>SS</sub>	234	V <sub>SS</sub>
25	PN1	55	PN7#	85	V <sub>SS</sub>	115	V <sub>DD</sub>	145	SN1	175	SN7#	205	V <sub>SS</sub>	235	V <sub>DD</sub>
26	PN1#	56	V <sub>SS</sub>	86	RFU	116	V <sub>DD</sub>	146	SN1#	176	V <sub>SS</sub>	206	RFU	236	V <sub>DD</sub>
27	V <sub>SS</sub>	57	PN8	87	RFU	117	V <sub>TT</sub>	147	V <sub>SS</sub>	177	SN8	207	RFU	237	V <sub>TT</sub>
28	PN2	58	PN8#	88	V <sub>SS</sub>	118	SA2	148	SN2	178	SN8#	208	V <sub>SS</sub>	238	V <sub>DDSPD</sub>
29	PN2#	59	V <sub>SS</sub>	89	V <sub>SS</sub>	119	SDA	149	SN2#	179	V <sub>SS</sub>	209	V <sub>SS</sub>	239	SA0
30	V <sub>SS</sub>	60	PN9	90	PS9	120	SCL	150	V <sub>SS</sub>	180	SN9	210	SS9	240	SA1

**Pin Description:**
**DIMM Connector Pin Description**

Symbol	Type	Polarity	Function
SCK	Input	Positive Edge	Positive line of the differential pair of system clock inputs.
SCK#	Input	Negative Edge	Negative line of the differential pair of system clock inputs.
PN0 ~ PN13	Output	Positive Edge	Primary Northbound Data, positive lines.
PN0# ~ PN13#	Output	Negative Edge	Primary Northbound Data, negative lines.
PS0 ~ PS9	Input	Positive Edge	Primary Southbound Data, positive lines.
PS0# ~ PS9#	Input	Negative Edge	Primary Southbound Data, negative lines.
SN0 ~ SN13	Input	Positive Edge	Secondary Northbound Data, positive lines.
SN0# ~ SN13#	Input	Negative Edge	Secondary Northbound Data, negative lines.
SS0 ~ SS9	Output	Positive Edge	Secondary Southbound Data, positive lines.
SS0# ~ SS9#	Output	Negative Edge	Secondary Southbound Data, negative lines.
SCL	Input/Output	-	Serial Presence Detect (SPD) for Clock Input.
SDA	Input/Output	-	SPD Data Input/Output.
SA0 ~ SA2	Input	-	SPD Address Inputs, also used to select the DIMM number in the AMB.
VID0 ~ VID1	Supply	-	Voltage ID: These pins must be unconnected for DDR2-based Fully Buffered DIMMs. VID0 is V <sub>DD</sub> value: OPEN = 1.8V, GND = 1.5V; VID1 is V <sub>CC</sub> value: OPEN = 1.5V, GND = 1.2V;
V <sub>CC</sub>	Supply	-	AMB Core Power and AMB Channel Interface Power(1.5 Volt).
V <sub>DD</sub>	Supply	-	DRAM Power and AMB DRAM I/O Power(1.8 Volt).
V <sub>SS</sub>	Supply	-	Ground.
V <sub>TT</sub>	Supply	-	DRAM Address/Command/Clock termination Power (V <sub>DD</sub> /2).
V <sub>DDSPD</sub>	Supply	-	SPD Power (3.3 Volt).
RESET#	Input	Active Low	Advanced Memory Buffer (AMB) reset signal.
RFU	-	-	Reserved for Future Use.
DNU/M_Test	-	-	The DNU/M_Test pin provides an external connection for testing the margin of V <sub>REF</sub> which is produced by a voltage divider on the module. It is not intended to be used in normal system operation and must not be connected (DNU) in a system.

Note: System Clock Signals (SCK & SCK#) switch at one-half the DRAM CK/CK# frequency.

# Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

## API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

## LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

## FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

## E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.