4.20.11 - 200-Pin DDR2 SDRAM Unbuffered SO-DIMM Design Specification

PC2-6400/PC2-5300/PC2-4200/PC2-3200 DDR2 Unbuffered SO-DIMM Reference Design Specification Revision 2.5 July, 2008



Contents

Product Description	4
Product Family Attributes	4
Raw Card Summary	5
Environmental Requirements	6
Absolute Maximum Ratings	
Architecture	6
Pin Description	
Input/Output Functional Description	7
DDR2 SDRAM SO-DIMM Pinout	
Block Diagram: Raw Card Version A, G(Populated as 2 ranks of x16 SDRAMs)	
Block Diagram: Raw Card Version B(Populated as 1 rank of x8 SDRAMs)	
Block Diagram: Raw Card Version C, H(Populated as 1 rank of x16 SDRAMs)	
Block Diagram: Raw Card Version D(Populated as 2 ranks of x8 stacked SDRAMs)	
Block Diagram: Raw Card Version E(Populated as 2 ranks of x8 SDRAMs)	
Block Diagram: Raw Card Version F(Populated as 2 ranks of x8 SDRAMs)	
Component Details	
SO-DIMM Common landing pattern for x8 and x16	
x8 Ballout for 256 Mb, 512 Mb, 1 Gb, 2 Gb and 4 Gb DDR2 SDRAMs (Top View)	
x16 Ballout for 256 Mb, 512 Mb, 1 Gb, 2 Gb and 4 Gb DDR2 SDRAMs (Top View)	
DDR2 SDRAM FBGA Component Specifications	
x16 Ballout for 256 Mb, 512 Mb, 1 Gb, 2 Gb and 4 Gb DDR2 SDRAMs (Top View)	18
Unbuffered SO-DIMM Details	
DDR2 SDRAM Module Configurations (Reference Designs)	
Input Loading Matrix	
DDR2 SO-DIMM Gerber File Releases	
Example Raw Card Component Placement	22
SO-DIMM Wiring Details	24
Signal Groups	24
General Net Structure Routing Guidelines	
Explanation of Net Structure Diagrams	
Differential Clock Net Structures	
Clock Net Wiring CK[1:0], CK[1:0] (Raw Cards A, G and B)	25
Clock Net Wiring CK[1:0], CK[1:0] (Raw Card C, H)	26
Clock Net Wiring CK[1:0], CK[1:0] (Raw Card D)	
Clock Net Wiring CK[1:0], CK[1:0] (Raw Card E)	
Clock Net Wiring CK[1:0], CK[1:0] (Raw Card F)	
Data Net Structures	
Data Net Structures DQ[63:0], DM[7:0], DQS[7:0], DQS[7:0] (Raw cards A, E, F, G)	
Data Net Structures DQ[63:0], DM[7:0], DQS[7:0], DQS[7:0] (Raw cards B, C, D, H)	31



Control Net Structures S[1:0], CKE[1:0], ODT[1:0] (Raw cards A, G and C, H)	32
Control Net Structures S[0], CKE[0], ODT[0] (Raw card B)	
Control Net Structures S[1:0], CKE[1:0], ODT[1:0] (Raw card D)	
Control Net Structures S[1:0], CKE[1:0], ODT[1:0] (Raw card E)	
Control Net Structures S[1:0], CKE[1:0], ODT[1:0] (Raw card F)	
Address/Command Net Structures Ax, BAx, RAS, CAS, WE (Raw cards A, G and B)	
Address/Command Net Structures Ax, BAx, RAS, CAS, WE (Raw card C, H)	
Address/Command Net Structures Ax, BAx, RAS, CAS, WE (Raw card D)	
Address/Command Net Structures Ax, BAx, RAS, CAS, WE (Raw card E)	
Address/Command Net Structures Ax, BAx, RAS, CAS, WE (Raw card F)	41
Cross Section Recommendations	
Test Points	44
Serial Presence Detect Definition	55
Serial Presence Detect Data Example	
Product Label	58
SO DIMM Machanias Specifications	60



1. Product Description

This reference specification defines the electrical and mechanical requirements for the PC2-6400 memory module, a 200-pin, 400MHz clock (800 MT/s data rate), 64-bit wide, Unbuffered Synchronous Double Data Rate 2 (DDR2) DRAM Small Outline Dual In-Line Memory Module (DDR2 SDRAM SO-DIMMs). It also defines slower versions, the PC2-5300, PC2-4200 and PC2-3200 with a 333MHz 267MHz and 200MHz clock (667 MT/s, 533 MT/s and 400 MT/s data rate) DDR2 SDRAMs. These DDR2 SDRAM SO-DIMMs are intended for use as main memory when installed in systems such as mobile personal computers.

Reference design examples are included which provide an initial basis for Unbuffered SO-DIMM designs. Any modifications to these reference designs must meet all system timing, signal integrity and thermal requirements for 333MHz clock rate support. Other designs are acceptable, and all Unbuffered DDR2 SO-DIMM implementations must use simulations and lab verification to ensure proper timing requirements and signal integrity in the design.

Product Family Attributes

Attribute:	Values:	Notes:			
SO-DIMM Organization	x 64				
Dimensions (nominal)	30.0 mm high, 67.60 mm wide / MO-224 variation CB 25.4 mm high, 67.60 mm wide / MO-224 variation AB				
SO-DIMM Types Supported	Unbuffered				
Pin Count	200				
SDRAMs Supported	256 Mb, 512 Mb, 1 Gb, 2 Gb, 4 Gb	256 Mb, 512 Mb, 1 Gb, 2 Gb, 4 Gb			
Capacity	128 MB, 256 MB, 512 MB, 1 GB, 2GB, 4 GB, 8 GB				
Serial Presence Detect	Consistent with JEDEC latest Rev.				
Voltage Options, Nominal	1.8 V V _{DD} 1.8 V V _{DD} Q 1.8 V to 3.3 V V _{DD} SPD	1, 2			
Interface	SSTL_18				

Note 1: $V_{DD}SPD$ is not tied to V_{DD} or $V_{DD}Q$ on the DDR2 SO-DIMM.

Note 2: SO-DIMMs that include an optional temperature sensor may require a restricted VDDSPD operating voltage range for proper operation of the temperature sensor. Refer to the thermal sensor specification for details regarding the supported voltage range. All other functions of the SO-DIMM SPD are supported across the full VDDSPD range.



Raw Card Summary

Raw Card	Number of DDR2 SDRAMs	SDRAM Organization	Number of Ranks	Comments
A, G	8	x16	2	G is low profile version(maximum DRAM size, W x L) 11.0 mm x 13.0mm
В	8	x8	1	
C, H	4	x16	1	H is low profile version(maximum DRAM size, W x L) 11.0 mm x 13.0mm
D	16	x8	2	Uses stacked memory
E	16	x8	2	Planar (maximum DRAM size, W x L) 12.0 mm x 11.5 mm
F	16	x8	2	Planar (maximum DRAM size, W x L) 11.0 mm x 13.65 mm

DOCKET

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

