THE

HANDBOOK

Editor-in-Chief







THE

INDUSTRIAL ELECTRONICS

HANDBOOK

Editor-in-Chief
J. DAVID IRWIN



CRC PRESS



A CRC Handbook Published in Cooperation with IEEE Press



Library of Congress Cataloging-in-Publication Data

The industrial electronics handbook/edited by J. David Irwin.
p. cm.--(The electrical engineering handbook series)
Includes bibliographical references and index.
ISBN 0-8493-8343-9 (alk. paper)
1. Industrial electronics—Handbooks, manuals, etc. I. Irwin, J. David, 1939—
TK7881.152 1996
621.3-dc20

96-3070 CIP

This book contains information obtained from authentic and highly regarded sources. Reprinted material is quoted with permission, and sources are madicated. A wide variety of references are listed. Reasonable efforts have been made to publish reliable data and information, but the editor, authors, and the publisher do not assume responsibility or liability for the validity of any materials or for the consequences of their use.

Neither this book nor any part may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, and recording, or by any information storage or retrieval system, without prior permission in writing from the publisher.

All rights reserved. Authorization to photocopy items for internal or personal use, or the personal or internal use of specific clients, may be granted by CMC Press LLC, provided that \$.50 per page photocopied is paid directly to Copyright Clearance Center, 27 Congress Street, Salem, MA 01970 USA. The fee code for users of the Transactional Reporting Service is ISBN 0-8493-8343-9/97 \$0.00 + \$.50. The fee is subject to change without notice. For organizations that have been granted a photocopy license by the CCC, a separate system of payment has been arranged.

The consent of CRC Press does not extend to copying for general distribution, for promotion, for creating new works, or for resale. Specific permission must be obtained in writing from CRC Press for such copying.

Direct all inquiries to CRC Press LLC, 2000 Corporate Blvd., N.W., Boca Raton, Florida 33431.


© 1997 by CRC Press LLC

No claim to original U.S. Government works
International Standard Book Number 0-8493-8343-9
Library of Congress Card Number 96-3070
Printed in the United States of America 1 2 3 4 5 6 7 8 9 0
Printed on acid-free paper



Boolean Operations on Bit Variable b

14-2			
	OR	XOR	
= 0	b + 0 = b	$b \oplus 0 = b$	
= 5	b + 1 = 1	$b \oplus 1 = \bar{b}$	



2.19 Logical operations used to alter a selected bit.

device register. Table 3.4 summarizes the three Boolean applied to a one-bit Boolean variable.

AND operator can be used to force selected bits of a word allustrated in Figure 3.19a. The second operand is a bit called a *mask* that contains a 0 in each bit position that forced to 0, and a 1 in each bit position that is to be changed. Similar masks can be created for the OR operator se selected bits to 1, and for the XOR operator to force bits to be complemented. These are illustrated in Figures and 3.19c, respectively.

wy input/output devices contain a status register whose bits the readiness of the device to perform an operation. The operator can be used to isolate a selected bit of a byte read a status register to determine if that bit is 0 or 1. This is each in Figure 3.20. Here the mask is used to force all bits except for bit b_1 . If the zero flag of the CPU's processor register is set, indicating a result of 0000, then it follows $b_1 = 0$; if the zero flag is not set, the result is nonzero which $b_1 = 1$.

example, assume that a printer interface contains a status in which the rightmost bit indicates whether the printer dy to accept another character to print. The following program loop will be continuously executed as long as the teady bit is 0. The CPU will exit the loop and continue as the ready bit becomes 1.

IN AL, PrintStatus ;read printer status register
AND AL,0000 0001 ;isolated "printer ready" bit
JZ Check ;go back to Check if printer not ready

Shift and Rotate

and rotate instructions slide bits right or left within a ster or memory location as illustrated in Figure 3.21. These be used for extracting or combining bit fields within an

Figure 3.20 Using AND to isolate one bit.




Figure 3.21 Shift and rotate operations.

operand, to convert data between parallel and serial form, and to perform multiplication and division by powers of 2.

In a logical shift operation, the bits are shifted right or left by one bit position, with the vacated bit replaced by a 0. For unsigned numbers, this is equivalent to dividing or multiplying the number by 2. An arithmetic right shift implements a divide by 2 operation on a two's complement number by preserving the sign bit as the operand is shifted. Some CPUs allow an operand to be shifted by more than one bit position with a single instruction. The following 68000 example packs two BCD digits into a single byte by shifting one digit four bits to the left and then combining the two digits.

Check: SHL.B #4,D0 ;shift BCD digit to upper nibble of D0 OR.B D1,D0 ;combine two BCD digits in D1 and D0

Circular rotate instructions perform a shift operation while replacing the vacated bit with the bit shifted out of the other end of the operand. A second rotate operation is often provided that rotates the number through the carry flag of the processor status register. In most CPUs, the bit shifted out of an operand is copied to the carry flag of the processor status register where it can be tested or used to support multi-precision shift operations. A multi-precision number can be shifted by using the carry flag as a link between parts of the number, allowing a bit shifted out of one part to be shifted into the other using a rotate-through-carry operation. The following 8086 example multiplies a 32-bit number by 2 by shifting one byte at a time one bit to the left.

SHL	NUMBER	;shift memory byte 1 bit left
RLC	NUMBER+1	shift carry and 2nd byte 1 bit left
RLC	NUMBER+2	shift carry and 3rd byte 1 bit left
RLC	NUMBER+3	shift carry and 4th byte 1 bit left

Control Transfer

The normal flow of a program is to execute instructions in order from sequential memory addresses. To control this flow, the program counter increments automatically after each instruction. Jump, branch, and subroutine call instructions interrupt the normal flow by transferring control of the program to some instruction other than the next one in sequence. This allow looping and decision-making programs to be written, as well as supporting procedure and function calls. The following are examples of instructions that unconditionally transfer control of a program to location X within the current program:

8051/8086: JMP X 6805/68000: JMP X or BR X SPARC: BRA X

Decision making and looping require conditional branch instructions that jump only if a given condition is true and continue with the next sequential instruction if the condition is false.

Conditional branch instructions typically test selected bits of the processor status register, which reflect the result of a previous arithmetic or logical operation. The following 8086 program loop adds a list of four numbers in memory, decrementing the SI register at the end of each iteration and repeating the loop as long as SI is greater than or equal to 0.

Start:	MOV	SI,3	;set counter to 3
	MOV	AL,0	;clear accumulator
	ADD	AL,TABLES[SI]	;add next element of TABLE
	DEC	SI	;subtract 1 from SI
	JGE	Start	;repeat if SI ≥ 0

The relationship between two operands can be tested by subtracting them and then testing the resulting condition codes according to Table 3.5. Many CPUs provide a compare instruction (CMP) that performs the subtraction and sets the condition code flags without altering either operand. The following 6805 program branches to location RICK if the unsigned number in accumulator A is less than or equal to 10, using the "branch if less or same" instruction to test the result of a compare instruction.

Check: CMP #10 ;subtract 10 from A BLS RICK ;go to RICK if A lower than or same as 10

Modular programming requires the ability to partition software into separate subroutines, such as procedures and functions, that can be invoked as needed. This is supported by special subroutine call instructions instructions that jump from a main program to the start of a subroutine after saving a pointer to the next instruction in the main program, allowing a return to the main program after completing the subroutine.

A subroutine call (CALL) or jump to subroutine (JSR) instruction typically pushes the current program counter onto the system stack to save the address of the next instruction in the main

Table 3.5 Condition Codes for Relational Operators

Condition	Symbol	Relation	Number type	Boolean condition
Zero	Z	A = B	Both	Z
Not zero	NZ	$A \neq B$	Both	Ż
Greater than	G	A > B	Signed	$(N \oplus V) + Z$
Greater than or equal	GE	$A \geq B$	Signed	$N \oplus V$
Less than	L	A < B	Signed	$N \oplus V$
Less than or equal	LE	$A \leq B$	Signed	$(N \oplus V) + Z$
Above	A	A > B	Unsigned	C+Z
Above or equal	AE	$A \geq B$	Unsigned	Č
Below	В	A < B	Unsigned	C
Below or equal	BE	$A \leq B$	Unsigned	C + Z

program. A return (RET) or return from subroutine (RTS) executed as the last instruction of the subroutine to pop the program counter from the stack and thus return to the maprogram. The SPARC does not support a system stack; subroutines are called with a jump and link (JMPL) instruction, which saves the program counter in register r31 of the current regist window, and then slides the window down 16 registers as we illustrated in Figure 3.10. the subroutine returns to the maprogram by retrieving the return address from register r7 of it register window, which corresponds to r31 of the calling program

Input and Output

Some CPUs utilize separate address spaces for memorand for input/output devices. In these cases, special instructionare provided to read information into the CPU from an input device and to write information from the CPU to an output device. The Intel CPUs support an isolated I/O address spathat can be accessed only by the two special instructions IN an OUT as follows:

IN AL,25 ;data from IO address 25 to AL register OUT 25,AL ;data from AL register to IO address 25

Processor Control

These instructions manipulate various hardware elements with the CPU and are therefore CPU-specific. The reader is referr to *The SPARC Architecture Manual, Ver. 7* (1983, 1987), Motor Inc. (1990), Brey (1994), and Stewart (1993) for descriptions processor control instructions for specific CPUs.

3.8 Interrupts and Exceptions

Events often occur that require interruption of normal instrition processing to perform some special action. Such exception events, or simply exceptions, can be triggered by condition snaled by devices external to the CPU, or by conditions detect within the CPU.

For example, desktop PCs often use a timer to interrupt to CPU once per second to make it update an image of a clodisplayed on the screen. PCs used in process control are typical interrupted by sensors that detect various conditions in the plat that require immediate attention. An example of an internal detected condition is an attempt to divide a number by 0, which cannot produce a valid result. This type of exceptional conditions should suspend normal processing to abort the operation alsend a warning message to the user.

A primary advantage of external interrupt is that a CPU means work in parallel with one or more external processes, such printing a document, and be interrupted only when the processe attention. The alternative is to continuously monified process by checking a status register in the device to detect when the device requires attention. Such monitoring would provent the CPU from doing other work while waiting for the device

