TRANSMITTAL LETTER T	Attorney Docket No. 0112-301/C03308 US1						
DESIGNATED/ELECTE	U.S. Application No. (if known, see 37 CFR 1.5)						
CONCERNING A SUBMISS	,						
International Application No.	Priority Date Claimed						
PCT/EP2014/061350	June 2, 2014	June 3, 2013					
Title of Invention Reconfigurable Output Stage							
First Named Inventor Philippe SIRITO-OLIVIER							
Applicant herewith submits to the United Si	tates Designated/Elected Office (DO/EO/US) the following items and other information.					
່ 35 U.S.C. 371(f) will not be effective ເ		(f)). NOTE: The express request under c)(1), (2), and (4) for payment of the basic national , and the oath or declaration of the inventor(s)					
	n (35 U.S.C. 371(c)(2)) is attached hereto (not mational Bureau or was filed in the United Stat						
An English language translation of the	e International Application (35 U.S.C. 371(c)(2)))					
a. is attached hereto.							
b. has been previously submitted u							
4. An oath or declaration of the inventor	(s) (35 U.S.C. 371(c)(4))						
a. is attached.	ational phase under DOT Dula 4.47(iii)						
	ational phase under PCT Rule 4.17(iv).						
Items 5 to 8 below concern amendments ma PCT Article 19 and 34 amendments	ade in the international phase.						
	T Article 19 are attached (not required if comm	unicated by the International Bureau) (35 U.S.C.					
371(c)(3)).	19 amendment is attached (35 U.S.C. 371(c)(,					
	e 19 and/or 34 amendments only) of the Intern						
Cancellation of amendments made in the interest	national phase						
8a. Do not enter the amendment made in	the international phase under PCT Article 19.						
8b. Do not enter the amendment made in	the international phase under PCT Article 34.						
NOTE: A proper amendment made in English instruction from applicant not to enter the amer		S. national phase application absent a clear					
The following items 9 to 17 concern a docu	ment(s) or information included.						
9. An Information Disclosure Statement	under 37 CFR 1.97 and 1.98.						
10. A preliminary amendment.							
11. An Application Data Sheet under 37 CFR 1.76.							
12. A substitute specification. NOTE: A s	substitute specification cannot include claims. S	See 37 CFR 1.125(b).					
13. A power of attorney and/or change of	13. A power of attorney and/or change of address letter.						
14. A computer-readable form of the sequ	uence listing in accordance with PCT Rule 13to	er.3 and 37 CFR 1.821-1.825.					
15. Assignment papers (cover sheet and	document(s)). Name of Assignee:						
16. 37 CFR 3.73(c) Statement (when the	re is an Assignee).						

This collection of information is required by 37 CFR 1.414 and 1.491-1.492. The information is required to obtain or retain a benefit by the public, which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 15 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Mail Stop PCT, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO-1390 (03-13)
Approved for use through 4/30/2013. OMB 0651-0021
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

U.S. APPLN. N	o. (if known – see	9 37 CFR 1.5)		INTERNATIONAL APPLICATION No. PCT/EP2014/061350			ATTORNEY DOCKET No. 0112-301/C03308 US1		
17. Other	items or informa								
The following	fees have been	submitted.				CALCULATIONS	PTO USE ONLY		
	`				\$280	\$ 280.00			
If the vexami	nation report pre article 33(1)-(4) .	repared by ÍSA/ pared by IPEA/	'US or the international p 'US indicates all claims s	atisfy pro	visions of \$0	\$ 72 0.00			
	er situations n fee (37 CFR 1.				\$720				
☐ If the \	vritten opinion p	repared by ISA/	US or the international p US indicates all claims s						
Searc	n fee (37 CFR 1	445(a)(2)) has	been paid on the internal	tional ap _l	olication to	\$ 480.00			
Interna	ational Search R	eport prepared	hing Authorityby an ISA other than the	US and	provided to				
			d to the US by the IB						
			TOTA	L OF 18	, 19, and 20 =	\$ 1,480.00			
			awings filed in paper over ince with 37 CFR 1.821(o						
1.492(j)).		am listing in an electronic		, ,				
		· ·	aper or fraction thereof. f each addition 50 or frac						
Total Sheets	Extra Sheets		ound up to a whole numb		RATE				
- 100 =	/ 50 =				x \$400	\$			
			search fee, examination the national stage (37 C			\$			
CLAIMS	NUM	BER FILED	NUMBER EXTRA		RATE				
Total claim	s 1	5 - 20 =	0		x \$80	\$ 0.00			
Independent c	aims	1 -3=	0		x \$420	\$ 0.00			
	PENDENT CLAII	() () (,		+ \$780	\$			
	of \$140.00 for fu priority date (37		glish translation later tha	in 30 mo	nths from the	\$			
			TOTAL OF ABOV			\$ 0.00			
		•	ee 37 CFR 1.27. Fees above		•				
Applicant certifies micro entity status. See 37 CFR 1.29. Fees above are reduced by ¾. Applicant must attach form PTO/SB/15A or B or equivalent.									
TOTAL NATIONAL FEE =				\$1,480.00					
Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property. +					\$				
			TOTAL	L FEES I	ENCLOSED =	\$1,480.00			
						Amount to be refunded:	\$		
					Amount to be charged:	\$			

PTO-1390 (03-13)
Approved for use through 4/30/2013. OMB 0651-0021
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

a. A check in the amount of \$	to cover the above fees is end	closed.						
b. Please charge my Deposit Account No	in the amount of \$_	to cover the above fees.						
c. The Director is hereby authorized to charge add No. 50-5835 as follows:	The Director is hereby authorized to charge additional fees which may be required, or credit any overpayment, to Deposit Account No. 50-5835 as follows:							
i. 🗸 any required fee.								
ii. any required fee except for excess claims for required under 37 CFR 1.492(f).	fees required under 37 CFR 1.492(c	l) and (e) and multiple dependent claim fee						
d. Fees are to be charged to a credit card. WARNI be included on this form. Provide credit card info faxed to the US PTO. However, when paying the	ormation and authorization on PTO-							
ADVISORY: If filing by EFS-Web, do NOT attact advised that this is not recommended and by do information, it is recommended to pay fees onlin	oing so your <mark>credit card informatio</mark>	n may be displayed via PAIR. To protect your						
NOTE: Where an appropriate time limit under 37 CFR filed and granted to restore the International Application		n to revive (37 CFR 1.137(a) or (b)) must be						
Statement under 37 CFR 1.55 or 1.78 for AIA (First Inv	,							
This application (1) claims priority to or the benefit of any time, a claim to a claimed invention that has an								
NOTE: A U.S. national stage application may not claim p of a U.S. national stage application is the international filir		n of which it is the national phase. The filing date						
Correspondence Address								
The address associated with Customer Number:	<u>113648</u>	R Correspondence address below						
Name								
Address								
City	State	Zip Code						
Country		Telephone						
Email								
Signature /stevenmdubois/		Date November 9, 2015						
Name (Print/Type) Steven M. duBois		Registration No. (Attorney/Agent) 35,023						

[Page 3 of 3]

Privacy Act Statement

The **Privacy Act of 1974 (P.L. 93-579)** requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- 2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Annli	ication	Data Sh	eet 37 CFR 1.7	Attorney	Docke	et Number	0112-301/0	03308 US1	
Appli	CaliOII	Dala Sil	eet 37 CT K 1.7	Application	on Nu	mber			
Title of	f Invention	n Recor	figurable Output Sta	age					
bibliogra This do	The application data sheet is part of the provisional or nonprovisional application for which it is being submitted. The following form contains the bibliographic data arranged in a format specified by the United States Patent and Trademark Office as outlined in 37 CFR 1.76. This document may be completed electronically and submitted to the Office in electronic format using the Electronic Filing System (EFS) or the document may be printed and included in a paper filed application.								
Secre	cy Or	der 37 (CFR 5.2						
								der a Secrecy Order purs e filed electronically.)	uant to
nven	tor Inf	ormatio	on:						
Invent								Remove	
Legal I	Name								
Prefix	Given I	Name		Middle Name	е		Family Na	ame	Suffix
	Philippe						SIRITO-OL	IVIER	
Resid	ence Inf	ormation	(Select One)	US Residency	•	Non US Re	sidency C	Active US Military Service	
City	Saint Egr	eve		Country of F	Reside	ence ⁱ		FR	
Mailing	Address	of Invent	tor:						
Addre			2bis rue de Bellev	ue Dare symphe	nio 13	<u> </u>			
Addre			ZDISTUE de Dellev		Jille 10				
City	-	aint Egreve		***************************************		State/Prov	/ince		
Postal		aint Egreve	F-38120		Cou	ntry i	FR		
			1					Remove	
Invent Legal I								<u> </u>	
Prefix	Given I	Name		Middle Name	e		Family Na	ame	Suffix
	Patrizia						MILAZZO		
Resid	ence Inf	ormation	(Select One)	US Residency	•	Non US Re	sidency () Active US Military Service	
City	S. Agata l	_i Battiati		Country of F	Reside	ence ⁱ		IT	
				•					
Mailing Address of Inventor:									
Addre	ss 1		Via J.F. Kennedy	23					
Addre	ss 2								
City	S	. Agata Li B	attiati			State/Prov	ince		
Postal	Code		I-95030		Cou	ntry i	IT		
Invent	or 3		•	······································	•	······································		Remove	
Legal I									

Λnnli	cation Da	ata Sha	oot 37 CED 1	76	Attorney	Dock	et Number	0112-301/	C03308 U	S1		
Application Data Sheet 37 CFR 1.		70	Application Number									
Title of	Title of Invention Reconfigurable Output Stage											
Prefix	Given Na	ne		Mi	ddle Name	<u> </u>		Family N	lame			Suffix
	Angelo							NAGARI				
Resid	ence Inforr	nation (Select One)	US	Residency	•	Non US Res	sidency () Active U	JS Military	Service)
City	Grenoble			C	Country of F	Resid	ence ⁱ		FR			
Mailing	Address o	f Invent	or:									
Addre			12 Rue de la Pos	te								
Addre	ss 2											
City	Gren	oble					State/Prov	/ince				
Postal	Code		F-38000			Cou	intry i	FR				
			isted - Addition by selecting the			ormat	tion blocks	may be		Add		
Corre	sponde	nce Ir	nformation:									
			umber or comp ee 37 CFR 1.33		the Corres	pond	dence Inforn	nation sec	tion belo	w.		
☐ An	Address is	s being	provided for the	e co	rresponde	nce I	nformation	of this app	olication.			
Custo	mer Numbe	er	113648									
Email	Address								Add Ema	ail [F	Remove	Email
Appl	ication I	nform	nation:									
Title o	f the Invent	tion	Reconfigurable	Outp	out Stage							
Attorn	ey Docket	Number	0112-301/C033	08 U	S1		Small Ent	tity Status	Claimed			
Applic	ation Type		Nonprovisional				-					
Subje	ct Matter		Utility									
Total I	Number of	Drawing	Sheets (if any))	4		Suggest	ed Figure	for Public	ation (if	any)	2
Filing By Reference :												
Only complete this section when filing an application by reference under 35 U.S.C. 111(c) and 37 CFR 1.57(a). Do not complete this section if application papers including a specification and any drawings are being filed. Any domestic benefit or foreign priority information must be provided in the appropriate section(s) below (i.e., "Domestic Benefit/National Stage Information" and "Foreign Priority Information"). For the purposes of a filing date under 37 CFR 1.53(b), the description and any drawings of the present application are replaced by this												
			application, subject									
	tion number o oplication	of the prev	riously Filir	ng dat	te (YYYY-MM	-DD)		Intel	llectual Prop	erty Autho	rity or (Country i

Application Da	ata Sheet 37 CFR 1.76	Attorney Docket Number	0112-301/C03308 US1					
Application Da	ata Sileet 37 Cl K 1.70	Application Number						
Title of Invention	Reconfigurable Output Stage							
Publication	Publication Information:							
Request Early	y Publication (Fee required a	t time of Request 37 CFR 1.2	219)					
Request Not to Publish. I hereby request that the attached application not be published under 35 U.S.C. 122(b) and certify that the invention disclosed in the attached application has not and will not be the subject of an application filed in another country, or under a multilateral international agreement, that requires publication at eighteen months after filing.								

Representative Information:

Representative information should be provided for all practitioners having a power of attorney in the application. Providing this information in the Application Data Sheet does not constitute a power of attorney in the application (see 37 CFR 1.32). Either enter Customer Number or complete the Representative Name section below. If both sections are completed the customer Number will be used for the Representative Information during processing.							
Please Select One:	Customer Number	Customer Number					
Customer Number	113648						

Domestic Benefit/National Stage Information:

This section allows for the applicant to either claim benefit under 35 U.S.C. 119(e), 120, 121, 365(c), or 386(c) or indicate National Stage entry from a PCT application. Providing this information in the application data sheet constitutes the specific reference required by 35 U.S.C. 119(e) or 120, and 37 CFR 1.78.

When referring to the current application, please leave the application number blank.

Prior Application Status			Remove			
Application Number	Continuity Type	Prior Application Number	Filing Date (YYYY-MM-DD)			
	a 371 of international	PCT/EP2014/061350	2014-06-02			
Additional Domestic Benefit/National Stage Data may be generated within this form by selecting the Add button.						

Foreign Priority Information:

This section allows for the applicant to claim priority to a foreign application. Providing this information in the application data sheet constitutes the claim for priority as required by 35 U.S.C. 119(b) and 37 CFR 1.55. When priority is claimed to a foreign application that is eligible for retrieval under the priority document exchange program (PDX) the information will be used by the Office to automatically attempt retrieval pursuant to 37 CFR 1.55(i)(1) and (2). Under the PDX program, applicant bears the ultimate responsibility for ensuring that a copy of the foreign application is received by the Office from the participating foreign intellectual property office, or a certified copy of the foreign priority application is filed, within the time period specified in 37 CFR 1.55(g)(1).

			Remove
Application Number	Country i	Filing Date (YYYY-MM-DD)	Access Code ⁱ (if applicable)
13305740.6	EP	2013-06-03	

Application Data Sheet 37 CFR 1.76		Attorney Docket Number	0112-301/C03308 US1			
		Application Number				
Title of Invention	Reconfigurable Output Stage					
Additional Foreign Priority Data may be generated within this form by selecting the Add button.						

Statement under 37 CFR 1.55 or 1.78 for AIA (First Inventor to File) Transition Applications

	This application (1) claims priority to or the benefit of an application filed before March 16, 2013 and (2) also
	contains, or contained at any time, a claim to a claimed invention that has an effective filing date on or after March
П	16, 2013.
	NOTE: By providing this statement under 37 CFR 1.55 or 1.78, this application, with a filing date on or after March
	16, 2013, will be examined under the first inventor to file provisions of the AIA.

Authorization to Permit Access:

X Authorization to Permit Access to the Instant Application by the Participating Offices

If checked, the undersigned hereby grants the USPTO authority to provide the European Patent Office (EPO), the Japan Patent Office (JPO), the Korean Intellectual Property Office (KIPO), the World Intellectual Property Office (WIPO), and any other intellectual property offices in which a foreign application claiming priority to the instant patent application is filed access to the instant patent application. See 37 CFR 1.14(c) and (h). This box should not be checked if the applicant does not wish the EPO, JPO, KIPO, WIPO, or other intellectual property office in which a foreign application claiming priority to the instant patent application is filed to have access to the instant patent application.

In accordance with 37 CFR 1.14(h)(3), access will be provided to a copy of the instant patent application with respect to: 1) the instant patent application-as-filed; 2) any foreign application to which the instant patent application claims priority under 35 U.S.C. 119(a)-(d) if a copy of the foreign application that satisfies the certified copy requirement of 37 CFR 1.55 has been filed in the instant patent application; and 3) any U.S. application-as-filed from which benefit is sought in the instant patent application.

In accordance with 37 CFR 1.14(c), access may be provided to information concerning the date of filing this Authorization.

Applicant Information:

Providing assignment information in this section does not substitute for compliance with any requirement of part 3 of Title 37 of CFR to have an assignment recorded by the Office.

Application Data Sheet 37 C		CED 1 76	Attorney Docket Number		0112-301/C03308 US1	
		CI K 1.70	Application Number			
Title of Invention	Reconfigurable	Output Stage				
Applicant 1						Remove
The information to be 1.43; or the name and who otherwise shows applicant under 37 CF	provided in this so address of the as sufficient propriet R 1.46 (assignee gether with one o	ection is the na ssignee, person ary interest in t , person to who	me and address in to whom the in the matter who is om the inventor is	of the legal rep ventor is under the applicant us s obligated to a	resentative v an obligatior inder 37 CFF ssign, or pers	section should not be completed. who is the applicant under 37 CFR in to assign the invention, or person R 1.46. If the applicant is an son who otherwise shows sufficient ho are also the applicant should be
Assignee		◯ Legal Re	epresentative un	der 35 U.S.C.	117	O Joint Inventor
Person to whom th	ne inventor is oblig	ated to assign.		O Person	who shows s	sufficient proprietary interest
If applicant is the leg	gal representativ	/e, indicate th	e authority to f	le the patent	application,	the inventor is:
***************************************				***************************************		
Name of the Decea	sed or Legally I	ncapacitated	Inventor :			
If the Applicant is a	an Organization	check here.	×			
Organization Name	e ST-Ericsso	on SA				
Mailing Address I	Information Fo	r Applicant:			***************************************	
Address 1	39 Ch	emin du Cham	p-des-Filles			
Address 2						
City	Plan-L	es-Ouates		State/Provin	ice	
Country i CH	•			Postal Code	CI	H-1228
Phone Number				Fax Number		
Email Address					•	
Additional Applicant	Data may be g	enerated with	in this form by	selecting the	Add button.	Add
Assignee Info	ormation in	ncluding	Non-Appli	cant Assi	gnee In	formation:
Providing assignment have an assignment re			not subsitute for	compliance with	h any require	ement of part 3 of Title 37 of CFR to
Assignee 1						
application publication	. An assignee-apicant. For an assi	plicant identifie	ed in the "Applica	ant Information"	section will a	red to be included on the patent appear on the patent application s an assignee is also desired on the
						Remove
If the Assignee or I	Non-Applicant A	Assignee is ar	Organization	check here.		

- Olik	Jei lile Fapeiv	NOIN INEGUCI	IIOII ACI OI 1995, NO PEIS	ons are required to i	espond to a collec	CHOIL OF HIROTIN	ation unices it conte	illis a valid OMB control number.
Application Data Sheet 37 CFR 1.76				Attorney Docket Number		0112-30	01/C03308 US1	
				Application Number				
Title of Inven	tion Reconfigurable Output Stage							
D f				NA:-L-II- NI	_	F		0.5
Prefix		Given Name		Middle Name		Family Name		Suffix
Mailing Address Information For Assignee including Non-Applicant Assignee:								
Address 1								
Address 2								
City			State/Provi		rince			
Country i			Postal C		Postal Cod	le		
Phone Number					Fax Number			
Email Address								
Additional Assignee or Non-Applicant Assignee Data may be generated within this form by selecting the Add button.								
Signature: Remove								
NOTE: This form must be signed in accordance with 37 CFR 1.33. See 37 CFR 1.4 for signature requirements and certifications.								
Signature	/stevenmdubois/					Date (YYYY-MM-DI	O) 2015-11-09
First Name	Steven		Last Name	duBois		Regist	ration Numbe	r 35023
Additional Signature may be generated within this form by selecting the Add button.								

This collection of information is required by 37 CFR 1.76. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 23 minutes to complete, including gathering, preparing, and submitting the completed application data sheet form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

Privacy Act Statement

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether the Freedom of Information Act requires disclosure of these records.
- 2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
 - A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an
 individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of
 the record.
 - 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
 - 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent C o o p eration Treaty.
 - A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
 - 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
 - A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspections or an issued patent.
 - 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

IPR2022-00716

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of)
Philippe SIRITO-OLIVIER <i>et al</i> .	Group Art Unit: <i>Unassigned</i>
) Examiner: <i>Unassigned</i>
Application No.: National Stage of)
PCT/EP2014/061350) Confirmation No.: Unassigned
Filed: HEREWITH (November 9, 2015)))
For: RECONFIGURABLE OUTPUT STAGE))

PRELIMINARY AMENDMENT

Commissioner for Patents Alexandria, VA 22313-1450

Sir:

Prior to examination of the above-identified application, please enter the following amendments:

AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions, and listings, of claims in the application:

LISTING OF CLAIMS:

- 1. (Currently Amended) An output stage adapted to operate in at least a first operating state and a second operating state, the output stage comprising:
- a first, a second, a third and a fourth configurable input/output terminals (T1, T2, T3, T4); and,
- a first, a second, a third and a fourth switches-(S1, S2, S3, S4), each having a first main terminal-(1), a second main terminal (2) and a control terminal-(3), the control terminal being adapted to receive a control signal for controlling the open or closed state of the switch;

wherein,

- the first input/output terminal is connected to the first main terminal of the first switch:
- the second input/output terminal is connected to the first main terminal of the second switch;
- the second main terminal of the first switch is connected to the first main terminal
 of the third switch through a first branch,
- the second main terminal of the second switch is connected to the first main terminal of the fourth switch through a second branch;
- the third input/output terminal is connected to the first branch and the fourth input/output terminal is connected to the second branch;
- the second main terminals of the third and fourth switches are both connected to
 a common node receiving a reference potential; and,

wherein,

wherein,

- when the first and second input/output terminals are configured to operate as input terminals, the third and fourth input/output terminals are configured to operate as output terminals; and,
- when the first and second input/output terminals are configured to operate as output terminals, the third and fourth input/output terminals are configured to operate as input terminals; and,
- in the first operating state, the output stage is arranged in a first electrical configuration; and
- in the second operating state wherein the output stage is arranged in a second electrical configuration different from the first configuration..
- 2. (Currently Amended) The output stage of claim 1, wherein, in the first operating state:
- the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential; and,
- the third and fourth input/output terminals are configured to be connected to a load element-(202).
- 3. (Currently Amended) The output stage of claim 1 further comprising an inductor (204) and a decoupling capacitor-(205), wherein, in the second operating state:
- the first and second input/output terminals are configured to operate as output terminals and are configured to be connected, in series with a load element (30) and in parallel with the decoupling capacitor;
 - the third and fourth input/output terminals are short-circuited;
- one end of the inductor is configured to be connected to the short-circuited third
 and fourth input/output terminals and another end the inductor is configured to be
 connected to a common node receiving a supply potential.

- 4. (Currently Amended) The output stage of claim 1 further comprising an inductor (212) and a decoupling capacitor-(213), wherein, in the second operating state:
- the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential;
 - the third and fourth input/output terminals are short-circuited;
- one end of the inductor is configured to be connected to the short-circuited third and fourth input/output terminals and another end the inductor is configured to be connected, in series with a load element (30) and in parallel with the decoupling capacitor.
- 5. (Currently Amended) The output stage of claim 1 further comprising a first and second inductors (207, 208) and a first and second decoupling capacitors-(209, 210), wherein, in the second operating state:
- the first and second input/output terminals are configured to operate as output terminals;
- the first input/output terminal is configured to be connected, in series with a first load element (30) and in parallel with the first decoupling capacitor;
- the second input/output terminal is configured to be connected, in series with a second load element (40) and in parallel with the second decoupling capacitor;
- one end of the first inductor is configured to be connected to the third input/output terminal and another end of the first inductor is configured to be connected to a common node receiving a supply potential; and
- one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected to the common node receiving a supply potential.
- 6. (Currently Amended) The output stage of claim 1 further comprising a first and second inductors (215, 217) and a first and second decoupling capacitors (216, 218), wherein, in the second operating state:
 - the first and second input/output terminals are configured to operate as input

terminals and are configured to be connected to a common node receiving a supply potential;

- one end of the first inductor is configured to be connected to the third input/output terminal and another end of the first inductor is configured to be connected, in series with a first load element (30) and in parallel with the first decoupling capacitor; and
- one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected, in series with a second load element (40) and in parallel with the second decoupling capacitor.
- 7. (Currently Amended) The output stage of claim 1 further comprising a first and second inductors (220, 223) and a first and second decoupling capacitors (-221, 224), wherein, in the second operating state:
- the first and second input/output terminals are configured to operate as input terminals;
- the third input/output terminal is configured to be connected, in series with a first load element (30) and in parallel with the first decoupling capacitor;
- one end of the first inductor is configured to be connected to the first input/output terminal and another end of the first inductor is configured to be connected to a first node receiving a supply potential; and
- one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected, in series with a second load element (40) and in parallel with the second decoupling capacitor.
- 8. (Currently Amended) A control apparatus (10) comprising:
 - a control stage configured to control an output stage according to claim 2.
- 9. (Original) The control apparatus of claim 8 wherein the control stage is a Class-D control stage.

- 10. (Currently Amended) A control apparatus (20) comprising:
 - a control stage configured to control an output stage according to any-one-of claims 3 to 7 claim 3.
- 11. (Original) The control apparatus of claim 10 wherein the control stage is a DC-DC converter control stage.
- 12. (Currently Amended) The control apparatus of anyone of claims 8 to 11 claim 8, wherein the control stage is adapted to control the output stage by generating control signals for controlling the first, second, third and fourth switches through their respective control terminals.
- 13. (Currently Amended) A circuit comprising:
 - an output stage according to any one of claims 2 to 7 claim 2;
 - a first control apparatus according to any one of claims 8 to 9 and 12 wherein the
 control stage of the first control apparatus is connected to the output stage; and,
 - a second control apparatus according to any-one of claims 10 to 11 and 12
 wherein the control stage of the second control apparatus is connected to the output stage;

wherein,

- when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
- when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the second operating state.
- 14. (Original) A device comprising:
 - the circuit of claim 12;

- a battery configured to be connected to the input terminals of the circuit; and,
- a loudspeaker configured to be connected to the output terminals of the circuit.
- 15. (Currently Amended) Use of an output stage according to any one of claims 2 to 7claim 2, in conjunction with:
 - a first control apparatus according to any one of claims 8 to 9 and 12 wherein the
 control stage of the first control apparatus is connected to the output stage; and,
 - a second control apparatus according to any-one of claims 10 to 11 and 12
 wherein the control stage of the second control apparatus is connected to the output stage;

wherein,

- when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
- when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the second operating state.

REMARKS

By this preliminary amendment, the claims have been amended to remove any multi-dependencies and place them in better form for U.S. examination. No new matter has been added. Prompt examination on the merits is respectfully requested.

Respectfully submitted,

PATENT PORTFOLIO BUILDERS PLLC

By: /stevenmdubois/
Steven M. duBois
Registration No. 35,023

Date: November 9, 2015

Customer No. 113648

Patent Portfolio Builders PLLC P.O. Box 7999 Fredericksburg, VA 22404 (540) 361-1863, Ext. 125

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau



(10) International Publication Number WO 2014/195258 A1

(43) International Publication Date 11 December 2014 (11.12.2014)

(21) International Application Number:

PCT/EP2014/061350

(22) International Filing Date:

2 June 2014 (02.06.2014)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 13305740.6

3 June 2013 (03.06.2013)

EP


- (71) Applicant: ST-ERICSSON SA [CH/CH]; 39 Chemin du Champ-des-Filles, CH-1228 Plan-Les-Ouates (CH).
- (72) Inventors: SIRITO-OLIVIER, Philippe; 2bis rue de Bellevue Parc symphonie 13, F-38120 Saint Egreve (FR). MILAZZO, Patrizia; Via J.F. Kennedy 23, I-95030 S. Agata Li Battiati (IT). NAGARI, Angelo; 12 Rue de la Poste, F-38000 Grenoble (FR).
- (74) Agent: CABINET PLASSERAUD; 52 rue de la Victoire, F-75440 Paris Cedex 09 (FR).

- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

with international search report (Art. 21(3))

(54) Title: RECONFIGURABLE OUTPUT STAGE



(57) Abstract: A circuit comprising: - an output stage according to the invention; - a first control apparatus comprising a control stage of the first control apparatus is connected to the output stage; and, - a second control apparatus comprising a control stage of the second control apparatus is connected to the output stage; wherein, - when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in a first operating state; and, - when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in a second operating state. The output stage and the use of the output stage are also claimed.

Description

RECONFIGURABLE OUTPUT STAGE

Technical Field

[0001] The proposed solution relates generally to output stage circuits, and more especially to a reconfigurable output stage.

Background Art

- [0002] Recently, designers of portable and other low power electronic devices have devised multimedia features in order for their products to attract more attention from potential customers. Internally to these devices, subsystem circuits such as audio subsystems have an increasingly important role on the realisation of these features and, thus, on user experience.
- [0003] A typical audio subsystem, for instance, may combine in a single integrated circuit, various audio configurations for driving multiple output speakers such as a headphone, a hands-free loudspeaker and a receiver speaker, each of these audio configurations potentially having respective output power requirements. For instance, an audio subsystem may use a Class-D amplifier in different audio configurations for driving a circuit such as a hands-free loudspeaker. In fact, depending on the user's need and due to its high power and high efficiency, a Class-D amplifier may provide different levels of loudness. For example, when a medium loudness is required, e.g. 1W, the Class-D amplifier may be powered by the battery of the device. In this configuration the sound loudness would depend on the battery charge state. In another example, when a high loudness is required, e.g. 2W, the Class-D amplifier may be powered by a DC-DC boost converter. In this configuration, the sound loudness could be constant whatever the battery charge state.
- [0004] However, with such type of audio subsystems, when only the medium loudness audio configuration is used the DC-DC boost converter is not used. This is inefficient and represents extra subsystems costs due to the unused die area.

Summary

[0005] There is thus a need for an improved subsystem circuit structure which maximises the die area usage and thus reduce the subsystem costs.

Therefore, it is proposed an output stage suitable for use in a subsystem circuit which can be shared between at least two subsystem circuit components. Namely, the proposed output stage may be adapted to work with particular subsystem circuit components. Hence, with the above example of the audio subsystem and contrary to the prior art, only one output stage is needed for both the Class-D amplifier and the DC-DC boost converter within an audio subsystem circuit structure. In fact in the prior art, two output stages are needed, i.e. one output stage for each of the Class-D amplifier and the DC-DC boost converter.

- [0006] In a first aspect of the solution described herein, there is proposed an electronic circuit output stage adapted to operate in at least a first operating state and a second operating state, the output stage comprising:
 - a first, a second, a third and a fourth configurable input/output terminals;
 and.
 - a first, a second, a third and a fourth switches, each having a first main terminal, a second main terminal and a control terminal, the control terminal being adapted to receive a control signal for controlling the open or closed state of the switch;

wherein,

- the first input/output terminal is connected to the first main terminal of the first switch; - the second input/output terminal is connected to the first main terminal of the second switch:
- the second main terminal of the first switch is connected to the first main terminal of the third switch through a first branch,
- the second main terminal of the second switch is connected to the first main terminal of the fourth switch through a second branch;
- the third input/output terminal is connected to the first branch and the
 fourth input/output terminal is connected to the second branch;
- the second main terminals of the third and fourth switches are both connected to a common node receiving a reference potential; and, wherein.
- when the first and second input/output terminals are configured to

operate as input terminals, the third and fourth input/output terminals are configured to operate as output terminals; and,

- when the first and second input/output terminals are configured to operate as output terminals, the third and fourth input/output terminals are configured to operate as input terminals; and, wherein,
- in the first operating state, the output stage is arranged in a first electrical configuration; and
- in the second operating state wherein the output stage is arranged in a second electrical configuration different from the first configuration
- [0007] In a first embodiment of the first aspect, in the first operating state:
 - the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential; and,
 - the third and fourth input/output terminals are configured to be connected to a load element.
- [0008] Advantageously, this embodiment may allow creating a class-D configuration.
- [0009] In a second embodiment of the first aspect, in the second operating state, the output stage may further comprise an inductor and a decoupling capacitor, wherein:
 - the first and second input/output terminals are configured to operate as output terminals and are configured to be connected, in series with a load element and in parallel with the decoupling capacitor;
 - -the third and fourth input/output terminals are short-circuited
 - one end of the inductor is configured to be connected to the short circuited third and fourth input/output terminals and another end the inductor is configured to be connected to a node receiving a supply potential.
- [0010] Advantageously, this embodiment may allow creating a boost DCDC configuration.
- [0011] In a third, alternative embodiment of the first aspect, in the second operating state, the output stage may further comprise an inductor and a

decoupling capacitor, wherein:

- the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential;
- -the third and fourth input/output terminals are short-circuited;
- one end of the inductor is configured to be connected to the short-circuited third and fourth input/output terminals and another end the inductor is configured to be connected, in series with a load element and in parallel with the decoupling capacitor.
- [0012] Advantageously, this embodiment may allow creating a buck DCDC configuration.
- [0013] In a fourth possible embodiment of the first aspect, in the second operating state, the output stage may further comprise a first and second inductor and a first and second decoupling capacitor, wherein:
 - the first and second input/output terminals are configured to operate as output terminals;
 - the first input/output terminal is configured to be connected, in series with a first load element and in parallel with the first decoupling capacitor;
 - the second input/output terminal is configured to be connected, in series with a second load element and in parallel with the second decoupling capacitor;
 - one end of the first inductor is configured to be connected to the third input/output terminal and another end of the first inductor is configured to be connected to a common node receiving a supply potential;
 - one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected to the node receiving a supply potential.
- [0014] Advantageously, this embodiment may allow creating a double boost DCDC.
- [0015] In a fifth embodiment of the first aspect, in the second operating state, the output stage may further comprise a first and second inductor and a first and second decoupling capacitor, wherein:
 - the first and second input/output terminals are configured to operate as

input terminals and are configured to be connected to a common node receiving a supply potential;

- one end of the first inductor is configured to be connected to the third input/output terminal and another end of the first inductor is configured to be connected, in series with a first load element and in parallel with the first decoupling capacitor;
- one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected, in series with a second load element and in parallel with the second decoupling capacitor.
- [0016] Advantageously, this embodiment may allow creating a double buck DCDC.
- [0017] For instance, in a sixth embodiment of the first aspect, in the second operating state, the output stage may further comprise a first and second inductor and a first and second decoupling capacitor, wherein:
 - the first and second input/output terminals are configured to operate as input terminals;
 - the third input/output terminal is configured to be connected, in series with a first load element and in parallel with the first decoupling capacitor;
 - one end of the first inductor is configured to be connected to the first input/output terminal and another end of the first inductor is configured to be connected to a first node receiving a supply potential;
 - one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected, in series with a second load element and in parallel with the second decoupling capacitor.
- [0018] Advantageously, this embodiment may allow creating a double DCDC, comprising a buck configuration, and a boost configuration.
- [0019] In a second aspect of the solution, there is proposed a control apparatus comprising:
 - a control stage configured to control an output stage according to the first embodiment of the first aspect.

- [0020] In an embodiment of the second aspect, the control stage is a Class-D control stage.
- [0021] In a third aspect of the solution, there is proposed a control apparatus comprising:
 - a control stage configured to control an output stage according to any one of the second to sixth embodiments of the first aspect.
- [0022] In an embodiment of the third aspect, the control stage is a DC-DC converter control stage.
- [0023] In an embodiment of second and/or third aspects, the control stage is adapted to control the output stage by generating control signals for controlling the first, second, third and fourth switches through their respective control terminals.
- [0024] In a fourth aspect of the solution, there is proposed a circuit comprising:
 - an output stage according to any one of the first to the sixth embodiments of the first aspect;
 - a first control apparatus according to the second aspect wherein the control stage of the first control apparatus is connected to the output stage; and,
 - a second control apparatus according to the third aspect wherein the control stage of the second control apparatus is connected to the output stage, wherein:
 - when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
 - when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the second operating state.
- [0025] In a fifth aspect of the solution, there is proposed a device comprising:
 - the circuit of the fourth aspect;
 - a battery configured to be connected to the input terminals of the circuit;
 and,

- a loudspeaker configured to be connected to the output terminals of the circuit.
- [0026] In a sixth aspect of the solution, there is proposed the use of an output stage according to any one of the first to the sixth embodiments of the first aspect in conjunction with:
 - a first control apparatus according to the second aspect wherein the control stage of the first control apparatus is connected to the output stage; and,
 - a second control apparatus according to the third aspect wherein the control stage of the second control apparatus is connected to the output stage, wherein:
 - when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
 - when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the second operating state.

Brief description of drawings

- [0027] A more complete understanding of the proposed solution may be obtained from a consideration of the following description in conjunction with the drawings, in which like reference numbers indicate same or similar elements. In the drawings:
- [0028] FIG. 1 is a block diagram illustrating an audio subsystem;
- [0029] FIG. 2 is a block diagram illustrating an exemplary output stage of the proposed solution;
- [0030] FIGs. 3-8 are a block diagrams illustrating embodiments of the proposed solution.

Description of embodiments

[0031] The following detailed description is exemplary in nature and is not intended to limit the scope, applicability, or configuration of the invention in any way. Rather, the following description provides practical illustrations

- for implementing exemplary embodiments of the present invention. Examples of constructions, materials, dimensions, and manufacturing processes are provided for selected elements, and all other elements employ that which is known to those of skill in the field of the invention. Those skilled in the art will recognize that many of the examples provided have suitable alternatives that can be utilized.
- [0032] FIG. 1 is a block diagram schematically illustrating an audio subsystem 100.
- [0033] In FIG. 1, there is shown therein the audio subsystem 100 comprising one audio DAC unit 110 (i.e. Digital to Analog Converter), one gain matrix unit 120, one class-AB amplifiers 130, two class-AB amplifiers 150, one Class-D amplifier 140, one ear speaker 160, one hands-free speaker 170 and one headphone 180. It is considered herein that there are two class-AB amplifiers 150 that can drive a stereo headphone.
- [0034] Referring to FIG. 1, the audio DAC 110 is coupled to the gain matrix 120, which is coupled to the amplifiers 130, 140, 150, which are respectively coupled to the ear speaker 160, the hands-free speaker 170 and the headphone 180.
- [0035] The DAC 110 aims at generating at least one audio signal which gain may be modified by the gain matrix 120 prior being amplified by an amplifier 130, 140, 150 and being reproduced by a speaker 160, 170, 180.
- [0036] As stated above, the Class-D amplifier 140 may be used in different audio configurations depending on the user's need of loudness. However, different circuit components may be used in different audio configurations thus resulting in a waste of circuit die area when only one or more of the circuit components are in used while the others are not.
- [0037] By way of example, let's consider a case where the Class-D amplifier 140 and a DC-DC boost converter are the circuit components used in one or more audio configurations to drive a speaker, 170. It is indicated that other configurations and other components may be used herein. Each of the Class-D amplifier 140 and the DC-DC boost converter is usually organised into two parts:
 - a output stage providing the required output; and,

- a control stage for controlling the output stage
- However in the proposed example, when the Class-D is used alone in the audio configuration (e.g. for a medium output loudness), only the control stage and output stage of the Class-D amplifier are used while the control stage and output stage of the DC-DC boost converter are not used. As stated above, this situation results in wastage of the circuit die area.
- [0038] In order to solve this problem, it is proposed an electronic circuit output stage adapted to operate in at least a first operating state and a second operating state, such that the output stage may be shared by at least two circuit components such as the Class-D amplifier and the DC-DC boost converter. This way in the example proposed above, the proposed control stage would always be in used in all associated audio configurations.
- [0039] FIG. 2 is a block diagram schematically illustrating an exemplary output stage 200 according to the proposed solution.
- [0040] In FIG. 2, there is shown therein the output stage 200 comprising:
 - a first configurable input/output terminal T_1 , a second configurable input/output terminal T_2 , a third configurable input/output terminal T_3 and a fourth configurable input/output terminal T_4 ; and,
 - a first switch S_1 , a second switch S_2 , a third switch S_3 and a fourth switch S_4 . The switches S_1 , S_2 , S_3 , S_4 may be MOS transistors, NMOS transistors or other transistors of the same or different kind.
- [0041] Referring to FIG. 2, the configurable input/output terminal T₁, T₂, T₃, T₄ are configured to operate as input or output terminals such that:
 - when the first input/output terminal T1 and second input/output terminal T2 are configured to operate as input terminals, the third input/output terminal T3 and fourth input/output terminal T4 are configured to operate as output terminals; and,
 - when the first input/output terminal T1 and second input/output terminal T2 are configured to operate as output terminals, the third input/output terminal T3 and fourth input/output terminal T4 are configured to operate as input terminals.
- [0042] Further in FIG. 2, each of the switches S₁, S₂, S₃, S₄ has a first main terminal 1, a second main terminal 2 and a control terminal 3 wherein the

- control terminal 3 is adapted to receive a control signal for controlling the open or closed state of the associated switch.
- [0043] Structurally, the output stage 200 is organised as follows. The first input/output terminal T1 is connected to the first main terminal 1 of the first switch S1. The second input/output terminal T2 is connected to the first main terminal 1 of the second switch S2. The second main terminal 2 of the first switch S1 is connected to the first main terminal 1 of the third switch S3. The latter connection is forming a first branch 4 of the output stage 200. The second main terminal 2 of the second switch S2 is connected to the first main terminal 1 of the fourth switch s4. The latter connection is forming a second branch 5 of the output stage 200. The third input/output terminal T3 is connected to the first branch 4 of the output stage 200 and the fourth input/output terminal T4 is connected to the second branch 5 of the output stage 200. The second main terminal 2 of the third switch S3 and the second main terminal 2 of fourth switches S4 are both connected to a common node receiving a reference potential VREF of the output stage 200.
- [0044] Referring to FIG. 2, when in the first operating state, the output stage is arranged in a first electrical configuration, and when in the second operating state wherein the output stage is arranged in a second electrical configuration different from the first configuration.
- [0045] FIG. 3 is a block diagram schematically illustrating a first exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the first operating state.
- [0046] In the example of FIG. 3, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as input terminals and are also configured to be connected to a common node receiving a supply potential 201. The common node receiving a supply potential 201 may be a battery, a DC-DC boost converter or any similar DC power source which needs to be recharged on a periodic basis. Further, in FIG. 3, the third input/output terminal T3 and fourth input/output terminal T4 are configured to be connected to a load element. For example, the load element may be an audio speaker 202. In such case, the third input/output terminal T3 and

fourth input/output terminal T4 may be connected respectively with a first and second end of the audio speaker 202. In another example, the load element may be a motor such as a vibration motor usually used in mobile phone. It is indicated that other components may be used herein. As can be seen, the structure of the output stage 200 in the example of FIG. 3 is an H-bridge circuit structure, thus the output stage 200 may be controlled by an H-bridge control stage 10. Namely, the switches S1, S2, S3, S4 of the output stage 200 may be controlled by the H-bridge control stage 10. In the case of audio subsystems, the H-bridge control stage 10 may be the control stage of a Class-D amplifier. If it is the case, the combination of a Class-D amplifier control stage and the output stage 200 of the FIG. 3 would correspond to the realisation of a Class-D amplifier.

- [0047] FIG. 4 is a block diagram schematically illustrating a second exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the second operating state.
- [0048] In the example of FIG. 4, the output stage 200 may further comprise one inductor 204 and one decoupling capacitor 205. Further, in FIG. 4, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as output terminals and are also configured to be connected, in series with a load element 30 and, in parallel with the decoupling capacitor 205. In this configuration, the decoupling capacitor 205 is used for removing on-chip high frequency noise. Also, in FIG. 4, the third input/output terminal T3 and fourth input/output terminal T4 are shortcircuited 6. Additionally, in FIG. 4, one end of the inductor 204 is configured to be connected to the short-circuit 6 and another end the inductor 204 is configured to be connected to a common node receiving a supply potential 203 similar to those already presented in FIG. 3. As can be seen, the structure of the output stage 200 in the example of FIG. 4 is not an H-bridge circuit structure since the load element is not on the central branch of the structure. Rather, the structure of the output stage 200 in the example of FIG. 4 may be seen as two branches 4, 5 which are arranged in parallel. Therefore, any control stage 20 that may control such structure may be used. In one embodiment, the control stage 20 may use

the same signal to control two switches S1, S2, S3, S4 which are situated on parallel branches of the output stage 200 of the FIG. 4. In this case, the output stage 200 would be similar to a circuit structure comprising only a single branch. In this case, a DC-DC control stage may be used to control the output stage 200 in the example of FIG. 4. If it is the case, the combination of a DC-DC control stage and the output stage 200 of the FIG. 4 would correspond to the realisation of a DC-DC boost converter configured to, at least, step-up an input voltage.

- [0049] FIG. 5 is a block diagram schematically illustrating a third exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the second operating state.
- [0050] In the example of FIG. 5, the output stage 200 may further comprise one inductor 212 and one decoupling capacitor 213 similar to those already presented in FIG 4. Further, in FIG. 5, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as input terminals and are also configured to be connected to a common node receiving a supply potential 203 similar to those already presented in FIG. 3. Also, in FIG. 5, a short circuit 6 is created between the third input/output terminal T3 and fourth input/output terminal T4. Additionally, in FIG. 5, one end of the inductor 212 is configured to be connected to the short circuit 6 and another end the inductor 212 is configured to be connected, in series with a load element 30 and, in parallel with the decoupling capacitor 213. As can be seen, the structure of the output stage 200 in the example of FIG. 4 is not an H-bridge circuit structure since the load element 30 is not directed connected to the central branch of the structure. Rather, the structure of the output stage 200 in the example of FIG. 5 may be seen as having, mutatis mutandis, the same structure presented in FIG. 4. Thus, in one embodiment, the control stage 20 may be a DC-DC control stage which may be used to control the output stage 200 in the example of FIG. 5. If it is the case, the combination of a DC-DC control stage and the output stage 200 of the FIG. 5 would correspond to the realisation of a DC-DC buck converter configured to, at least, step-down an input voltage.

- [0051] FIG. 6 is a block diagram schematically illustrating a fourth exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the second operating state.
- [0052] In the example of FIG. 6, the output stage 200 may further comprise one first inductor 207, one second inductor 208, one first decoupling capacitor 209 and one second decoupling capacitor 210. Further, in FIG. 6, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as output terminals. The first input/output terminal T1 is further configured to be connected, in series with a first load element 30 and in parallel with the first decoupling capacitor 209. The second input/output terminal T2 is further configured to be connected, in series with a second load element 40 and in parallel with the second decoupling capacitor 210. Also, one end of the first inductor 207 is configured to be connected to the third input/output terminal T3 and another end of the first inductor 207 is configured to be connected to a common node receiving a supply potential 206 similar to those already presented in FIG. 3. Additionally, one end of the second inductor 208 is configured to be connected to the fourth input/output terminal T4 and another end of the second inductor 208 is configured to be connected to the abovementioned common node receiving a supply potential 206. As can be seen, the structure of the output stage 200 in the example of FIG. 6 is not an H-bridge circuit structure since the load elements 30, 40 are not directed connected to the central branch of the structure. Rather, the structure of the output stage 200 in the example of FIG. 6 may be seen as having, mutatis mutandis, the same structure presented in FIG. 4. Thus, in one embodiment, the control stage 20 may be a DC-DC control stage which may be used to control the output stage 200 in the example of FIG. 6. If it is the case, the combination of a DC-DC control stage and the output stage 200 of the FIG. 6 would correspond to the realisation of a double DC-DC boost converter configured to, at least, step-up an input voltage. Also, due to the fact that each branch of the structure may be controlled independently by the control stage 20, using a DC-DC control stage enables to generate different voltage on each branch 4,5 of the

- output stage that may be used to supply in voltage the load elements 30, 40.
- [0053] FIG. 7 is a block diagram schematically illustrating a fifth exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the second operating state.
- [0054] In the example of FIG. 7, the output stage 200 may further comprise one first inductor 215, one second inductor 217, one first decoupling capacitor 216 and one second decoupling capacitor 218. Further, in FIG. 7, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential 214 similar to those already presented in FIG. 3. Also, one end of the first inductor 215 is configured to be connected to the third input/output terminal T3 and another end of the first inductor 215 is configured to be connected, in series with a first load element 30 and in parallel with the first decoupling capacitor 216. Additionally, one end of the second inductor 217 is configured to be connected to the fourth input/output terminal T4 and another end of the second inductor 217 is configured to be connected, in series with a second load element 40 and in parallel with the second decoupling capacitor 218. As can be seen, the structure of the output stage 200 in the example of FIG. 7 is not an H-bridge circuit structure since the load elements 30, 40 are not directed connected to the central branch of the structure. Rather, the structure of the output stage 200 in the example of FIG. 7 may be seen as having, mutatis mutandis, the same structure presented in FIG. 4. Thus, in one embodiment, the control stage 20 may be a DC-DC control stage which may be used to control the output stage 200 in the example of FIG. 7. If it is the case, the combination of a DC-DC control stage and the output stage 200 of the FIG. 7 would correspond to the realisation of a double DC-DC buck converter configured to, at least, step-down an input voltage. Also, due to the fact that each branch of the structure may be controlled independently by the control stage 20, using a DC-DC control stage enables to generate

- different voltage on each branch 4,5 of the output stage that may be used to supply in voltage the load elements 30, 40.
- [0055] FIG. 8 is a block diagram schematically illustrating a sixth exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the second operating state. Actually, the example of FIG.8 may correspond to a mix between the circuit structures of the examples of FIGs. 6-7.
- [0056] Namely, in the example of FIG. 8, the output stage 200 may further comprise one first inductor 220, one second inductor 223, one first decoupling capacitor 221 and one second decoupling capacitor 224. Further, in FIG. 8, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as input terminals. The third input/output terminal T3 is configured to be connected, in series with a first load element 30 and in parallel with the first decoupling capacitor 221. Also, one end of the first inductor 220 is configured to be connected to the first input/output terminal T1 and another end of the first inductor 220 is configured to be connected to a first node receiving a supply potential 219 similar to those already presented in FIG. 3. Additionally, one end of the second inductor 223 is configured to be connected to the fourth input/output terminal T4 and another end of the second inductor 223 is configured to be connected, in series with a second load element 40 and in parallel with the second decoupling capacitor 224. As can be seen, the structure of the output stage 200 in the example of FIG. 8 is not an Hbridge circuit structure al already explained above. Rather, the structure of the output stage 200 in the example of FIG. 6 may be seen as having, mutatis mutandis, the same structure presented in FIGs. 6-7. Thus, in one embodiment, the control stage 20 may be a DC-DC control stage which may be used to control the output stage 200 in the example of FIG. 6. If it is the case, the combination of a DC-DC control stage and the output stage 200 of the FIG. 6 would correspond to the realisation of a DC-DC buck-boost converter configured to, at least, step-up an input voltage in the first branch 4 of the output stage 200 and step-down an input voltage in the second branch 5 of the output stage 200. This is mainly due to the

fact that each branch of the structure may be controlled independently by the control stage 20, using a DC-DC control stage enables to generate different voltage on each branch 4,5 of the output stage that may be used to supply in voltage the load elements 30, 40.

- [0057] In one embodiment, the switches S1, S2, S3, S4 may be controlled trough their respective control terminals based on control signals such a PWM signal which may be generated by a control stage 10, 20.
- [0058] Several apparatuses such as control apparatuses may be realized based on the proposed solution. For example, a first control apparatus may comprise a control stage configured to control an output stage according to example of FIG. 3. In another example, a second control apparatus may comprise a control stage configured to control an output stage according to at least one of the examples of FIGs. 4-8.
- [0059] Several uses and circuits may also be realized based on the proposed solution. In an example, a first circuit may comprise:

 an output stage according to at least one of the examples of FIGs.

3-8;

- the first control apparatus wherein the control stage of the first control apparatus is connected to the output stage; and,
- the second control apparatus wherein the control stage of the second control apparatus is connected to the output stage;
 wherein,
- when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
- when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the second operating state.
- [0060] In an example, such circuit may be used to drive a stereo hands free speaker. In that case, the first control apparatus may be a class-D controller and the second control apparatus may be a DC-DC controller.

This way, in a first operating state of the output stage, the circuit may be configured to behave as a class-D amplifier according for instance to FIG.3 wherein the load would be the stereo hands free speaker. In this case, the second control apparatus may be deactivated. In a second operating state of the output stage, the circuit may be configured to behave as a DC-DC converter. According to FIG.4, for instance, the circuit may be a DC-DC boost converter where the load 30 would be the stereo hands free speaker. According to FIG.5, for instance, the circuit may be a DC-DC buck converter where the load 30 would be the stereo hands free speaker. According to FIG.6, for instance, the circuit may be a double DC-DC boost converter where the loads 30, 40 may be different terminals of the stereo hands free speaker. According to FIG.7, for instance, the circuit may be a double DC-DC buck converter where the loads 30, 40 may be different terminals of the stereo hands free speaker. Finally, according to FIG.8, for instance, the circuit may be a DC-DC buck-boost converter able to drive different loads 30, 40 for voltage step-up or step-down wherein at least one may be the stereo hands free speaker.

- [0061] Several devices, such as portable devices, may also be realized based on the proposed solution. For example, a device may comprise:
 - the first circuit;
 - a battery configured to be connected to the input terminals of the circuit;
 and.
 - a loudspeaker configured to be connected to the output terminals of the circuit.
- [0062] Although the proposed solution is described above in terms of various exemplary embodiments and implementations, it should be understood that the various features, aspects and functionality described in one or more of the individual embodiments are not limited in their applicability to the particular embodiment with which they are described, but instead may be applied, alone or in various combinations, to one or more of the other embodiments of the proposed solution, whether or not such embodiments are described and whether or not such features are presented as being a part of a described embodiment. Thus, the breadth and scope of the

present proposed solution should not be limited by any of the above-described exemplary embodiments. For instance, it is to appreciated that the output and the circuit may be used in other industries different from the audio that has been presented throughout the description. For example, the DC-DC feature of the circuit may be used in motor-based applications.

[0063] Terms and phrases used in this document, and variations thereof, unless otherwise expressly stated, should be construed as open ended as opposed to limiting. As examples of the foregoing: the term "including" should be read as meaning "including, without limitation" or the like; the term "example" is used to provide exemplary instances of the item in discussion, not an exhaustive or limiting list thereof; the terms "a" or "an" should be read as meaning "at least one," "one or more" or the like; and adjectives such as "conventional," "traditional," "normal," "standard," "known" and terms of similar meaning should not be construed as limiting the item described to a given time period or to an item available as of a given time, but instead should be read to encompass conventional, traditional, normal, or standard technologies that may be available or known now or at any time in the future. Likewise, where this document refers to technologies that would be apparent or known to one of ordinary skill in the art, such technologies encompass those apparent or known to the skilled artisan now or at any time in the future.

[0064] The presence of broadening words and phrases such as "one or more, least," "but not limited to" or other like phrases in some instances shall not be read to mean that the narrower case is intended or required in instances where such broadening phrases may be absent. Additionally, the various embodiments set forth herein are described in terms of exemplary block diagrams, flow charts and other illustrations. As will become apparent to one of ordinary skill in the art after reading this document, the illustrated embodiments and their various alternatives may be implemented without confinement to the illustrated examples. These illustrations and their accompanying description should not be construed as mandating a particular architecture or configuration.

Claims

- An output stage adapted to operate in at least a first operating state and a second operating state, the output stage comprising:
 - a first, a second, a third and a fourth configurable input/output terminals (T1, T2, T3, T4); and,
 - a first, a second, a third and a fourth switches (S1, S2, S3, S4), each having a first main terminal (1), a second main terminal (2) and a control terminal (3), the control terminal being adapted to receive a control signal for controlling the open or closed state of the switch; wherein,
 - the first input/output terminal is connected to the first main terminal of the first switch;
 - the second input/output terminal is connected to the first main terminal of the second switch;
 - the second main terminal of the first switch is connected to the first main terminal of the third switch through a first branch,
 - the second main terminal of the second switch is connected to the first main terminal of the fourth switch through a second branch;
 - the third input/output terminal is connected to the first branch and the fourth input/output terminal is connected to the second branch;
 - the second main terminals of the third and fourth switches are both connected to a common node receiving a reference potential; and, wherein,
 - when the first and second input/output terminals are configured to operate as input terminals, the third and fourth input/output terminals are configured to operate as output terminals; and,
 - when the first and second input/output terminals are configured to operate as output terminals, the third and fourth input/output terminals are configured to operate as input terminals; and,

wherein,

 in the first operating state, the output stage is arranged in a first electrical configuration; and

- in the second operating state wherein the output stage is arranged in a second electrical configuration different from the first configuration..
- 2. The output stage of claim 1, wherein, in the first operating state:
 - the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential; and,
 - the third and fourth input/output terminals are configured to be connected to a load element (202).
- 3. The output stage of claim 1 further comprising an inductor (204) and a decoupling capacitor (205), wherein, in the second operating state:
 - the first and second input/output terminals are configured to operate as output terminals and are configured to be connected, in series with a load element (30) and in parallel with the decoupling capacitor;
 - the third and fourth input/output terminals are short-circuited;
 - one end of the inductor is configured to be connected to the short-circuited third and fourth input/output terminals and another end the inductor is configured to be connected to a common node receiving a supply potential.
- 4. The output stage of claim 1 further comprising an inductor (212) and a decoupling capacitor (213), wherein, in the second operating state:
 - the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential;
 - the third and fourth input/output terminals are short-circuited;
 - one end of the inductor is configured to be connected to the short-circuited third and fourth input/output terminals and another end the inductor is configured to be connected, in series with a load element (30) and in parallel with the decoupling capacitor.
- 5. The output stage of claim 1 further comprising a first and second inductors (207, 208) and a first and second decoupling capacitors (209, 210), wherein, in the second operating state:
 - the first and second input/output terminals are configured to operate as output terminals;
 - the first input/output terminal is configured to be connected, in series with a

first load element (30) and in parallel with the first decoupling capacitor;

- the second input/output terminal is configured to be connected, in series with a second load element (40) and in parallel with the second decoupling capacitor;
- one end of the first inductor is configured to be connected to the third input/output terminal and another end of the first inductor is configured to be connected to a common node receiving a supply potential;
- one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected to the common node receiving a supply potential.
- 6. The output stage of claim 1 further comprising a first and second inductors (215, 217) and a first and second decoupling capacitors (216, 218), wherein, in the second operating state:
 - the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential;
 - one end of the first inductor is configured to be connected to the third input/output terminal and another end of the first inductor is configured to be connected, in series with a first load element (30) and in parallel with the first decoupling capacitor;
 - one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected, in series with a second load element (40) and in parallel with the second decoupling capacitor.
- 7. The output stage of claim 1 further comprising a first and second inductors (220, 223) and a first and second decoupling capacitors (221, 224), wherein, in the second operating state:
 - the first and second input/output terminals are configured to operate as input terminals;
 - the third input/output terminal is configured to be connected, in series with a first load element (30) and in parallel with the first decoupling capacitor;
 - one end of the first inductor is configured to be connected to the first input/output terminal and another end of the first inductor is configured to be

connected to a first node receiving a supply potential;

- one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected, in series with a second load element (40) and in parallel with the second decoupling capacitor.
- 8. A control apparatus (10) comprising:
 - a control stage configured to control an output stage according to claim 2.
- 9. The control apparatus of claim 8 wherein the control stage is a Class-D control stage.
- 10. A control apparatus (20) comprising:
 - a control stage configured to control an output stage according to any one of claims 3 to 7.
- 11. The control apparatus of claim 10 wherein the control stage is a DC-DC converter control stage.
- 12. The control apparatus of anyone of claims 8 to 11, wherein the control stage is adapted to control the output stage by generating control signals for controlling the first, second, third and fourth switches through their respective control terminals.
- 13. A circuit comprising:
 - an output stage according to any one of claims 2 to 7;
 - a first control apparatus according to any one of claims 8 to 9 and 12 wherein the control stage of the first control apparatus is connected to the output stage;
 and,
 - a second control apparatus according to any one of claims 10 to 11 and 12
 wherein the control stage of the second control apparatus is connected to the output stage;

wherein,

- when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
- when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically

disconnected from the output stage, the output stage being configured to operate in the second operating state.


- 14. A device comprising:
 - the circuit of claim 12;
 - a battery configured to be connected to the input terminals of the circuit; and,
 - a loudspeaker configured to be connected to the output terminals of the circuit.
- 15. Use of an output stage according to any one of claims 2 to 7, in conjunction with
 - a first control apparatus according to any one of claims 8 to 9 and 12 wherein the control stage of the first control apparatus is connected to the output stage; and,
 - a second control apparatus according to any one of claims 10 to 11 and 12 wherein the control stage of the second control apparatus is connected to the output stage;


wherein.


- when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
- when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the second operating state.


Drawings


FIG. 1



















Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

	Application Number		
INFORMATION BIOCH COURT	Filing Date		2015-11-09
INFORMATION DISCLOSURE	First Named Inventor	Philip	pe SIRITO-OLIVIER
STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	Art Unit		TBD
(Notice submission under or or it neet	Examiner Name	TBD	
	Attorney Docket Numb	er	0112-301/C03308 US1

					U.S.I	PATENTS			Remove	
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue D	ate	Name of Pate of cited Docu	entee or Applicant ment	Relev	s,Columns,Lines where vant Passages or Relev es Appear	
	1									
If you wis	h to add	d additional U.S. Pater	nt citatio	n inform	ation pl	ease click the	Add button.		Add	
			U.S.P	ATENT	APPLIC	CATION PUBL	LICATIONS		Remove	
Examiner Initial*	Cite N	o Publication Number	Kind Code ¹	Publica Date	tion	Name of Pate of cited Docu	entee or Applicant ment	Relev	s,Columns,Lines where vant Passages or Relev es Appear	
	1									
If you wis	h to add	d additional U.S. Publi	shed Ap	plication	citation	n information p	lease click the Add	butto	n. Add	
				FOREIC	N PAT	ENT DOCUM	ENTS		Remove	
Examiner Initial*		Foreign Document Number ³	Country Code ²		Kind Code ⁴	Publication Date	Name of Patentee Applicant of cited Document	e or	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear	T 5
	1	1 526 643	EP		A1	2005-04-27	Hewlett-Packard Development Comp L.P.	oany,		
	2	0 369 954	EP		A1	1990-05-23	SGS-Thomson Microelectronics s.r	.l.		
If you wis	h to add	d additional Foreign P	atent Do	cument	citation	information pl	ease click the Add	buttor	Add	
			NON	I-PATEN	IT LITE	RATURE DO	CUMENTS		Remove	

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Not for submission under 37 CFR 1.99)

Application Number		
Filing Date		2015-11-09
First Named Inventor	Philip	pe SIRITO-OLIVIER
Art Unit		TBD
Examiner Name	TBD	
Attorney Docket Numb	er	0112-301/C03308 US1

Examiner Initials*	Cite No	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.
	1	International Search Report issued in corresponding International application no. PCT/EP2014/061350, date of completion of the International search June 30, 2014.
	2	Written Opinion of the International Searching Authority issued in corresponding International application no. PCT/ EP2014/061350, date of mailing July 7, 2014.
	3	Extended European Search Report issued in corresponding European patent application no. EP 13 30 5740, date of completion of the report September 6, 2013.
If you wis	h to ac	d additional non-patent literature document citation information please click the Add button Add
		EXAMINER SIGNATURE
Examiner	Signa	ure Date Considered
		tial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a conformance and not considered. Include copy of this form with next communication to applicant.
Standard ST 4 Kind of doo	r.3). ³ F cument l	USPTO Patent Documents at <u>www.USPTO.GOV</u> or MPEP 901.04. ² Enter office that issued the document, by the two-letter code (WIPO or Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. By the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark here in the standard of the patent of the patent document under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark here in the patent of

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Not for submission under 37 CFR 1.99)

Application Number		
Filing Date		2015-11-09
First Named Inventor	Philip	pe SIRITO-OLIVIER
Art Unit	•	TBD
Examiner Name	TBD	
Attorney Docket Numb	er	0112-301/C03308 US1

		CERTIFICATION	ISTATEMENT	
Ple	ase see 37 CFR 1	.97 and 1.98 to make the appropriate selecti	on(s):	
	from a foreign p	of information contained in the information patent office in a counterpart foreign applications osure statement. See 37 CFR 1.97(e)(1).		
OF	t			
	foreign patent o after making rea any individual d	information contained in the information d ffice in a counterpart foreign application, an isonable inquiry, no item of information conta esignated in 37 CFR 1.56(c) more than the 37 CFR 1.97(e)(2).	id, to the knowledge of thating a control in the information di	ne person signing the certification isclosure statement was known to
	See attached ce	rtification statement.		
	The fee set forth	in 37 CFR 1.17 (p) has been submitted here	ewith.	
X	A certification sta	atement is not submitted herewith.		
	ignature of the ap	SIGNA pplicant or representative is required in accordance.		18. Please see CFR 1.4(d) for the
Sig	nature	/stevenmdubois/	Date (YYYY-MM-DD)	2015-11-09
Nar	ne/Print	Steven M. duBois	Registration Number	35,023
		rmation is required by 37 CFR 1.97 and 1.98 (and by the USPTO to process) an application	·	•

1.14. This collection is estimated to take 1 hour to complete, including gathering, preparing and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria,**

VA 22313-1450.

Privacy Act Statement

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether the Freedom of Information Act requires disclosure of these record s.
- A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspections or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.





(11) **EP 1 526 643 A1**

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:27.04.2005 Bulletin 2005/17

(51) Int Cl.7: **H03K 17/687**, H02P 7/00

(21) Application number: 04256356.9

(22) Date of filing: 15.10.2004

(84) Designated Contracting States:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PL PT RO SE SI SK TR Designated Extension States: AL HR LT LV MK

(30) Priority: 23.10.2003 US 692263

(71) Applicant: Hewlett-Packard Development Company, L.P. Houston, TX 77070 (US) (72) Inventors:

Bliley, Paul D.
 Vancouver, WA 98683 (US)

 Jennings, William Vancouver, WA 98682 (US)

Smith, Glenn M.
 Vancouver, WA 98685 (US)

(74) Representative: Powell, Stephen David
WILLIAMS POWELL
Morley House
26-30 Holborn Viaduct
London EC1A 2BP (GB)

(54) Configurable H-bridge circuit

(57) In a configurable H-bridge circuit (100), a high switch (102(1)) is connected to a voltage source (106) and a low switch (102(3)) is connected to ground (110). The configurable H-bridge circuit (100) has a first configuration (Fig. 1B) as a motor drive circuit (104) in which the high switch (102(2)) and the low switch (102(3)) are connected together and coupled to drive a motor (116). The configurable H-bridge circuit (100) also has a second configuration (Fig. 1A) in which the high switch (102 (1)) and the low switch (102(3)) are each configured as a discrete switch that can be coupled as a competent switch.




Fig. 2

Description

[0001] This invention relates to configurable H-bridge circuit(s).

[0002] Imaging devices, such as printing devices and all-in-one devices that scan, print, and copy, utilize motors to drive paper feed mechanisms, move imaging, scanning, and printing units, and/or enable servicing systems such as printhead wipers, printhead capping devices, and printhead cleaning systems. These are only a few examples of how motors may be utilized within an imaging device. Many such devices are designed such that more than one system function is coupled to the same motor so that fewer motors are needed to support the multiple system functions. Typically, imaging devices have been developed with three motors and with a corresponding application specific integrated circuit (ASIC) configured to control the three motors.

[0003] The motor control ASIC is implemented with an H-bridge circuit structure that enables a microprocessor or controller to independently control each motor in an imaging device. The ASIC includes one H-bridge circuit for each motor being controlled, and for a typical three-motor device, the ASIC will include three H-bridge circuits. With the advent of two-motor imaging devices, two H-bridge circuits of the ASIC will be utilized to control the two motors while the third H-bridge circuit goes unutilized.

[0004] The motor control ASIC with the three H-bridge circuit structure continues to be implemented in two-motor imaging devices because it would not be cost effective to design a specialized ASIC with only two H-bridge circuit motor drives, particularly when taking into account the large volume purchase discounts for high volume devices. The small savings in component costs, as well as the savings that would otherwise be incurred for additional engineering and design costs to produce a specialized ASIC, are significant with the high volume sales of such devices. It is cost effective and beneficial to design and utilize an ASIC which can be implemented for similar, yet different devices, such as two-motor and three-motor imaging devices. However, it would also be beneficial if the third H-bridge circuit of an ASIC in a twomotor device could be utilized for component and/or system functionality in the device rather than go unutilized as a motor control.

[0005] The same numbers are used throughout the drawings to reference like features and components:

Figs. 1A and 1B illustrate an exemplary H-bridge circuit that can be configured as discrete switches or as a motor drive circuit.

Fig. 2 illustrates an exemplary application-specific integrated circuit (ASIC) in which configurable H-bridge circuits can each be implemented as discrete switches or as a motor drive circuit.

Fig. 3 is a flow diagram that illustrates a method for a configurable H-bridge circuit.

Fig. 4 is a flow diagram that illustrates a method for a configurable H-bridge circuit.

Fig. 5 illustrates various components of an exemplary printing device in which a configurable H-bridge circuit can be implemented.

[0006] The following describes a configurable H-bridge circuit that can be implemented as independent switches or as a motor drive circuit. In an exemplary implementation, an application-specific integrated circuit (ASIC) includes three H-bridge motor drive circuits. The ASIC can be implemented in an imaging device, such as a printer for example, that utilizes only two motors to drive mechanisms and components of the device.

[0007] The third H-bridge circuit of the ASIC which is not utilized as a motor drive in a two-motor device can be configured as two high side and two low side discrete switches. The two high side switches are connected to an input voltage and can each be utilized to provide switched power to components in the imaging device. The two low side switches are connected to ground and can each be utilized as pull-down devices to provide excess current, such as for LED operation to scan and copy for example.

[0008] It would not be cost effective to design a specialized ASIC with two H-bridge motor drive circuits for newly developed two-motor devices, particularly when large purchase discounts help to keep down manufacturing costs for high volume devices. Utilizing the third H-bridge circuit as discrete switches also provides designflexibility during manufacture of a device and is cost effective in that extra discrete switches do not have to be purchased and added to a device during manufacture.

[0009] Figs. 1A and 1B illustrate an exemplary configurable H-bridge circuit 100 that can be configured as discrete switches 102(1) through 102(4) (Fig. 1A), or can be configured as a motor drive circuit 104 (Fig. 1B). When the configurable H-bridge circuit 100 is implemented as discrete switches (Fig. 1A), a first high switch 102(1) and a second high switch 102(2) are each connected to a voltage source 106. The first and second high switches 102(1) and 102(2) each have an output connection 108(1) and 108(2), respectively. Additionally, a first low switch 102(3) and a second low switch 102 (4) are each connected to ground 110 and have an output connection 112(1) and 112(2), respectively. Any of the discrete switches 102 can be independently coupled to a device component to provide switched power and/ or a connection to ground. An example of an imaging device is described below with reference to the exemplary printing device 500 shown in Fig. 5. Printing device 500 includes examples of components that may be coupled to a discrete switch 102 of the H-bridge circuit 100. [0010] The discrete switches 102 can be implemented as any one or more of field effect transistors (FETs),

bipolar transistors, relays, and/or any other type of

switching device. A gate drive voltage can be applied to

30

gates 114(1) and 114(2) of the high switches 102(1) and 102(2), respectively. The gate drive voltage enables a particular voltage range on each of the high side switches 102(1) and 102(2) and turns on the high side switches such that they can be implemented as series switches that pass a voltage.

[0011] When the configurable H-bridge circuit is implemented as a motor drive circuit 104 (Fig. 1B), an output of the first high switch 102(1) is connected to an input of the first low switch 102(3) and the two switches are coupled to drive a motor 116 in a first direction. Similarly, an output of the second high switch 102(2) is connected to an input of the second low switch 102(4) and the two switches are coupled to drive the motor 116 in an opposite, second direction. Printing device 500 (Fig. 5) also includes examples of components that may be driven by motor 116 when the configurable H-bridge circuit 100 is implemented as a motor drive circuit 104.

[0012] Fig. 2 illustrates an exemplary application-specific integrated circuit (ASIC) 200 in which configurable H-bridge circuits 202(1), 202(2), and 202(3) can each be configured and implemented as discrete switches or as a motor drive circuit. In this example, configurable H-bridge circuits 202(1) and 202(2) are implemented as motor drive circuits to drive motor 204 and motor 206, respectively. The configurable H-bridge circuit 202(3) is configured as discrete switches 208 each of which can be independently coupled to a device component to provide switched power and/or a connection to ground as described above with reference to Fig. 1A.

[0013] The ASiC 200 also includes an H-bridge circuit control 210 that includes configuration register(s) 212 which include configuration indicators of the configurable H-bridge circuit 202(3) implementation. For example, a configuration register 214 maintains an indicator 216 (e.g., a zero data bit) that indicates configurable Hbridge circuit 202(3) is to be implemented as a motor drive circuit. Alternatively, configuration register 214 maintains indicator 216 (e.g., a one data bit) that indicates configurable H-bridge circuit 202(3) is to be implemented as discrete switches 208. Configuration register(s) 212 also include switch indicators 218(1) through 218(4) that each correspond to a discrete switch 208 of the configurable H-bridge circuit 202(3). The switch indicators 218 indicate a configuration of a discrete switch of the configurable H-bridge circuit 202(3) when the H-bridge circuit is implemented as discrete switches. For example, configuration register 220 includes switch indicator 218(1) that indicates a component switch configuration of the first high switch 208(1) of the configurable H-bridge circuit 202(3).

[0014] The configuration registers 212 are controlled by an integrated circuit serial bus (not shown) which connects the components of ASIC 200. The serial bus is used to communicate data bits (e.g., read and write data) to establish the register indicators, such as indicator 216, to enable and/or disable current limits and to set up gate drive voltages for the switches 208, and the

like. The H-bridge circuit control 210 and the configuration registers 212 are programmable at a time of manufacture and can be programmed with firmware, for example, to configure and/or implement the configurable H-bridge circuit 202(3) as a motor drive circuit or as discrete switches.

[0015] When the configurable H-bridge circuit 202(3) is implemented as discrete switches 208 (as shown in this example), the first high switch 208(1) and the second high switch 208(2) are each connected to a voltage source 222 and have an output connection 224(1) and 224(2), respectively. A high side switch 208(1) can be implemented to turn a pen voltage on and off for an ink printhead in a printing device, for example. Further, the two high side switches 208(1) and 208(2) can be coupled in parallel to reduce the effective impedance such that a high side switch can pass a higher current.

[0016] Additionally, the first low switch 208(3) and the second low switch 208(4) are each connected to ground 226 and have an output connection 228(1) and 228(2), respectively. A low side switch 208(3) can be implemented as a general purpose input/output device, a programmable current sink, a fan drive, a solenoid drive, and the like.

[0017] Fig. 3 illustrates a method 300 for a configurable H-bridge circuit that can be implemented as discrete switches or as a motor drive circuit. The order in which the method is described is not intended to be construed as a limitation, and any number of the described method blocks can be combined in any order to implement the method. Furthermore, the method can be implemented in any suitable hardware, software, firmware, or combination thereof. A method for a configurable H-bridge circuit may also be described in the general context of computer executable instructions. Generally, computer executable instructions include routines, programs, objects, components, data structures, and the like that perform particular function(s) or implement data type(s).

[0018] At block 302, an indicator is written to a configuration register to indicate a configuration of a configurable H-bridge circuit. For example, an indicator 216 (Fig. 2) indicates that the configurable H-bridge circuit 202(3) is to be implemented as a motor drive circuit (e. g., a zero data bit) or as discrete switches 208 (e.g., a one data bit). At block 304, the indicator is maintained to indicate the configuration of the configurable H-bridge circuit.

[0019] At block 306, a determination is made as to whether the configurable H-bridge circuit is to be implemented as a motor drive circuit (or as discrete switches). If the configurable H-bridge circuit is to be implemented as a motor drive circuit (i.e., "yes" from block 306), then an H-bridge circuit control is configured at block 308 according to the implementation indicator (as a motor drive). At block 310, the configurable H-bridge circuit is coupled to drive the motor. For example, configurable H-bridge circuit 100 is implemented as a motor drive circuit 104 to drive motor 116 (Fig. 1B).

[0020] If the configurable H-bridge circuit is to be implemented as discrete switches (i.e., "no" from block 306), then a switch indicator is written to a configuration register at block 312 to indicate a configuration of a component switch. For example, switch indicator 218(1) (Fig. 2) is written to configuration register 220 to indicate a configuration of discrete switch 208(1) of the configurable H-bridge circuit 202(3). At block 314, the H-bridge circuit control is configured according to the implementation indicator (as discrete switches). At block 316, a switch of the configurable H-bridge circuit is coupled as a component switch.

[0021] Fig. 4 illustrates a method 400 for a configurable H-bridge circuit that can be implemented as discrete switches or as a motor drive circuit. The order in which the method is described is not intended to be construed as a limitation, and any number of the described method blocks can be combined in any order to implement the method. Furthermore, the method can be implemented in any suitable hardware, software, firmware, or combination thereof. A method for a configurable H-bridge circuit may also be described in the general context of computer executable instructions. Generally, computer executable instructions include routines, programs, objects, components, data structures, and the like that perform particular function(s) or implement data type(s).

[0022] At block 402, a first movable component is controlled with a first motor driven by a first H-bridge circuit of a multiple H-bridge circuit. For example, a first motor 204 (Fig. 2) is driven by a first H-bridge circuit 202(1) of the ASIC 200. At block 404, a second movable component is controlled with a second motor driven by a second H-bridge circuit of the multiple H-bridge circuit. For example, a second motor 206 is driven by a second H-bridge circuit 202(2) of the ASIC 200.

[0023] At block 406, an indicator is written to a configuration register to indicate a configuration of a third H-bridge circuit of the multiple H-bridge circuit. For example, an indicator 216 (Fig. 2) indicates that the configurable H-bridge circuit 202(3) is to be implemented as a motor drive circuit (e.g., a zero data bit) or as discrete switches 208 (e.g., a one data bit).

[0024] At block 408, a determination is made as to whether the third H-bridge circuit is to be implemented as discrete switches (or as a motor drive circuit). If the third H-bridge circuit is not implemented as discrete switches (i.e., "no" from block 408), then the third H-bridge circuit is configured as a motor drive circuit at block 410 according to the indicator maintained in the configuration register. At block 412, the third H-bridge circuit of the multiple H-bridge circuit is coupled to drive a third motor.

[0025] If the third H-bridge circuit is to be implemented as discrete switches (i.e., "yes" from block 408), then the third H-bridge circuit is configured as discrete switches at block 414 according to the indicator maintained in the configuration register. At block 416, a switch of the third H-bridge circuit is coupled as a com-

ponent switch.

[0026] Fig. 5 illustrates various components of an exemplary printing device 500 in which a configurable Hbridge circuit can be implemented as a motor drive circuit or as discrete switches. General reference is made herein to one or more printing devices, such as printing device 500. As used herein, "printing device" means any electronic device having data communications, data storage capabilities, and/or functions to render printed characters, text, graphics, and/or images on a print media. A printing device may be a printer, fax machine, copier, plotter, and the like. The term "printer" includes any type of printing device using a transferred imaging medium, such as ejected ink, to create an image on a print media. Examples of such a printer can include, but are not limited to, inkjet printers, electrophotographic printers, plotters, portable printing devices, as well as all-inone, multi-function combination devices.

[0027] Printing device 500 includes one or more processors 502 (e.g., any of microprocessors, controllers, and the like) which process various instructions to control the operation of printing device 500 and to communicate with other electronic and computing devices.

[0028] Printing device 500 can be implemented with one or more memory components, examples of which include random access memory (RAM) 504, a disk drive 506, and non-volatile memory 508 (e.g., any one or more of a ROM 510, flash memory, EPROM, EEPROM, etc.). The one or more memory components store various information and/or data such as configuration information, print job information and data, graphical user interface information, fonts, templates, menu structure information, and any other types of information and data related to operational aspects of printing device 500.

[0029] Printing device 500 includes a firmware component 512 that is implemented as a permanent memory module stored on ROM 510, or with other components in printing device 500, such as a component of a processor 502. Firmware 512 is programmed and distributed with printing device 500 to coordinate operations of the hardware within printing device 500 and contains programming constructs used to perform such operations.

[0030] An operating system 514 and one or more application programs 516 can be stored in non-volatile memory 508 and executed on processor(s) 502 to provide a runtime environment. A runtime environment facilitates extensibility of printing device 500 by allowing various interfaces to be defined that, in turn, allow application programs 516 to interact with printing device 500

[0031] Printing device 500 further includes one or more communication interfaces 518 which can be implemented as any one or more of a serial and/or parallel interface, a wireless interface, any type of network interface, and as any other type of communication interface. A wireless interface enables printing device 500 to receive control input commands and other information

15

20

from an input device, such as from an infrared (IR), 802.11, Bluetooth, or similar RF input device. A network interface provides a connection between printing device 500 and a data communication network which allows other electronic and computing devices coupled to a common data communication network to send print jobs, menu data, and other information to printing device 500 via the network. Similarly, a serial and/or parallel interface provides a data communication path directly between printing device 500 and another electronic or computing device.

[0032] Printing device 500 also includes a print unit 520 that includes mechanisms arranged to selectively apply an imaging medium such as liquid ink, toner, and the like to a print media in accordance with print data corresponding to a print job. The print media can include any form of media used for printing such as paper, plastic, fabric, Mylar, transparencies, and the like, and different sizes and types such as 8½ x 11, A4, roll feed media, etc.

[0033] Printing device 500, when implemented as an all-in-one device for example, can also include a scan unit 522 that can be implemented as an optical scanner to produce machine-readable image data signals that are representative of a scanned image, such as a photograph or a page of printed text. The image data signals produced by scan unit 522 can be used to reproduce the scanned image on a display device or with a printing device.

[0034] Printing device 500 also includes a user interface and menu browser 524 and a display panel 526. The user interface and menu browser 524 allows a user of printing device 500 to navigate the device's menu structure. User interface 524 can be indicators or a series of buttons, switches, or other selectable controls that are manipulated by a user of the printing device. Display panel 526 is a graphical display that provides information regarding the status of printing device 500 and the current options available to a user through the menu structure.

[0035] Although shown separately, some of the components of printing device 500 can be implemented in an application specific integrated circuit (ASIC). Additionally, a system bus (not shown) typically connects the various components within printing device 500. A system bus can be implemented as one or more of any of several types of bus structures, including a memory bus or memory controller, a peripheral bus, an accelerated graphics port, or a local bus using any of a variety of bus architectures.

[0036] Although configurable H-bridge circuit(s) have been described in language specific to structural features and/or methods, it is to be understood that the subject of the appended claims is not necessarily limited to the specific features or methods described. Rather, the specific features and methods are disclosed as exemplary implementations of configurable H-bridge circuit (s).

Claims

- 1. A configurable H-bridge circuit (100), comprising:
 - a high switch (102(1)) connected to a voltage source (106);
 - a low switch (102(3)) connected to ground (110);
 - a first configuration (Fig. 1B) of the high switch (102(1)) and the low switch (102(3)); and
 - a second configuration (Fig. 1A) in which the high switch (102(1)) and the low switch (102(3)) are each configured as a discrete switch that can be coupled as a component switch, the second configuration (Fig. 1A) being different than the first configuration (Fig. 1B).
- A configurable H-bridge circuit (100) as recited in claim 1, wherein the first configuration (Fig. 1B) includes the high switch (102(1)) and the low switch (102(3)) connected together and coupled to drive a motor (116).
- 3. A printing device (500), comprising:
 - a first motor (204) configured for movable control of at least a first component (520) in the printing device (500);
 - a second motor (206) configured for movable control of at least a second component (522) in the printing device (500);
 - a multiple H-bridge circuit (202) including:
 - a first H-bridge circuit (202(1)) configured to drive the first motor (204);
 - a second H-bridge circuit (202(2)) configured to drive the second motor (206); and a third H-bridge circuit (202(3)) that includes a first configuration (Fig. 1B) as a motor drive circuit (104) to drive a third motor (116), and includes a second configuration (Fig. 1A) as discrete switches (208) that can each be coupled as a component switch.
- 4. A printing device (500) as recited in claim 3, further comprising a configuration register (214) configured to maintain an indicator (216) of the third Hbridge circuit (202(3)) configuration.
- 5. A printing device (500) as recited in claim 3, wherein the third H-bridge circuit (202(3)) includes a high switch (208(1)) connected to a voltage source (222) and includes a low switch (208(3)) connected to ground (226), and wherein the first configuration (Fig. 1 B) includes the high switch (208(1)) and the low switch (208(3)) connected together and coupled to drive the third motor (116).

45

10

25

35

40

6. A printing device (500) as recited in claim 3, wherein the third H-bridge circuit (202(3)) includes a high switch (208(1)) connected to a voltage source (222) and includes a low switch (208(3)) connected to ground, and wherein the second configuration (Fig. 1A) includes at least one of the high switch (208(1)) and the low switch (208(3)) coupled as the component switch.

7. A method (300), comprising:


writing (302) an indicator (216) to a configuration register (214) to indicate an implementation of a configurable H-bridge circuit (202(3)); coupling (310) the configurable H-bridge circuit (202(3)) to drive a motor (116) in an event that the configurable H-bridge circuit (202(3)) is implemented as a motor drive circuit (Fig. 1B);


coupling (316) a switch (208(1)) of the configurable H-bridge circuit (202(3)) as a component switch in an event that the configurable Hbridge circuit (202(3)) is implemented as discrete switches (208(1-4)).

- 8. A method (300) as recited in claim 7, further comprising maintaining (304) the indicator (216) of the implementation of the configurable H-bridge circuit (202(3)), wherein the indicator (216) indicates at least one of a first configuration (Fig. 1B) of the configurable H-bridge circuit (202(3)) as the motor drive circuit (104) and a second configuration (Fig. 1A) of the configurable H-bridge circuit (202(3)) as the discrete switches (208(1-4).
- 9. A method (300) as recited in claim 7, further comprising writing (312) a switch indicator (218(1) to the configuration register (220) to indicate a configuration of the component switch (208(1).
- 10. A method (300) as recited in claim 7, wherein coupling (310) the configurable H-bridge circuit (202 (3)) to drive the motor (116) includes:

connecting an output (224(1)) of a high switch 45 (208(1)) of the configurable H-bridge circuit (202(3)) to an input (228(1)) of a low switch (208(3)) of the configurable H-bridge circuit (202(3)), the high switch (208(1)) connected to a voltage source (222) and the low switch (208 (3)) connected to ground (226); and coupling the high switch (208(1)) and the low switch (208(3)) to the motor (116).

55










Fig. 2





Printing Device 500 Processor(s) **Print Unit** Non-Volatile Memory 508 502 <u>520</u> Operating System **RAM** Scan Unit 514 504 522 **Application** Program(s) UI / Menu Disk Drive <u>516</u> Browser <u>506</u> 524 Communication **ROM** <u>510</u> Display Panel Interface(s) <u>526</u> <u>518</u> **Firmware** 512

Fig. 5



EUROPEAN SEARCH REPORT

Application Number EP 04 25 6356

Category	Citation of document with indication	on, where appropriate,	Relevant	CLASSIFICATION OF THE
Jalegory	of relevant passages		to claim	APPLICATION (Int.Cl.7)
X	EP 0 833 437 A (HELLA H 1 April 1998 (1998-04-6 * column 2, line 54 - c	01)	1-10	H03K17/687 H02P7/00
x	DE 44 40 064 A1 (HELLA 59557 LIPPSTADT, DE; Hi 15 May 1996 (1996-05-15 * column 3, line 45 - of figures 1-3 *	ELLA KG HUECK & CO) 5) column 6, line 65;	1-10	
x	EP 0 369 954 A (SGS-THOMICROELECTRONICS S.R.L) 23 May 1990 (1990-05-23* column 3, line 58 - 6 figures 1-5 *	OMSON 1 3)	1-10	
				TECHNICAL FIELDS
				SEARCHED (Int.Cl.7)
				H03K H02P
	The present search report has been d	rawn up for all claims Date of completion of the search		Examiner
	The Hague	7 February 2005	Seg	gaert, P
X : part Y : part docu	NTEGORY OF CITED DOCUMENTS cularly relevant if taken alone cularly relevant if combined with another ment of the same category	T : theory or princi E : earlier patent d after the filing d D : document oited L : document oited	ole underlying the ocument, but publi ate I in the application for other reasons	invention ished on, or
	nological background -written disclosure		same patent famil	v corresponding

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 04 25 6356

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

07-02-2005

9833437 1440064 9369954	A1A1	01-04-1998 15-05-1996 23-05-1990	DE EP NONE IT DE DE	19639252 C1 0833437 A2 1225630 B	20-11-1 01-04-1
			IT DE		
369954	А	23-05-1990	DE		
			EP JP US US	68918232 D1 68918232 T2 0369954 A1 2184295 A 4972130 A RE35806 E	22-11-1 20-10-1 02-02-1 23-05-1 18-07-1 20-11-1 26-05-1
				EP JP US	EP 0369954 A1 JP 2184295 A US 4972130 A

11) Publication number:

0 369 954 A1

(12)

EUROPEAN PATENT APPLICATION

21 Application number: 89830493.6

(51) Int. Cl.5: H02P 7/00

2 Date of filing: 13.11.89

3 Priority: 16.11.88 IT 8368188

Date of publication of application:23.05.90 Bulletin 90/21

Designated Contracting States:
DE FR GB NL SE

Applicant: SGS-THOMSON MICROELECTRONICS s.r.l. Via C. Olivetti, 2 I-20041 Agrate Brianza Milano(IT)

② Inventor: Rossi, Domenico Via Roma, 161 I-27024 Cilavegna(IT) Inventor: Cuomo, Andrea Viale Beatrice d'Este, 40

Inventor: Pietrobon, Giovanni

Via Steffani, 18 I-31100 Treviso(IT)


I-20122 Milano(IT)

Representative: Pellegri, Alberto et al c/o Società Italiana Brevetti S.p.A. Via Cavour, 9
I-21100 Varese(IT)

- Multipurpose, internally configurable integrated circuit for driving in a switching mode external inductive loads according to a selectable connection scheme.
- (57) A "multipurpose" integrated circuit for driving in a switching mode an externally connected load or loads permits to implement any appropriate supply scheme of the external load or loads through six output terminals thereof and is therefore useful in a large number of applications. The integrated circuit uses six integrated power switching devices provided with respective recirculation diodes and may conveniently use a single externally connected sensing resistor for generating, by means of a customary PWM control loop, a control signal which by means of a logic circuit configurable by programming permits the generation of driving signals function of said control signal for all six integrated power switches in accordance with a configuration of said driving signals which is functionally in conformity with the particular scheme of connection of the load or loads selected among the different bridge type and unipolar-motor type schemes which may be selected by programming. A preferred embodiment contem-

plates the use of a multiplexer for selecting among bridge type driving signals and unipolar-motor type driving modes and a ROM provided with two input registers for selecting the specific driving scheme and for regulation, respectively.

EP 0 369 954 A1



MULTIPURPOSE, INTERNALLY CONFIGURABLE INTEGRATED CIRCUIT FOR DRIVING IN A SWITCHING MODE EXTERNAL INDUCTIVE LOADS ACCORDING TO A SELECTABLE CONNECTION SCHEME

BACKGROUND OF THE INVENTION

1

1. Field of the invention

The present invention relates to an integrated circuit which may be internally configured by programming, for controlling the switching of a driving current through a single or multiple inductive loads connected across output terminals of the integrated device in accordance with one of several different connection schemes which may be selected for a particular application.

2. Description of the prior art

The controlled driving of stepping motors, transformers, electromagnets and similar actuating means, typically representing inductive loads, is commonly implemented by employing an integrated device combining the output power transistors (typically four power switching transistors connected to a virtual ground node which are referred to as "low-side drivers" and one or more often two power switching transistors connected to the supply rail, known as "high-side driver(s)") and a driving circuit. The latter typically includes a pulse-widthmodulation (PWM) control loop, driven by a clock signal, which controls the "duty-cycle" of driving signals fed to the output power switching transistors in function of the detected value of the current flowing through the external load and of a control reference voltage.

Integrated circuits of this kind are well known to a skilled technician and may take different forms, more or less advantageous under certain aspects, but which essentially remain based upon PWM control loops. Among these types of circuits, particularly advantageous is a control circuit based upon a current sharing principle described in the pending European Patent Application Number 88115444.7, filed on September 21, 1988 and claiming a Convention priority date of October 5, 1987, wherein by employing a single current sensing resistor for the current flowing through the external loads, it is possible to adjust independently the current flowing through two external loads connected according to a "dual-half-bridge" scheme or according to a "unipolar motor" connection scheme. The description of such a switching control circuit is here incorporated. On the other hand, the kind of the external inductive load or

loads to be driven by the integrated circuit, whether represented by an unipolar motor or by one or more unidirectional motors, solenoids, etc., normally requires a specific design of the integrated switching control circuit compatible with the particular drive configuration or connection scheme of the external load or loads to be driven. In the accompanying Figures 1a, 1b, 1c and 1d, several well known driving schemes for inductive loads (L), according to a bridge, dual-half-bridge, electromagnet, and unipolar motor drive configuration are respectively depicted. In these illustrations six power switching transistors indicated with HSD1, HSD2 (i.e. the two High-Side Drivers), LSD1, LSD2, LSD3 and LSD4 (i.e. the four Low-Side Drivers), respectively, are shown, each being provided with a power diode for the recirculation of the discharge current of the relative external inductive load L. In case of driving an electromagnet, as depicted in Fig. 1c. the integrated circuit may contain also two additional recirculation diodes D1 and D2 as it is well known to a skilled technician. In all the examples shown, a single sensing resistor (Rsense), connected between a virtual ground node and the real ground of the supply circuit, is shown. Obviously the use of a single sensing resistor in the case of the circuit of Fig. 1b, i.e. a dual-half-bridge drive configuration for two external loads L and L, necessarily requires a current sharing kind of switching control circuit when an individual control of the two loads is desired, as described in the above cited application.

According to the prior art, the integrated circuit for controlling the switching must essentially be designed specifically for the contemplated application, e.g. a bridge type application (Fig. 1a), a unipolar motor application (Fig. 1d), and so forth.

Therefore it would be of great utility the availability of an integrated device for controlling the switching of a drive current across external inductive loads (single or multiple loads), which could be internally configured so as to be usable for a driving scheme selectable among a number of possible driving schemes of the externally connected load or loads.

OBJECTIVE AND SUMMARY OF THE INVENTION

The main objective of the present invention is that of providing an integrated circuit for controlling the switching which may be internally configured by means of selection logic means which may be

controlled by the user for making the control circuit functionally suited for a certain driving scheme of an external load or loads which may be implemented by suitably bridging output terminals of the integrated circuit and connecting the external load or loads thereto.

This and other objectives and advantages which will emerge during the following description, are achieved by the switching mode, driving circuit of the invention, which may also conveniently use a single PWM control loop utilizing a single sensing resistor connected between a virtual ground node to which four "low-side drivers" are connected and the real ground of the supply circuit and which is capable of generating at least a control signal, the "duty-cycle" of which is determined by means of a clock signal and a reference voltage. This control signal generated by the PWM control loop is substantially fed to the input of a configurable logic circuit, which may comprise a read-only memory (ROM) and/or a similarly programmable logic array (PLA) and suitable selection registers (programming registers). The configurable logic circuit produces as many drive signals for as many output power switching transistors are used (i.e. for the four "low-side drivers" and for the unique or for the two "high-side drivers") in conformity with a selected driving scheme to be implemented.

According to a preferred embodiment of the invention, the use of relatively slow ROM or PLA, i.e. with a relatively long access time, is made possible without such a speed limit of the programmable logic circuit having a negative effect upon the correct driving in a switching mode of the external load or loads.

BRIEF DESCRIPTION OF THE DRAWINGS

Figures 1a, 1b, 1c and 1d depict as many driving schemes of one or more external loads which are commonly adopted in the art, as described above:

Figure 2 is a basic block diagram of the integrated driving circuit of the present invention;

Figure 3 is a block diagram of an embodiment of the circuit of the invention suitable to utilize programmable devices having a relatively long access time;

Figure 4 is a circuit diagram of one of the block of the diagram of Fig. 3;

Figure 5 is a more detailed functional block diagram of a circuit of the invention.

DESCRIPTION OF PREFERRED EMBODIMENTS

A basic block diagram of the integrated driving

circuit of the invention is depicted in Fig. 2. The two power devices connected to the supply rail Vs, i.e. the two "high-side drivers" HSD1 and HSd2, and the four power devices which are connected to the virtual ground node VG of the output supply circuit, i.e. the four "low-side drivers" LSD1, LSD2, LSD3 and LSD4, are represented as a whole by the block labelled "power drivers", which has six respective output terminals HSD1, HSD2, LSD1 ... LSD4, whereby any one of the supply schemes for single or multiple loads depicted in Figures 1a, ... 1d, may be implemented. In the particular example shown in Fig. 2, it is easily recognized that the implemented supply scheme is the one used for controlling an electromagnet. The load L is connected between the two "high-side drivers" and the four "lowside drivers", which are respectively connected in parallel by means of the indicated external connections.

The integrated device has preferably an external terminal VG for allowing the connection of an external sensing resistance Rsense between such a virtual ground terminal VG and the real ground of the circuit powering the external load L.

Naturally the six power switching devices will have customarily a respective integrated diode for recirculation, as shown in Figures 1a, 1b, ... 1d.

The voltage signal across the sensing resistor Rsense is fed to a PWM block wherein such a signal is detected and compared with a control reference voltage Vref and a pulse-width-modulation control circuit generates at least a control signal IN1, the frequency and "duty-cycle" of which may be adjusted by means of said control reference voltage Vref and the Clock signal. The signal (or the two nonsuperimposing driving signals which are needed in case a dual-half-bridge supply scheme for two distinct loads or a supply scheme for a unipolar motor utilizing a single sensing resistor and a single PWM control loop as described in the above cited pending application are implemented) is not fed directly or through inverters to the respective driving terminals of the six output power switching devices but such a driving signal (or two nonsuperimposing driving signals) is fed to an input of a logic circuit labelled ROM - PLA which may be configured by programming and which generates on at least six output terminals thereof, signals which are replica and inverse signals of such a single signal IN1 (or of two nonsuperimposing signals) which is generated by the PWM control loop. The output signals (CA, CB, C0, C1, C2 and C3) of the configurable logic circuit (ROM - PLA) are respectively fed to the six driving terminals of the output power drivers. The configurable logic circuit (ROM -PLA) is provided with at least a first register R1 for the selection of the driving configuration of the external load, which is connected (obviously in

conformity with such a selected configuration) to the relative output terminals of the integrated circuit, a second register R2 for controlling the driving conditions of the load thus connected and preferably a read-only memory (ROM) capable of storing the data of the two registers and/or a logic circuit array whose configuration may be programmed (PLA) and/or equivalent combinatory logic circuitry and determines a configuration of said six output signals in conformity with the data stored in said two registers R1 and R2.

In view of the fact that especially when using ROM and/or PLA having a relatively long access time, the delays imputable to the access time of the programmable circuits may interfere with a correct driving in a switching mode of the external load or loads, an embodiment as the one depicted in Figures 3 and 4 which is particularly suited when the fabrication technology is such as to determine relatively long access times for ROM and for PLA, may be preferred.

As schematically shown in Fig. 3, the function of selecting the configuration of the six output terminals CA, CB, C0, C1, C2 and C3 of the configurable logic circuit is performed by utilizing six "speed-up" circuits, identified by H1, H2, L1, ... L4, respectively. Each block is formed by an AND gate followed by an EX-OR gate as depicted in Fig. 4. A first signal of a pair of signals coming from the ROM is fed to an input terminal of the AND gate of the speed-up circuits as a "forcing" signal of a respective logic state and the second is fed to an input terminal of the EX-OR gate of the speed-up circuits as a "selection of inversion" signal. According to this preferred embodiment the use of relatively slow programmable arrays for implementing the read-only-memory function of the integrated circuit of the invention is made possible.

A more detailed diagram of the circuit of the invention according to such a particularly preferred embodiment, is depicted in Fig. 5.

In the example shown in Fig. 5, the six integrated power switching devices: HSD1, HSD2, LSD1, LSD2, LSD3 and LSD4, provided with their respective recirculation diodes, are clearly shown. Each power switching device commutes a respective output terminal either to the supply rail Vs or to the virtual ground node VG. In the example shown a single external sensing resistor Rsense is connected between the virtual ground node VG and the ground of the supply circuit of one or more external loads (not shown in this figure) which will be connected to the appropriate output terminals, in accordance with a selected supply scheme. Each power switching device is driven by a signal coming respectively from the outputs terminals CA, CB, C0, C1, C2 and C3 of the programmable logic circuit, as clearly shown.

The voltage signal present across the sensing resistor Rsense, by means of the shown connection, and the control signals Vref and Clock are fed to a PWM control circuit of a substantially customary type. The control signal IN1 produced by the PWM control circuit is fed to the input of a speed-up, "flexibility bridge" circuit BFG, one function of which is that of allowing to control a number of half-bridge circuits, eventually coupled among them in a bridge configuration, thus permitting to control the driving by means of a single control signal IL or IR (assuming that a "low-side driver" is always inverting in respect to the respective "highside driver" as it is easily understood by a skilled technician), because by considering for example a single left-hand half-bridge (formed by HSD1, LSD1 and LSD2 of the scheme depicted in Fig. 1b) the control signal IL will always be a function of the signal IN1 or of the inverse of the latter; i.e. always "high" or always "low", and therefore the AND gate followed by and EX-OR gate of the BFG circuit will control the function: IL = S (IN1) through the respective left-phase (PL) and leftinversion (XL) signals coming from the ROM. Obviously the same type of control is duplicated by the BFG circuit through the respective PR and XR signals coming from the ROM for generating an IR driving signal for an eventual right-hand half-bridge (formed by HSD2, LSD3 and LSD4 in Fig. 1b). An advantage of such a solution is represented by the small number of components which are necessary for implementing the double half-bridge control as well as by the possibility offered of employing a very slow ROM, because the delay between the signal IN1 generated by the PWM control circuit and the control signals IL and/or IR remains always extremely small, as already observed in relation to the more general schemes of Figures 3 and 4.

As it will be evident to the skilled technician, in case a "full-bridge" supply scheme is utilized, the functions of the "current sharing" CS block are no longer required and the signal "CS disable" coming from the ROM will assume a logic value equivalent to "1" such as to disable the two OR output gates of the CS block. In case a "dual-half-bridge" or a "unipolar motor" supply scheme is selected, the "CS disable" signal will assume a "ø" logic value and the two output signals of the current sharing control circuit "CSC", "IL enable" and "IR enable", are fed to the respective inputs of the two AND gates. The output signals of the two AND gates: IL and IR, essentially correspond to the signals PA and PB of the circuit depicted in Fig. 4 of the cited prior application Serial Number 245,657 of September 16, 1988, so as the "IL enable" and "IR enable" signals correspond sustantially to the two signals Qz and Qz of that circuit.

5

In case a bridge scheme is selected, the two output signals IL and IR of the two AND gates are fed in a replica and in an inverse form, through the shown inverters, to a lag time generating circuit "RTL", i.e. to a circuit capable of determining a certain delay in the transfer of a positive ramp, which circuit has the function of positively excluding simultaneous conduction of a "high-side driver" and of a respective "low-side driver", according to a common technique.

The pair or the pairs of signals, IL' and $\overline{\text{IL'}}$ and IR' and $\overline{\text{IR'}}$, respectively, are fed through a multiplexer "MX" to the respective driving terminals of the power switching devices, as it will be described further on.

In case a unipolar-motor mode of operation is selected by means of the register R1 (Fig. 1d scheme), the four control phases (phase 1, 2, 3 and 4) are set by means of the register R2 and through the shown connections these signals are fed to the respective inputs of the multiplexer MX to which also the two control signals IR and IL generated as described before by means of the PWM control circuit, the CS current sharing circuit and the BFG circuit are fed. By means of the "unipolar/bridge select" signal coming from the ROM, the multiplexer MX is preset and the six driving signals CA, CB, C3, C2, C1 and C0 for the respective six power switching devices are enabled by means of two enable/disable signals, respectively "R enable" and "L enable" also coming from ROM and which, by means of the six AND gates connected on the six outputs of the multiplexer MX permit to force to an OFF state (disable) the driving signals.

The use of the multiplexer MX is particularly effective for performing a selection among bridge type and unipolar-motor type supply schemes which are radically different from each other and this allows to reduce the number of components which are required for implementing the programmable logic circuitry which is employed in the integrated device of the present invention.

The driving signals relating to the implementation of a bridge type supply scheme or of a sole-noid control, are grouped in Fig. 5 by the label "bridge drive signals", while the ensemble of driving signals relating to the implementation of a unipolar-motor supply scheme are labelled "unipolar drive signals" in the diagram of the same Fig. 5.

Notwithstanding the fact that only few preferred embodiments of the invention have been illustrated wherein a ROM is employed, it will be evident to the skilled technician that the ROM may also be substituted by an equivalent logic circuit such as for example a programmable logic array (PLA, PAL, etc.) or by equivalent combinatory logic cir-

cuitry. Moreover the invention may be practiced in different embodiments, modified in respect to the embodiments which have been described herein for purely illustrative purposes.

Claims

1. An integrated circuit for driving in a switching mode one or more external loads connected, in accordance with a certain supply scheme, to output terminals of the integrated circuit which essentially comprise at least one or optionally two high-side driver, power switching integrated devices having a common pole connected to a supply rail of the integrated circuit, four low-side driver, power switching integrated devices having a common pole connected to a virtual ground node of the integrated circuit, a second pole of each of said integrated power switching devices being connected respectively to one of an equal number of output terminals of the integrated circuit, an external sensing resistor being connected between said virtual ground node and a real ground node of the supply circuit, each of said integrated power switching devices having a driving terminal to which a driving signal is fed, means for detecting and comparing a signal present across said sensing resistor with a control reference voltage, at least a pulse-with-modulation (PWM) control circuit capable of generating at least a substantially square-wave control signal having a frequency and a duty-cycle respectively controlled by means of a clock signal and said control reference voltage. wherein the integrated circuit includes

at least a logic circuit configurable by programming capable of receiving through at least an input terminal thereof said control signal generated by said PWM control circuit and addressing, through output terminals thereof, toward said driving terminals of said integrated power switching devices, driving signals function of said control signal, according to a configuration of said outputs in conformity with a supply scheme of connection of the external load or loads to said output terminals of the integrated circuit selected among different bridge and unipolar-motor type schemes of connection.

- 2. The integrated circuit according to claim 1, wherein said PWM control circuit generates two nonsuperimposing, square-wave control signals and said configurable logic circuit receives both said two nonsuperimposing control signals through two input terminals thereof.
- 3. The integrated circuit according to claim 1, wherein said configurable logic circuit comprises: a first register for selecting the connection scheme of an external load which is connected, in conformity with said selected scheme, across said output

terminals of the integrated circuit;


a second register for controlling the driving conditions of said externally conneted load;


a read-only memory (ROM) or equivalent logic circuit apt to produce a configuration of output signals for conditioning a combinatory logic circuit in conformity with data stored in said first and in said second registers;


a combinatory logic circuit apt to receive said control signal generated by said PWM control circuit and said conditioning signals produced by said ROM and to produce driving signals, function of said control signal generated by said PWM control circuit, in conformity to said configuration of output signals produced by said ROM;

at least a multiplexer circuit apt to select between bridge type and unipolar-motor type driving mode in function of a conditioning signal generated by said ROM and to reproduce said driving signals generated by said combinatory logic circuit and fed to input terminals of said multiplexer circuit on output terminals thereof which are operatively connected to said driving terminals of said integrated power switching devices through enabling/disabling means controlled by enable/disable signals produced by said ROM.

4. The circuit according to claim 3, wherein said enabling/disabling means of the outputs of said multiplexer include an equal number of logic AND gates cascaded respectively therefrom, each being capable of receiving through a first input terminal one of said driving signals coming from one of said output terminals of said multiplexer circuit and, through a second input terminal, an enable/disable signal coming from said ROM and to produce, while in an enable condition, on an output terminal a driving signal which is fed to the driving terminal of the respective integrated power switching device.









EUROPEAN SEARCH REPORT

EP 89 83 0493

ategory	Citation of document with in of relevant pas	sages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
	ED_A_19722/ (TDM)			ATTACATION (III. CIS)
,	EL-W-TOVESA (IDM)		1	H02P7/00
,	* abstract; figure 1 *			
I	EP-A-198248 (ARNOLD MUE		1	
I	* abstract; claims 1, 5	*		
١			2, 3	
				TECHNICAL FIELDS SEARCHED (Int. Cl.5)
				H02P
	The present search report has be	en drawn up for all claims		
	Place of search	Date of completion of the search		Examiner
	THE HAGUE	09 FEBRUARY 1990	BEY	ER F.
X : part Y : part	CATEGORY OF CITED DOCUMEN it cularly relevant if taken alone ticularly relevant if combined with anot ument of the same category	E: earlier patent de after the filing	ocument, but publ date in the application	ished on, or

1

PATENT COOPERATION TREATY

PCT

INTERNATIONAL SEARCH REPORT

(PCT Article 18 and Rules 43 and 44)

Applicant's or agent's file reference	FOR FURTHER	see Form PCT/ISA/220
BCT140220GDE	1.01.01.	as, where applicable, item 5 below.
International application No.	International filing date (day/month/year)	(Earliest) Priority Date (day/month/year)
PCT/EP2014/061350	2 June 2014 (02-06-2014)	3 June 2013 (03-06-2013)
Applicant		
ST-ERICSSON SA		
This international search report has been paccording to Article 18. A copy is being tra	orepared by this International Searching Autho nsmitted to the International Bureau.	rity and is transmitted to the applicant
This international search report consists o	f a total ofsheets.	
X It is also accompanied by	a copy of each prior art document cited in this	report.
1. Basis of the report		
	nternational search was carried out on the bas	s of:
	pplication in the language in which it was filed international application into	, which is the language
	nished for the purposes of international search	
	report has been established taking into account o this Authority under Rule 91 (Rule 43.6 <i>bis</i> (a))	
c. With regard to any nucle c	tide and/or amino acid sequence disclosed	n the international application, see Box No. I.
2. Certain claims were fou	nd unsearchable (See Box No. II)	
3. Unity of invention is lack	king (see Box No III)	
4. With regard to the title ,		
X the text is approved as su	bmitted by the applicant	
the text has been establish	hed by this Authority to read as follows:	
5. With regard to the abstract ,		
X the text is approved as su	• • • • • • • • • • • • • • • • • • • •	a it annually in Day No. IV. The applicant
	hed, according to Rule 38.2, by this Authority a m the date of mailing of this international searc	
6. With regard to the drawings ,		
a. the figure of the drawings to be po	ublished with the abstract is Figure No2_	
X as suggested by t	he applicant	
	s Authority, because the applicant failed to sug	
	s Authority, because this figure better characte	rizes the invention
b. none of the figures is to be	e published with the abstract	

Form PCT/ISA/210 (first sheet) (July 2009)

INTERNATIONAL SEARCH REPORT

International application No PCT/EP2014/061350

A CLASSI INV. ADD.	FICATION OF SUBJECT MATTER H03F3/217 H02M3/156 H03K17/6	693 H02P7/00				
ADD.						
	o International Patent Classification (IPC) or to both national classifica	ation and IPC				
	SEARCHED commentation searched (classification system followed by classification)	on symbols)				
H03F	H02M H03K H02P					
Documenta	tion searched other than minimum documentation to the extent that su	uch documents are included in the fields sea	rched			
Electronic d	lata base consulted during the international search (name of data bas	se and, where practicable, search terms use	d)			
EPO-In	EPO-Internal, WPI Data					
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT					
Category*	Citation of document, with indication, where appropriate, of the rele	evant passages	Relevant to claim No.			
А	EP 1 526 643 A1 (HEWLETT PACKARD DEVELOPMENT CO [US]) 27 April 2005 (2005-04-27) the whole document		1-15			
А	EP 0 369 954 A1 (SGS THOMSON MICROELECTRONICS [IT]) 23 May 1990 (1990-05-23) the whole document		1-15			
Furt	her documents are listed in the continuation of Box C.	X See patent family annex.				
* Special c	ategories of cited documents :	"T" later document published after the inter				
	ent defining the general state of the art which is not considered of particular relevance	date and not in conflict with the application the principle or theory underlying the in				
"E" earlier a filing d	application or patent but published on or after the international late	"X" document of particular relevance; the cl considered novel or cannot be conside				
cited t	ent which may throw doubts on priority claim(s) or which is o establish the publication date of another citation or other	step when the document is taken alone "Y" document of particular relevance; the cl	e			
"O" docum	al reason (as specified) ent referring to an oral disclosure, use, exhibition or other	considered to involve an inventive ster combined with one or more other such	when the document is documents, such combination			
	s ent published prior to the international filing date but later than iority date claimed	being obvious to a person skilled in the "&" document member of the same patent f				
Date of the	actual completion of the international search	Date of mailing of the international sear	ch report			
3	0 June 2014	07/07/2014				
Name and r	nailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2	Authorized officer				
	NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016	Van den Doel, Jul	es			

1

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
PCT/EP2014/061350

EP 1526643	A1	27-04-2005	EP	1526643 A1	27-04-2005
			JP US	2005130694 A 2005088125 A1	19-05-2005 28-04-2005
EP 0369954	A1	23-05-1990	DE DE EP IT JP US	68918232 D1 68918232 T2 0369954 A1 1225630 B H02184295 A 4972130 A	20-10-1994 02-02-1995 23-05-1990 22-11-1990 18-07-1990 20-11-1990

Form PCT/ISA/210 (patent family annex) (April 2005)

PATENT COOPERATION TREATY

From the INTERNATIONAL SEARCHING AUTHORITY

То:							PCT	
	see form PCT/IS A/2 20				WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY (PCT Rule 43 <i>bis</i> .1)			
					Date of mailing (day/month/year) see form PCT/ISA/210 (second sheet)			
Applicant's or agent's file reference see form PCT/ISA/220					FOR FURTHER ACTION See paragraph 2 below			
International application No. International filing date (contraction) PCT/EP2014/061350 02.06.2014			_	ay/month/year)		Priority date (day/month/year))	
International Patent Classification (IPC) or both national classification (INV. H03F3/217 H02M3/156 H03K17/693 H02P7/00					and IPC			
Applicant ST-ERICSSON SA								
1.	This opinion co	ntains indication	ons relating to	o the follo	wing items:			
	☐ Box No. I Basis of the opinion							
	☐ Box No. II Priority							
	☐ Box No. III Non-establishment of opinion with regard to novelty, inventive step and industrial applicability							
	☐ Box No. IV Lack of unity of invention							
	☐ Box No. V	•	ement under R				novelty, inventive step and ment	industrial
	☐ Box No. VI	Certain docum	ents cited					
	☐ Box No. VII	Certain defects	in the internal	tional appl	ication			
	Box No. VIII	Certain observ	ations on the in	nternation	al application			
2.	FURTHER ACTI	ON						
	written opinion of the applicant cho	f the Internationa loses an Authori eau under Rule	al Preliminary I ty other than th	Examining his one to	Authority ("IP be the IPEA a	EA") exc nd the c	usually be considered to be cept that this does not appl chosen IPEA has notifed th onal Searching Authority	ly where
	submit to the IPE	A a written replimailing of Form	y together, whe	ere approp	oriate, with ame	endmen	PEA, the applicant is invited ts, before the expiration of nths from the priority date,	3 months
	For further option	ns, see Form PC	T/ISA/220.					
Nam	e and mailing addres	s of the ISA:		Date of co this opinio	mpletion of n	Authori	zed Officer	ortisection Patoniam.
	P.B. 5818 l	Patent Office Patentlaan 2 V Rijswijk - Pays I	Bas	see form PCT/ISA/2	10	Van d	len Doel, Jules	Composite Falani
	Tel. +31 70 Fax: +31 7				Telepho	one No. +31 70 340-2761	good and any	

WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY

International application No. PCT/EP2014/061350

	Box	N	p. I Basis of the opinion
1.	With	n re	gard to the language, this opinion has been established on the basis of:
	\boxtimes	the	e international application in the language in which it was filed
			ranslation of the international application into , which is the language of a translation furnished for the rposes of international search (Rules 12.3(a) and 23.1 (b)).
2.			is opinion has been established taking into account the rectification of an obvious mistake authorized or notified to this Authority under Rule 91 (Rule 43bis.1(a))
3.			gard to any nucleotide and/or amino acid sequence disclosed in the international application, this has been established on the basis of a sequence listing filed or furnished:
	a. (r	nea	ans)
			on paper
			in electronic form
	b. (t	ime	?)
			in the international application as filed
			together with the international application in electronic form
	[subsequently to this Authority for the purposes of search
4.		the	addition, in the case that more than one version or copy of a sequence listing has been filed or furnished, a required statements that the information in the subsequent or additional copies is identical to that in the plication as filed or does not go beyond the application as filed, as appropriate, were furnished.
5.	Add	litio	nal comments:
_	Вох	N	o. VIII Certain observations on the international application

The following observations on the clarity of the claims, description, and drawings or on the question whether the claims are fully supported by the description, are made:

see separate sheet

Re Item VIII

Certain observations on the international application

The application does not meet the requirements of Article 6 PCT, because the claims are substantially unclear.

It is unclear in claim 1 what is meant with "configurable input/output terminals". It is not clear which technical features distinguish these terminals (T1 - T4) to make them "configurable".

It is furthermore clear from the description that the configurable circuit is an integrated circuit as the problem solved by the invention is to avoid wasting available die space. This feature seems therefore essential to the definition of the invention.

Since independent claim 1 does not contain this feature it does not meet the requirement following from Article 6 PCT, taken in combination with Rule 6.3(b) PCT, that any independent claim must contain all the technical features essential to the definition of the invention.

The application also does not meet the requirements of Article 5 PCT because it cannot be carried out by a skilled person. Nowhere in the description, figures or claims it is disclosed how the various configurations and re-configurations can be implemented and in particular how the transitions between the different operating states can be implemented.

Electronic Patent Application Fee Transmittal						
Application Number:						
Filing Date:						
Title of Invention:	REC	ONFIGURABLE OU	TPUT STAGE			
First Named Inventor/Applicant Name:	Philippe SIRITO-OLIVIER					
Filer:	Steven Maurice Dubois/Andrea Terry					
Attorney Docket Number:	011	2-301/C03308 US1				
Filed as Large Entity	•					
Filing Fees for U.S. National Stage under 35 USC 371						
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)	
Basic Filing:	•					
National Stage Fee		1631	1	280	280	
Natl Stage Search Fee - Report provided		1642	1	480	480	
National Stage Exam - all other cases	İ	1633	1	720	720	
Pages:						
Claims:						
Miscellaneous-Filing:						
Oath/Decl > 30 Mos From 371 commencement		1617	1	140	140	
Petition:	<u>'</u>			lDi	R2022-00716	

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Patent-Appeals-and-Interference:				
Post-Allowance-and-Post-Issuance:				
Extension-of-Time:				
Miscellaneous:				
	Tot	al in USD	(\$)	1620

Electronic Acl	Electronic Acknowledgement Receipt				
EFS ID:	24019872				
Application Number:	14889892				
International Application Number:	PCT/EP2014/061350				
Confirmation Number:	9535				
Title of Invention:	RECONFIGURABLE OUTPUT STAGE				
First Named Inventor/Applicant Name:	Philippe SIRITO-OLIVIER				
Customer Number:	113648				
Filer:	Steven Maurice Dubois/Andrea Terry				
Filer Authorized By:	Steven Maurice Dubois				
Attorney Docket Number:	0112-301/C03308 US1				
Receipt Date:	09-NOV-2015				
Filing Date:					
Time Stamp:	11:17:38				
Application Type:	U.S. National Stage under 35 USC 371				

Payment information:

Submitted with Payment	yes
Payment Type	Credit Card
Payment was successfully received in RAM	\$1620
RAM confirmation Number	9308
Deposit Account	505835
Authorized User	DUBOIS, STEVEN M

The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:

Charge any Additional Fees required under 37 C.F.R. Section 1.21 (Miscellaneous fees and charges)

File Listing:						
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.	
		C03308-	221587			
1	Transmittal of New Application	US1_2015-11-09_371_Applicati on_Transmittal_0112-301.pdf	f97c99e75b506f2548a21 d c464c32807fa38 706a	no	4	
Warnings:						
Information:						
2	Application Data Sheet	C03308- US1_2015-11-09_ADS_0112-30	1819123	no	7	
-		1.pdf	9cb5a5c9dc5d4434a5f644bd1b9c913dd3c ee0d1			
Warnings:						
Information:						
3		C03308- US1_2015-11-09_Prelminary_A	158678	yes	8	
		mendment_0112-301.pdf	30 d 61fff075 d87a983a0cee9f231231 daaa2 2823	,		
	Mult	ipart Description/PDF files in .:	zip description			
	Document D	Start	E	nd		
	Preliminary Ar	1		1		
	Clain	2		7		
	Applicant Arguments/Remark	8		8		
Warnings:						
Information:						
4		C03308-US1_2015-11-09_as- filed_Application_0112-301.pdf	1483464 69edc057cfe2c07ece046ca13cf64d7b1402	yes	28	
	Mult	inart Description/PDF files in :	3049 zin description			
-	Multipart Description/PDF files in .zip description					
	Document Description		Start	E	nd	
	Abstra	act	1		1	
	Specifica	ation	2	1	19	
	Clain	าร	20	2	24	

	Drawings-only black and v	25	2	28			
Warnings:							
Information:							
5	Information Disclosure Statement (IDS) Form (SB08)	C03308- US1_2015-11-09_IDS_0112-301	1035406	no	4		
	101111 (3808)	.pdf	6771c31364b2c4f27b6b8dd1d8c512207ad 21d30				
Warnings:		·		•			
Information:							
A U.S. Patent Number Citation or a U.S. Publication Number Citation is required in the Information Disclosure Statement (IDS) form for autoloading of data into USPTO systems. You may remove the form to add the required data in order to correct the Informational Message if you are citing U.S. References. If you chose not to include U.S. References, the image of the form will be processed and be made available within the Image File Wrapper (IFW) system. However, no data will be extracted from this form. Any additional data such as Foreign Patent Documents or Non Patent Literature will be manually reviewed and keyed into USPTO systems.							
6	Foreign Reference	EP1526643A1.pdf	606060	no	13		
Ŭ.	Totalgimeterence	Er 13200 137(1).par	ce3e3a03eb7ea8b1ec00c9406b11 dd 43b6 d 1b02b	110	13		
Warnings:							
Information:							
7	Foreign Reference	EP0369954.pdf	1552797	no	11		
,			3c0b40d0198cac8c431ef6993c297dbe449 d97ec				
Warnings:							
Information:				·			
8	Non Patent Literature	NPL_ISR.pdf	261796	no	3		
			71094dd30c60695a0ea69f0ab48985bf6a0 44834				
Warnings:							
Information:							
9	Non Patent Literature	NPL_Written_Opinion.pdf	274713	no	3		
		 p	2317ab9b66adf63b57a4ffd4d01bba92f4ce ad92				
Warnings:							
Information:							
10	Non Patent Literature	NPL_EESR.pdf	333545	no	5		
			6991cde5677baf875dd33c8702f8b6e6ab9 6c96a				
Warnings:							
Information:			_				
11	Fee Worksheet (SB06)	fee-info.pdf	37009	no	2		
			6eb03eb d f868f9b56f0c9 d de6b4bc05bcbb 5 d a17				
Warnings:							
Information:							
		Total Files Size (in bytes):	77	84178			

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.



Bescheinigung

Certificate

Attestation

Die angehefteten Unterlagen stimmen mit der als ursprünglich eingereicht geltenden Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the text in which the European patent application described on the following page is deemed to have been filed.

Les documents joints à la présente attestation sont conformes au texte, considéré comme initialement déposé, de la demande de brevet européen qui est spécifiée à la page suivante.

Patentanmeldung Nr.

Patent application No.

Demande de brevet n°

13305740.6 / EP13305740

The organization code and number of your priority application, to be used for filing abroad under the Paris Convention, is EP13305740.

> Der Präsident des Europäischen Patentamts; Im Auftrag

For the President of the European Patent Office Le President de l'Office européen des brevets p.o.

Grula Luguram U. Ingmann U. Ingmann

Anmeldung Nr:

Application no.: 13305740.6

Anmeldetag: Date of filing: Date de dépôt :

03.06.13

Demande no:

Anmelder / Applicant(s) / Demandeur(s):

ST-Ericsson SA 39 Chemin du Champ-des-Filles 1228 Plan-les-Ouates Geneva/CH

Bezeichnung der Erfindung / Title of the invention / Titre de l'invention: (Falls die Bezeichnung der Erfindung nicht angegeben ist, oder falls die Anmeldung in einer Nicht-Amtssprache des EPA eingereicht wurde, siehe Beschreibung bezüglich ursprünglicher Bezeichnung. If no title is shown, or if the application has been filed in a non-EPO language, please refer to the description for the original title. Si aucun titre n'est indiqué, ou si la demande a été déposée dans une langue autre qu'une langue officielle de l'OEB, se référer à la description pour le titre original.)

Reconfigurable output stage

In Anspruch genommene Prioritāt(en) / Priority(Priorities) claimed / Priorité(s) revendiquée(s) Staat/Tag/Aktenzeichen / State/Date/File no. / Pays/Date/Numéro de dépôt:

Am Anmeldetag benannte Vertragstaaten / Contracting States designated at date of filing / Etats contractants désignées lors du dépôt:

AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

Description

RECONFIGURABLE OUTPUT STAGE

Technical Field

[0001] The proposed solution relates generally to output stage circuits, and more especially to a reconfigurable output stage.

Background Art

- [0002] Recently, designers of portable and other low power electronic devices have devised multimedia features in order for their products to attract more attention from potential customers. Internally to these devices, subsystem circuits such as audio subsystems have an increasingly important role on the realisation of these features and, thus, on user experience.
- [0003] A typical audio subsystem, for instance, may combine in a single integrated circuit, various audio configurations for driving multiple output speakers such as a headphone, a hands-free loudspeaker and a receiver speaker, each of these audio configurations potentially having respective output power requirements. For instance, an audio subsystem may use a Class-D amplifier in different audio configurations for driving a circuit such as a hands-free loudspeaker. In fact, depending on the user's need and due to its high power and high efficiency, a Class-D amplifier may provide different levels of loudness. For example, when a medium loudness is required, e.g. 1W, the Class-D amplifier may be powered by the battery of the device. In this configuration the sound loudness would depend on the battery charge state. In another example, when a high loudness is required, e.g. 2W, the Class-D amplifier may be powered by a DC-DC boost converter. In this configuration, the sound loudness could be constant whatever the battery charge state.
- [0004] However, with such type of audio subsystems, when only the medium loudness audio configuration is used the DC-DC boost converter is not used. This is inefficient and represents extra subsystems costs due to the unused die area.

Summary

[0005] There is thus a need for an improved subsystem circuit structure which maximises the die area usage and thus reduce the subsystem costs.

Therefore, it is proposed an output stage suitable for use in a subsystem circuit which can be shared between at least two subsystem circuit components. Namely, the proposed output stage may be adapted to work with particular subsystem circuit components. Hence, with the above example of the audio subsystem and contrary to the prior art, only one output stage is needed for both the Class-D amplifier and the DC-DC boost converter within an audio subsystem circuit structure. In fact in the prior art, two output stages are needed, i.e. one output stage for each of the Class-D amplifier and the DC-DC boost converter.

- [0006] In a first aspect of the solution described herein, there is proposed an electronic circuit output stage adapted to operate in at least a first operating state and a second operating state, the output stage comprising:
 - a first, a second, a third and a fourth configurable input/output terminals;
 and,
 - a first, a second, a third and a fourth switches, each having a first main terminal, a second main terminal and a control terminal, the control terminal being adapted to receive a control signal for controlling the open or closed state of the switch;

wherein.

- the first input/output terminal is connected to the first main terminal of the first switch;
 the second input/output terminal is connected to the first main terminal of the second switch;
- the second main terminal of the first switch is connected to the first main terminal of the third switch through a first branch,
- the second main terminal of the second switch is connected to the first main terminal of the fourth switch through a second branch;
- the third input/output terminal is connected to the first branch and the fourth input/output terminal is connected to the second branch;
- the second main terminals of the third and fourth switches are both connected to a common node receiving a reference potential; and, wherein,
- when the first and second input/output terminals are configured to

- operate as input terminals, the third and fourth input/output terminals are configured to operate as output terminals; and,
- when the first and second input/output terminals are configured to operate as output terminals, the third and fourth input/output terminals are configured to operate as input terminals; and, wherein.
- in the first operating state, the output stage is arranged in a first electrical configuration; and
- in the second operating state wherein the output stage is arranged in a second electrical configuration different from the first configuration
- [0007] In a first embodiment of the first aspect, in the first operating state:
 - the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential; and,
 - the third and fourth input/output terminals are configured to be connected to a load element.
- [0008] Advantageously, this embodiment may allow creating a class-D configuration.
- [0009] In a second embodiment of the first aspect, in the second operating state, the output stage may further comprise an inductor and a decoupling capacitor, wherein:
 - the first and second input/output terminals are configured to operate as output terminals and are configured to be connected, in series with a load element and in parallel with the decoupling capacitor;
 - -the third and fourth input/output terminals are short-circuited ;
 - one end of the inductor is configured to be connected to the short circuited third and fourth input/output terminals and another end the inductor is configured to be connected to a node receiving a supply potential.
- [0010] Advantageously, this embodiment may allow creating a boost DCDC configuration.
- [0011] In a third, alternative embodiment of the first aspect, in the second operating state, the output stage may further comprise an inductor and a

decoupling capacitor, wherein:

- the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential;
- -the third and fourth input/output terminals are short-circuited;
- one end of the inductor is configured to be connected to the short-circuited third and fourth input/output terminals and another end the inductor is configured to be connected, in series with a load element and in parallel with the decoupling capacitor.
- [0012] Advantageously, this embodiment may allow creating a buck DCDC configuration.
- [0013] In a fourth possible embodiment of the first aspect, in the second operating state, the output stage may further comprise a first and second inductor and a first and second decoupling capacitor, wherein:
 - the first and second input/output terminals are configured to operate as output terminals;
 - the first input/output terminal is configured to be connected, in series with a first load element and in parallel with the first decoupling capacitor;
 - the second input/output terminal is configured to be connected, in series with a second load element and in parallel with the second decoupling capacitor;
 - one end of the first inductor is configured to be connected to the third input/output terminal and another end of the first inductor is configured to be connected to a common node receiving a supply potential;
 - one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected to the node receiving a supply potential.
- [0014] Advantageously, this embodiment may allow creating a double boost DCDC.
- [0015] In a fifth embodiment of the first aspect, in the second operating state, the output stage may further comprise a first and second inductor and a first and second decoupling capacitor, wherein:
 - the first and second input/output terminals are configured to operate as

input terminals and are configured to be connected to a common node receiving a supply potential;

- one end of the first inductor is configured to be connected to the third input/output terminal and another end of the first inductor is configured to be connected, in series with a first load element and in parallel with the first decoupling capacitor;
- one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected, in series with a second load element and in parallel with the second decoupling capacitor.
- [0016] Advantageously, this embodiment may allow creating a double buck DCDC.
- [0017] For instance, in a sixth embodiment of the first aspect, in the second operating state, the output stage may further comprise a first and second inductor and a first and second decoupling capacitor, wherein:
 - the first and second input/output terminals are configured to operate as input terminals;
 - the third input/output terminal is configured to be connected, in series with a first load element and in parallel with the first decoupling capacitor;
 - one end of the first inductor is configured to be connected to the first input/output terminal and another end of the first inductor is configured to be connected to a first node receiving a supply potential;
 - one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected, in series with a second load element and in parallel with the second decoupling capacitor.
- [0018] Advantageously, this embodiment may allow creating a double DCDC, comprising a buck configuration, and a boost configuration.
- [0019] In a second aspect of the solution, there is proposed a control apparatus comprising:
 - a control stage configured to control an output stage according to the first embodiment of the first aspect.

- [0020] In an embodiment of the second aspect, the control stage is a Class-D control stage.
- [0021] In a third aspect of the solution, there is proposed a control apparatus comprising:
 - a control stage configured to control an output stage according to any one of the second to sixth embodiments of the first aspect.
- [0022] In an embodiment of the third aspect, the control stage is a DC-DC converter control stage.
- [0023] In an embodiment of second and/or third aspects, the control stage is adapted to control the output stage by generating control signals for controlling the first, second, third and fourth switches through their respective control terminals.
- [0024] In a fourth aspect of the solution, there is proposed a circuit comprising:

 an output stage according to any one of the first to the sixth embodiments of the first aspect;
 - a first control apparatus according to the second aspect wherein the control stage of the first control apparatus is connected to the output stage; and,
 - a second control apparatus according to the third aspect wherein the control stage of the second control apparatus is connected to the output stage, wherein:
 - when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
 - when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the second operating state.
- [0025] In a fifth aspect of the solution, there is proposed a device comprising:
 - the circuit of the fourth aspect;
 - a battery configured to be connected to the input terminals of the circuit;
 and,

- a loudspeaker configured to be connected to the output terminals of the circuit.
- [0026] In a sixth aspect of the solution, there is proposed the use of an output stage according to any one of the first to the sixth embodiments of the first aspect in conjunction with:
 - a first control apparatus according to the second aspect wherein the control stage of the first control apparatus is connected to the output stage; and,
 - a second control apparatus according to the third aspect wherein the control stage of the second control apparatus is connected to the output stage, wherein:
 - when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
 - when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the second operating state.

Brief description of drawings

- [0027] A more complete understanding of the proposed solution may be obtained from a consideration of the following description in conjunction with the drawings, in which like reference numbers indicate same or similar elements. In the drawings:
- [0028] FIG. 1 is a block diagram illustrating an audio subsystem;
- [0029] FIG. 2 is a block diagram illustrating an exemplary output stage of the proposed solution;
- [0030] FIGs. 3-8 are a block diagrams illustrating embodiments of the proposed solution.

Description of embodiments

[0031] The following detailed description is exemplary in nature and is not intended to limit the scope, applicability, or configuration of the invention in any way. Rather, the following description provides practical illustrations

for implementing exemplary embodiments of the present invention. Examples of constructions, materials, dimensions, and manufacturing processes are provided for selected elements, and all other elements employ that which is known to those of skill in the field of the invention. Those skilled in the art will recognize that many of the examples provided have suitable alternatives that can be utilized.

- [0032] FIG. 1 is a block diagram schematically illustrating an audio subsystem 100.
- [0033] In FIG. 1, there is shown therein the audio subsystem 100 comprising one audio DAC unit 110 (i.e. Digital to Analog Converter), one gain matrix unit 120, one class-AB amplifiers 130, two class-AB amplifiers 150, one Class-D amplifier 140, one ear speaker 160, one hands-free speaker 170 and one headphone 180. It is considered herein that there are two class-AB amplifiers 150 that can drive a stereo headphone.
- [0034] Referring to FIG. 1, the audio DAC 110 is coupled to the gain matrix 120, which is coupled to the amplifiers 130, 140, 150, which are respectively coupled to the ear speaker 160, the hands-free speaker 170 and the headphone 180.
- [0035] The DAC 110 aims at generating at least one audio signal which gain may be modified by the gain matrix 120 prior being amplified by an amplifier 130, 140, 150 and being reproduced by a speaker 160, 170, 180.
- [0036] As stated above, the Class-D amplifier 140 may be used in different audio configurations depending on the user's need of loudness. However, different circuit components may be used in different audio configurations thus resulting in a waste of circuit die area when only one or more of the circuit components are in used while the others are not.
- [0037] By way of example, let's consider a case where the Class-D amplifier 140 and a DC-DC boost converter are the circuit components used in one or more audio configurations to drive a speaker, 170. It is indicated that other configurations and other components may be used herein. Each of the Class-D amplifier 140 and the DC-DC boost converter is usually organised into two parts:
 - a output stage providing the required output; and,

- a control stage for controlling the output stage
- However in the proposed example, when the Class-D is used alone in the audio configuration (e.g. for a medium output loudness), only the control stage and output stage of the Class-D amplifier are used while the control stage and output stage of the DC-DC boost converter are not used. As stated above, this situation results in wastage of the circuit die area.
- [0038] In order to solve this problem, it is proposed an electronic circuit output stage adapted to operate in at least a first operating state and a second operating state, such that the output stage may be shared by at least two circuit components such as the Class-D amplifier and the DC-DC boost converter. This way in the example proposed above, the proposed control stage would always be in used in all associated audio configurations.
- [0039] FIG. 2 is a block diagram schematically illustrating an exemplary output stage 200 according to the proposed solution.
- [0040] In FIG. 2, there is shown therein the output stage 200 comprising:
 - a first configurable input/output terminal T_1 , a second configurable input/output terminal T_2 , a third configurable input/output terminal T_3 and a fourth configurable input/output terminal T_4 ; and,
 - a first switch S_1 , a second switch S_2 , a third switch S_3 and a fourth switch S_4 . The switches S_1 , S_2 , S_3 , S_4 may be MOS transistors, NMOS transistors or other transistors of the same or different kind.
- [0041] Referring to FIG. 2, the configurable input/output terminal T₁, T₂, T₃, T₄ are configured to operate as input or output terminals such that:
 - when the first input/output terminal T1 and second input/output terminal T2 are configured to operate as input terminals, the third input/output terminal T3 and fourth input/output terminal T4 are configured to operate as output terminals; and,
 - when the first input/output terminal T1 and second input/output terminal T2 are configured to operate as output terminals, the third input/output terminal T3 and fourth input/output terminal T4 are configured to operate as input terminals.
- [0042] Further in FIG. 2, each of the switches S₁, S₂, S₃, S₄ has a first main terminal 1, a second main terminal 2 and a control terminal 3 wherein the

- control terminal 3 is adapted to receive a control signal for controlling the open or closed state of the associated switch.
- [0043] Structurally, the output stage 200 is organised as follows. The first input/output terminal T1 is connected to the first main terminal 1 of the first switch S1. The second input/output terminal T2 is connected to the first main terminal 1 of the second switch S2. The second main terminal 2 of the first switch S1 is connected to the first main terminal 1 of the third switch S3. The latter connection is forming a first branch 4 of the output stage 200. The second main terminal 2 of the second switch S2 is connected to the first main terminal 1 of the fourth switch s4. The latter connection is forming a second branch 5 of the output stage 200. The third input/output terminal T3 is connected to the first branch 4 of the output stage 200 and the fourth input/output terminal T4 is connected to the second branch 5 of the output stage 200. The second main terminal 2 of the third switch S3 and the second main terminal 2 of fourth switches S4 are both connected to a common node receiving a reference potential VREF of the output stage 200.
- [0044] Referring to FIG. 2, when in the first operating state, the output stage is arranged in a first electrical configuration, and when in the second operating state wherein the output stage is arranged in a second electrical configuration different from the first configuration.
- [0045] FIG. 3 is a block diagram schematically illustrating a first exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the first operating state.
- [0046] In the example of FIG. 3, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as input terminals and are also configured to be connected to a common node receiving a supply potential 201. The common node receiving a supply potential 201 may be a battery, a DC-DC boost converter or any similar DC power source which needs to be recharged on a periodic basis. Further, in FIG. 3, the third input/output terminal T3 and fourth input/output terminal T4 are configured to be connected to a load element. For example, the load element may be an audio speaker 202. In such case, the third input/output terminal T3 and

fourth input/output terminal T4 may be connected respectively with a first and second end of the audio speaker 202. In another example, the load element may be a motor such as a vibration motor usually used in mobile phone. It is indicated that other components may be used herein. As can be seen, the structure of the output stage 200 in the example of FIG. 3 is an H-bridge circuit structure, thus the output stage 200 may be controlled by an H-bridge control stage 10. Namely, the switches S1, S2, S3, S4 of the output stage 200 may be controlled by the H-bridge control stage 10. In the case of audio subsystems, the H-bridge control stage 10 may be the control stage of a Class-D amplifier. If it is the case, the combination of a Class-D amplifier control stage and the output stage 200 of the FIG. 3 would correspond to the realisation of a Class-D amplifier.

- [0047] FIG. 4 is a block diagram schematically illustrating a second exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the second operating state.
- [0048] In the example of FIG. 4, the output stage 200 may further comprise one inductor 204 and one decoupling capacitor 205. Further, in FIG. 4, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as output terminals and are also configured to be connected, in series with a load element 30 and, in parallel with the decoupling capacitor 205. In this configuration, the decoupling capacitor 205 is used for removing on-chip high frequency noise. Also, in FIG. 4, the third input/output terminal T3 and fourth input/output terminal T4 are shortcircuited 6. Additionally, in FIG. 4, one end of the inductor 204 is configured to be connected to the short-circuit 6 and another end the inductor 204 is configured to be connected to a common node receiving a supply potential 203 similar to those already presented in FIG. 3. As can be seen, the structure of the output stage 200 in the example of FIG. 4 is not an H-bridge circuit structure since the load element is not on the central branch of the structure. Rather, the structure of the output stage 200 in the example of FIG. 4 may be seen as two branches 4, 5 which are arranged in parallel. Therefore, any control stage 20 that may control such structure may be used. In one embodiment, the control stage 20 may use

the same signal to control two switches S1, S2, S3, S4 which are situated on parallel branches of the output stage 200 of the FIG. 4. In this case, the output stage 200 would be similar to a circuit structure comprising only a single branch. In this case, a DC-DC control stage may be used to control the output stage 200 in the example of FIG. 4. If it is the case, the combination of a DC-DC control stage and the output stage 200 of the FIG. 4 would correspond to the realisation of a DC-DC boost converter configured to, at least, step-up an input voltage.

- [0049] FIG. 5 is a block diagram schematically illustrating a third exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the second operating state.
- [0050] In the example of FIG. 5, the output stage 200 may further comprise one inductor 212 and one decoupling capacitor 213 similar to those already presented in FIG 4. Further, in FIG. 5, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as input terminals and are also configured to be connected to a common node receiving a supply potential 203 similar to those already presented in FIG. 3. Also, in FIG. 5, a short circuit 6 is created between the third input/output terminal T3 and fourth input/output terminal T4. Additionally, in FIG. 5, one end of the inductor 212 is configured to be connected to the short circuit 6 and another end the inductor 212 is configured to be connected, in series with a load element 30 and, in parallel with the decoupling capacitor 213. As can be seen, the structure of the output stage 200 in the example of FIG. 4 is not an H-bridge circuit structure since the load element 30 is not directed connected to the central branch of the structure. Rather, the structure of the output stage 200 in the example of FIG. 5 may be seen as having, mutatis mutandis, the same structure presented in FIG. 4. Thus, in one embodiment, the control stage 20 may be a DC-DC control stage which may be used to control the output stage 200 in the example of FIG. 5. If it is the case, the combination of a DC-DC control stage and the output stage 200 of the FIG. 5 would correspond to the realisation of a DC-DC buck converter configured to, at least, step-down an input voltage.

- [0051] FIG. 6 is a block diagram schematically illustrating a fourth exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the second operating state.
- [0052] In the example of FIG. 6, the output stage 200 may further comprise one first inductor 207, one second inductor 208, one first decoupling capacitor 209 and one second decoupling capacitor 210. Further, in FIG. 6, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as output terminals. The first input/output terminal T1 is further configured to be connected, in series with a first load element 30 and in parallel with the first decoupling capacitor 209. The second input/output terminal T2 is further configured to be connected, in series with a second load element 40 and in parallel with the second decoupling capacitor 210. Also, one end of the first inductor 207 is configured to be connected to the third input/output terminal T3 and another end of the first inductor 207 is configured to be connected to a common node receiving a supply potential 206 similar to those already presented in FIG. 3. Additionally, one end of the second inductor 208 is configured to be connected to the fourth input/output terminal T4 and another end of the second inductor 208 is configured to be connected to the abovementioned common node receiving a supply potential 206. As can be seen, the structure of the output stage 200 in the example of FIG. 6 is not an H-bridge circuit structure since the load elements 30, 40 are not directed connected to the central branch of the structure. Rather, the structure of the output stage 200 in the example of FIG. 6 may be seen as having, mutatis mutandis, the same structure presented in FIG. 4. Thus, in one embodiment, the control stage 20 may be a DC-DC control stage which may be used to control the output stage 200 in the example of FIG. 6. If it is the case, the combination of a DC-DC control stage and the output stage 200 of the FIG. 6 would correspond to the realisation of a double DC-DC boost converter configured to, at least, step-up an input voltage. Also, due to the fact that each branch of the structure may be controlled independently by the control stage 20, using a DC-DC control stage enables to generate different voltage on each branch 4,5 of the

- output stage that may be used to supply in voltage the load elements 30, 40.
- [0053] FIG. 7 is a block diagram schematically illustrating a fifth exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the second operating state.
- [0054] In the example of FIG. 7, the output stage 200 may further comprise one first inductor 215, one second inductor 217, one first decoupling capacitor 216 and one second decoupling capacitor 218. Further, in FIG. 7, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential 214 similar to those already presented in FIG. 3. Also, one end of the first inductor 215 is configured to be connected to the third input/output terminal T3 and another end of the first inductor 215 is configured to be connected, in series with a first load element 30 and in parallel with the first decoupling capacitor 216. Additionally, one end of the second inductor 217 is configured to be connected to the fourth input/output terminal T4 and another end of the second inductor 217 is configured to be connected, in series with a second load element 40 and in parallel with the second decoupling capacitor 218. As can be seen, the structure of the output stage 200 in the example of FIG. 7 is not an H-bridge circuit structure since the load elements 30, 40 are not directed connected to the central branch of the structure. Rather, the structure of the output stage 200 in the example of FIG. 7 may be seen as having, mutatis mutandis, the same structure presented in FIG. 4. Thus, in one embodiment, the control stage 20 may be a DC-DC control stage which may be used to control the output stage 200 in the example of FIG. 7. If it is the case, the combination of a DC-DC control stage and the output stage 200 of the FIG. 7 would correspond to the realisation of a double DC-DC buck converter configured to, at least, step-down an input voltage. Also, due to the fact that each branch of the structure may be controlled independently by the control stage 20, using a DC-DC control stage enables to generate

- different voltage on each branch 4,5 of the output stage that may be used to supply in voltage the load elements 30, 40.
- [0055] FIG. 8 is a block diagram schematically illustrating a sixth exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the second operating state. Actually, the example of FIG.8 may correspond to a mix between the circuit structures of the examples of FIGs. 6-7.
- [0056] Namely, in the example of FIG. 8, the output stage 200 may further comprise one first inductor 220, one second inductor 223, one first decoupling capacitor 221 and one second decoupling capacitor 224. Further, in FIG. 8, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as input terminals. The third input/output terminal T3 is configured to be connected, in series with a first load element 30 and in parallel with the first decoupling capacitor 221. Also, one end of the first inductor 220 is configured to be connected to the first input/output terminal T1 and another end of the first inductor 220 is configured to be connected to a first node receiving a supply potential 219 similar to those already presented in FIG. 3. Additionally, one end of the second inductor 223 is configured to be connected to the fourth input/output terminal T4 and another end of the second inductor 223 is configured to be connected, in series with a second load element 40 and in parallel with the second decoupling capacitor 224. As can be seen, the structure of the output stage 200 in the example of FIG. 8 is not an Hbridge circuit structure al already explained above. Rather, the structure of the output stage 200 in the example of FIG. 6 may be seen as having, mutatis mutandis, the same structure presented in FIGs. 6-7. Thus, in one embodiment, the control stage 20 may be a DC-DC control stage which may be used to control the output stage 200 in the example of FIG. 6. If it is the case, the combination of a DC-DC control stage and the output stage 200 of the FIG. 6 would correspond to the realisation of a DC-DC buck-boost converter configured to, at least, step-up an input voltage in the first branch 4 of the output stage 200 and step-down an input voltage in the second branch 5 of the output stage 200. This is mainly due to the

fact that each branch of the structure may be controlled independently by the control stage 20, using a DC-DC control stage enables to generate different voltage on each branch 4,5 of the output stage that may be used to supply in voltage the load elements 30, 40.

- [0057] In one embodiment, the switches S1, S2, S3, S4 may be controlled trough their respective control terminals based on control signals such a PWM signal which may be generated by a control stage 10, 20.
- [0058] Several apparatuses such as control apparatuses may be realized based on the proposed solution. For example, a first control apparatus may comprise a control stage configured to control an output stage according to example of FIG. 3. In another example, a second control apparatus may comprise a control stage configured to control an output stage according to at least one of the examples of FIGs. 4-8.
- [0059] Several uses and circuits may also be realized based on the proposed solution. In an example, a first circuit may comprise:
 - an output stage according to at least one of the examples of FIGs.3-8;
 - the first control apparatus wherein the control stage of the first control apparatus is connected to the output stage; and,
 - the second control apparatus wherein the control stage of the second control apparatus is connected to the output stage;
 wherein.
 - when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
 - when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the second operating state.
- [0060] In an example, such circuit may be used to drive a stereo hands free speaker. In that case, the first control apparatus may be a class-D controller and the second control apparatus may be a DC-DC controller.

This way, in a first operating state of the output stage, the circuit may be configured to behave as a class-D amplifier according for instance to FIG.3 wherein the load would be the stereo hands free speaker. In this case, the second control apparatus may be deactivated. In a second operating state of the output stage, the circuit may be configured to behave as a DC-DC converter. According to FIG.4, for instance, the circuit may be a DC-DC boost converter where the load 30 would be the stereo hands free speaker. According to FIG.5, for instance, the circuit may be a DC-DC buck converter where the load 30 would be the stereo hands free speaker. According to FIG.6, for instance, the circuit may be a double DC-DC boost converter where the loads 30, 40 may be different terminals of the stereo hands free speaker. According to FIG.7, for instance, the circuit may be a double DC-DC buck converter where the loads 30, 40 may be different terminals of the stereo hands free speaker. Finally, according to FIG.8, for instance, the circuit may be a DC-DC buck-boost converter able to drive different loads 30, 40 for voltage step-up or step-down wherein at least one may be the stereo hands free speaker.

- [0061] Several devices, such as portable devices, may also be realized based on the proposed solution. For example, a device may comprise:
 - the first circuit:
 - a battery configured to be connected to the input terminals of the circuit;
 and,
 - a loudspeaker configured to be connected to the output terminals of the circuit.
- [0062] Although the proposed solution is described above in terms of various exemplary embodiments and implementations, it should be understood that the various features, aspects and functionality described in one or more of the individual embodiments are not limited in their applicability to the particular embodiment with which they are described, but instead may be applied, alone or in various combinations, to one or more of the other embodiments of the proposed solution, whether or not such embodiments are described and whether or not such features are presented as being a part of a described embodiment. Thus, the breadth and scope of the

present proposed solution should not be limited by any of the above-described exemplary embodiments. For instance, it is to appreciated that the output and the circuit may be used in other industries different from the audio that has been presented throughout the description. For example, the DC-DC feature of the circuit may be used in motor-based applications.

[0063] Terms and phrases used in this document, and variations thereof, unless otherwise expressly stated, should be construed as open ended as opposed to limiting. As examples of the foregoing: the term "including" should be read as meaning "including, without limitation" or the like; the term "example" is used to provide exemplary instances of the item in discussion, not an exhaustive or limiting list thereof; the terms "a" or "an" should be read as meaning "at least one," "one or more" or the like; and adjectives such as "conventional," "traditional," "normal," "standard," "known" and terms of similar meaning should not be construed as limiting the item described to a given time period or to an item available as of a given time, but instead should be read to encompass conventional, traditional, normal, or standard technologies that may be available or known now or at any time in the future. Likewise, where this document refers to technologies that would be apparent or known to one of ordinary skill in the art, such technologies encompass those apparent or known to the skilled artisan now or at any time in the future.

[0064] The presence of broadening words and phrases such as "one or more, least," "but not limited to" or other like phrases in some instances shall not be read to mean that the narrower case is intended or required in instances where such broadening phrases may be absent. Additionally, the various embodiments set forth herein are described in terms of exemplary block diagrams, flow charts and other illustrations. As will become apparent to one of ordinary skill in the art after reading this document, the illustrated embodiments and their various alternatives may be implemented without confinement to the illustrated examples. These illustrations and their accompanying description should not be construed as mandating a particular architecture or configuration.

Claims

- 1. An output stage adapted to operate in at least a first operating state and a second operating state, the output stage comprising:
 - a first, a second, a third and a fourth configurable input/output terminals (T1, T2, T3, T4); and,
 - a first, a second, a third and a fourth switches (S1, S2, S3, S4), each having a first main terminal (1), a second main terminal (2) and a control terminal (3), the control terminal being adapted to receive a control signal for controlling the open or closed state of the switch; wherein,
 - the first input/output terminal is connected to the first main terminal of the first switch:
 - the second input/output terminal is connected to the first main terminal of the second switch;
 - the second main terminal of the first switch is connected to the first main terminal of the third switch through a first branch,
 - the second main terminal of the second switch is connected to the first main terminal of the fourth switch through a second branch;
 - the third input/output terminal is connected to the first branch and the fourth input/output terminal is connected to the second branch;
 - the second main terminals of the third and fourth switches are both connected to a common node receiving a reference potential; and, wherein,
 - when the first and second input/output terminals are configured to operate as input terminals, the third and fourth input/output terminals are configured to operate as output terminals; and,
 - when the first and second input/output terminals are configured to operate as output terminals, the third and fourth input/output terminals are configured to operate as input terminals; and,

wherein,

- in the first operating state, the output stage is arranged in a first electrical configuration; and

- in the second operating state wherein the output stage is arranged in a second electrical configuration different from the first configuration..
- 2. The output stage of claim 1, wherein, in the first operating state:
 - the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential; and,
 - the third and fourth input/output terminals are configured to be connected to a load element (202).
- 3. The output stage of claim 1 further comprising an inductor (204) and a decoupling capacitor (205), wherein, in the second operating state:
 - the first and second input/output terminals are configured to operate as output terminals and are configured to be connected, in series with a load element (30) and in parallel with the decoupling capacitor;
 - the third and fourth input/output terminals are short-circuited;
 - one end of the inductor is configured to be connected to the short-circuited third and fourth input/output terminals and another end the inductor is configured to be connected to a common node receiving a supply potential.
- 4. The output stage of claim 1 further comprising an inductor (212) and a decoupling capacitor (213), wherein, in the second operating state:
 - the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential;
 - the third and fourth input/output terminals are short-circuited;
 - one end of the inductor is configured to be connected to the short-circuited third and fourth input/output terminals and another end the inductor is configured to be connected, in series with a load element (30) and in parallel with the decoupling capacitor.
- 5. The output stage of claim 1 further comprising a first and second inductors (207, 208) and a first and second decoupling capacitors (209, 210), wherein, in the second operating state:
 - the first and second input/output terminals are configured to operate as output terminals;
 - the first input/output terminal is configured to be connected, in series with a

first load element (30) and in parallel with the first decoupling capacitor;

- the second input/output terminal is configured to be connected, in series with a second load element (40) and in parallel with the second decoupling capacitor;
- one end of the first inductor is configured to be connected to the third input/output terminal and another end of the first inductor is configured to be connected to a common node receiving a supply potential;
- one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected to the common node receiving a supply potential.
- 6. The output stage of claim 1 further comprising a first and second inductors (215, 217) and a first and second decoupling capacitors (216, 218), wherein, in the second operating state:
 - the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential;
 - one end of the first inductor is configured to be connected to the third input/output terminal and another end of the first inductor is configured to be connected, in series with a first load element (30) and in parallel with the first decoupling capacitor;
 - one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected, in series with a second load element (40) and in parallel with the second decoupling capacitor.
- 7. The output stage of claim 1 further comprising a first and second inductors (220, 223) and a first and second decoupling capacitors (221, 224), wherein, in the second operating state:
 - the first and second input/output terminals are configured to operate as input terminals;
 - the third input/output terminal is configured to be connected, in series with a first load element (30) and in parallel with the first decoupling capacitor;
 - one end of the first inductor is configured to be connected to the first input/output terminal and another end of the first inductor is configured to be

connected to a first node receiving a supply potential;

- one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected, in series with a second load element (40) and in parallel with the second decoupling capacitor.
- 8. A control apparatus (10) comprising:
 - a control stage configured to control an output stage according to claim 2.
- The control apparatus of claim 8 wherein the control stage is a Class-D control stage.
- 10. A control apparatus (20) comprising:
 - a control stage configured to control an output stage according to any one of claims 3 to 7.
- 11. The control apparatus of claim 10 wherein the control stage is a DC-DC converter control stage.
- 12. The control apparatus of anyone of claims 8 to 11, wherein the control stage is adapted to control the output stage by generating control signals for controlling the first, second, third and fourth switches through their respective control terminals.
- 13. A circuit comprising:
 - an output stage according to any one of claims 2 to 7;
 - a first control apparatus according to any one of claims 8 to 9 and 12 wherein the control stage of the first control apparatus is connected to the output stage;
 and,
 - a second control apparatus according to any one of claims 10 to 11 and 12
 wherein the control stage of the second control apparatus is connected to the output stage;

wherein.

- when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
- when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically

disconnected from the output stage, the output stage being configured to operate in the second operating state.

- 14. A device comprising:
 - the circuit of claim 12;
 - a battery configured to be connected to the input terminals of the circuit; and,
 - a loudspeaker configured to be connected to the output terminals of the circuit.
- 15. Use of an output stage according to any one of claims 2 to 7, in conjunction with:
 - a first control apparatus according to any one of claims 8 to 9 and 12 wherein the control stage of the first control apparatus is connected to the output stage;
 and.
 - a second control apparatus according to any one of claims 10 to 11 and 12 wherein the control stage of the second control apparatus is connected to the output stage;

wherein,

- when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
- when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the second operating state.

Abstract

A circuit comprising:


- an output stage according to the invention;
- a first control apparatus comprising a control stage of the first control apparatus is connected to the output stage; and,
- a second control apparatus comprising a control stage of the second control apparatus is connected to the output stage;
 wherein.
- when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in a first operating state; and,
- when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in a second operating state.


The output stage and the use of the output stage are also claimed.


FIG. 2


Drawings


FIG. 1
















DOCUMENT MADE AVAILABLE UNDER THE PATENT COOPERATION TREATY (PCT)

International application number: PCT/EP2014/061350

International filing date: 02 June 2014 (02.06.2014)

Document type: Certified copy of priority document

Document details: Country/Office: EF

Number: 13305740.6

Filing date: 03 June 2013 (03.06.2013)

Date of receipt at the International Bureau: 10 July 2014 (10.07.2014)

Remark: Priority document submitted or transmitted to the International Bureau in compliance with Rule

17.1(a),(b) or (b-bis)

34, chemin des Colombettes 1211 Geneva 20, Switzerland

www.wipo.int

Print Out (Original in Electronic Form)

0	For receiving Office use only	
0-1	International Application No.	PCT/EP2014/061350
0-2	International Filing Date	02 JUN 2014 (02.06.2014)
0-3	Name of receiving Office and "PCT International Application"	RO/EP
0-4	Form PCT/RO/101 PCT Request	
0-4-1	· ·	DOM Ouline Hiline
0-4-1	Prepared Using	PCT Online Filing Version 3.5.000.235 MT/FOP 20020701/0.20.5.20
0-5	Petition	
	The undersigned requests that the present international application be processed according to the Patent Cooperation Treaty	
0-6	Receiving Office (specified by the applicant)	European Patent Office (EPO) (RO/EP)
0-7	Applicant's or agent's file reference	BCT140220GDE
I	Title of Invention	RECONFIGURABLE OUTPUT STAGE
II	Applicant	
II-1	This person is	Applicant only
II-2	Applicant for	All designated States
11-4	Name	ST-ERICSSON SA
II-5	Address	39 Chemin du Champ-des-Filles 1228 PLAN-LES-OUATES Switzerland
II-6	State of nationality	СН
I I -7	State of residence	СН
III-1	Applicant and/or inventor	Ch
III- I -1-1	This person is	Inventor only
III-1-3	Inventor for	THIVEHOUT OHLY
III-1-3 III-1-4	Name (LAST, First)	SIRITO-OLIVIER, Philippe
III-1-5	Address	
	Address	2bis rue de Bellevue Parc symphonie 13 38120 SAINT EGREVE France
III-2	Applicant and/or inventor	
III-2-1	This person is	Inventor only
III-2-3	Inventor for	_
III-2-4	Name (LAST, First)	MILAZZO, Patrizia
III-2-5	Address	Via J.F. Kennedy 23 95030 S. AGATA LI BATTIATI Italy

Print Out (Original in Electronic Form)

III-3	Applicant and/or inventor	
III-3-1	This person is	Inventor only
III-3-3	Inventor for	_
III-3-4	Name (LAST, First)	NAGARI, Angelo
III-3-5	Address	12 Rue de la Poste 38000 GRENOBLE France
IV-1	Agent or common representative; or address for correspondence	
	The person identified below is hereby/ has been appointed to act on behalf of the applicant(s) before the competent International Authorities as:	Agent
IV-1-1	Name	Cabinet Plasseraud
IV-1-2	Address	52 rue de la Victoire 75440 PARIS CEDEX 09 France
IV-1-3	Telephone No.	00 33 1 40 16 70 00
IV-1-4	Facsimile No.	00 33 1 42 80 01 59
IV-1-5	e-mail	info@plass.com
$\overline{\mathbf{v}}$	DESIGNATIONS	
V-1	The filing of this request constitutes under Rule 4.9(a), the designation of all Contracting States bound by the PCT on the international filing date, for the grant of every kind of protection available and, where applicable, for the grant of both regional and national patents.	
VI-1	Priority claim of earlier regional application	
VI-1-1	Filing date	03 June 2013 (03.06.2013)
VI-1-2	Number	13305740.6
VI-1-3	Regional Office	EP
VI-2	Priority document request	
	The receiving Office is requested to prepare and transmit to the International Bureau a certified copy of the earlier application(s) identified above as item(s):	VI-1

Print Out (Original in Electronic Form)

	Incorporation by reference :		
	where an element of the international		
	application referred to in Article		
	11(1)(iii)(d) or (e) or a part of the description, claims or drawings referred		
	to in Rule 20.5(a) is not otherwise		
	contained in this international application but is completely contained in an earlier		
	application whose priority is claimed on		
	the date on which one or more elements		
	referred to in Article 11(1)(iii) were first received by the receiving Office, that		
	element or part is, subject to		
	confirmation under Rule 20.6, incorporated by reference in this interna-		
	tional application for the purposes of		
VII-1	Rule 20.6. International Searching Authority		(==== /==)
	Chosen	European Patent Offi	ce (EPO) (ISA/EP)
VII-2	Request to use results of earlier search; reference to that search		
VII-2-1	Filing date	06 June 2013 (06.06.	2013)
	Application Number	EP13305740	
VII-2-3	Country (or regional Office)	EP	
VIII	Declarations	Number of declarations	
	Declaration as to the identity of the inventor	_	
VIII-2	Declaration as to the applicant's entitlement, as at the international filing	-	
	date, to apply for and be granted a patent		
	Declaration as to the applicant's	_	
	entitlement, as at the international filing date, to claim the priority of the earlier		
	application		
VIII-4	Declaration of inventorship (only for the	_	
	purposes of the designation of the United States of America)		
VIII-5	Declaration as to non-prejudicial	_	
	disclosures or exceptions to lack of novelty		
IX	Check list	Number of sheets	Electronic file(s) attached
IX-1	Request (including declaration sheets)	4	✓
IX-2	Description	18	✓
IX-3	Claims	5	✓
IX-4	Abstract	1	✓
IX-5	Drawings	4	✓
IX-7	TOTAL	32	
134.0	Accompanying Items	Paper document(s) attached	Electronic file(s) attached
IX-8	Fee calculation sheet	_	✓
	PCT-SAFE physical media	_	_
IX-20	Figure of the drawings which should accompany the abstract	2	
IX-21	Language of filing of the international application	English	

Print Out (Original in Electronic Form)

X-1	Signature of applicant, agent or common representative	(PKCS7 Digital Signature)
X-1-1	Name	Cabinet Plasseraud
X-1-2	Name of signatory	FR, Cabinet Plasseraud, JL. Hartmann 28695
X-1-3	Capacity (if such capacity is not obvious from reading the request)	(Representative)

FOR RECEIVING OFFICE USE ONLY

10-1	Date of actual receipt of the purported international application	02 JUN 2014 (02.06.2014)
10-2	Drawings:	
10-2-1	Received X	
10-2-2	Not received	
10-3	Corrected date of actual receipt due to later but timely received papers or drawings completing the purported international application	
10-4	Date of timely receipt of the required corrections under PCT Article 11(2)	
10-5	International Searching Authority	ISA/EP
10-6	Transmittal of search copy delayed until search fee is paid	


FOR INTERNATIONAL BUREAU USE ONLY

11-1	Date of receipt of the record copy by
	pare or receipt or the record copy by
	the International Bureau
	the international bureau
	•

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau







(10) International Publication Number WO 2014/195258 A1

(51) International Patent Classification:

H03F 3/217 (2006.01) ### H03K 17/693 (2006.01)

H02M 3/156 (2006.01) #### H02P 7/00 (2006.01)

(21) International Application Number:

PCT/EP2014/061350

(22) International Filing Date:

2 June 2014 (02.06.2014)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

13305740.6 3 June 2013 (03.06.2013)

(03.06.2013) EP


- (71) Applicant: ST-ERICSSON SA [CH/CH]; 39 Chemin du Champ-des-Filles, CH-1228 Plan-Les-Ouates (CH).
- (72) Inventors: SIRITO-OLIVIER, Philippe; 2bis rue de Bellevue Parc symphonie 13, F-38120 Saint Egreve (FR). MILAZZO, Patrizia; Via J.F. Kennedy 23, I-95030 S. Agata Li Battiati (IT). NAGARI, Angelo; 12 Rue de la Poste, F-38000 Grenoble (FR).
- (74) Agent: CABINET PLASSERAUD; 52 rue de la Victoire, F-75440 Paris Cedex 09 (FR).

- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))





(57) Abstract: A circuit comprising: - an output stage according to the invention; - a first control apparatus comprising a control stage of the first control apparatus is connected to the output stage; and, -asecond control apparatus comprising a control stage of the second control apparatus is connected to the output stage; wherein, - when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in a first operating state; and, - when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in a second operating state. The output stage and the use of the output stage are also claimed.

Description

RECONFIGURABLE OUTPUT STAGE

Technical Field

[0001] The proposed solution relates generally to output stage circuits, and more especially to a reconfigurable output stage.

Background Art

- [0002] Recently, designers of portable and other low power electronic devices have devised multimedia features in order for their products to attract more attention from potential customers. Internally to these devices, subsystem circuits such as audio subsystems have an increasingly important role on the realisation of these features and, thus, on user experience.
- [0003] A typical audio subsystem, for instance, may combine in a single integrated circuit, various audio configurations for driving multiple output speakers such as a headphone, a hands-free loudspeaker and a receiver speaker, each of these audio configurations potentially having respective output power requirements. For instance, an audio subsystem may use a Class-D amplifier in different audio configurations for driving a circuit such as a hands-free loudspeaker. In fact, depending on the user's need and due to its high power and high efficiency, a Class-D amplifier may provide different levels of loudness. For example, when a medium loudness is required, e.g. 1W, the Class-D amplifier may be powered by the battery of the device. In this configuration the sound loudness would depend on the battery charge state. In another example, when a high loudness is required, e.g. 2W, the Class-D amplifier may be powered by a DC-DC boost converter. In this configuration, the sound loudness could be constant whatever the battery charge state.
- [0004] However, with such type of audio subsystems, when only the medium loudness audio configuration is used the DC-DC boost converter is not used. This is inefficient and represents extra subsystems costs due to the unused die area.

Summary

[0005] There is thus a need for an improved subsystem circuit structure which maximises the die area usage and thus reduce the subsystem costs.

Therefore, it is proposed an output stage suitable for use in a subsystem circuit which can be shared between at least two subsystem circuit components. Namely, the proposed output stage may be adapted to work with particular subsystem circuit components. Hence, with the above example of the audio subsystem and contrary to the prior art, only one output stage is needed for both the Class-D amplifier and the DC-DC boost converter within an audio subsystem circuit structure. In fact in the prior art, two output stages are needed, i.e. one output stage for each of the Class-D amplifier and the DC-DC boost converter.

- [0006] In a first aspect of the solution described herein, there is proposed an electronic circuit output stage adapted to operate in at least a first operating state and a second operating state, the output stage comprising:
 - a first, a second, a third and a fourth configurable input/output terminals;
 and,
 - a first, a second, a third and a fourth switches, each having a first main terminal, a second main terminal and a control terminal, the control terminal being adapted to receive a control signal for controlling the open or closed state of the switch;

wherein.

- the first input/output terminal is connected to the first main terminal of the first switch; the second input/output terminal is connected to the first main terminal of the second switch;
- the second main terminal of the first switch is connected to the first main terminal of the third switch through a first branch,
- the second main terminal of the second switch is connected to the first main terminal of the fourth switch through a second branch;
- the third input/output terminal is connected to the first branch and the fourth input/output terminal is connected to the second branch;
- the second main terminals of the third and fourth switches are both connected to a common node receiving a reference potential; and, wherein,
- when the first and second input/output terminals are configured to

operate as input terminals, the third and fourth input/output terminals are configured to operate as output terminals; and,

- when the first and second input/output terminals are configured to operate as output terminals, the third and fourth input/output terminals are configured to operate as input terminals; and, wherein,
- in the first operating state, the output stage is arranged in a first electrical configuration; and
- in the second operating state wherein the output stage is arranged in a second electrical configuration different from the first configuration
- [0007] In a first embodiment of the first aspect, in the first operating state:
 - the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential; and,
 - the third and fourth input/output terminals are configured to be connected to a load element.
- [0008] Advantageously, this embodiment may allow creating a class-D configuration.
- [0009] In a second embodiment of the first aspect, in the second operating state, the output stage may further comprise an inductor and a decoupling capacitor, wherein:
 - the first and second input/output terminals are configured to operate as output terminals and are configured to be connected, in series with a load element and in parallel with the decoupling capacitor;
 - -the third and fourth input/output terminals are short-circuited ;
 - one end of the inductor is configured to be connected to the short circuited third and fourth input/output terminals and another end the inductor is configured to be connected to a node receiving a supply potential.
- [0010] Advantageously, this embodiment may allow creating a boost DCDC configuration.
- [0011] In a third, alternative embodiment of the first aspect, in the second operating state, the output stage may further comprise an inductor and a

decoupling capacitor, wherein:

- the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential;
- -the third and fourth input/output terminals are short-circuited;
- one end of the inductor is configured to be connected to the short-circuited third and fourth input/output terminals and another end the inductor is configured to be connected, in series with a load element and in parallel with the decoupling capacitor.
- [0012] Advantageously, this embodiment may allow creating a buck DCDC configuration.
- [0013] In a fourth possible embodiment of the first aspect, in the second operating state, the output stage may further comprise a first and second inductor and a first and second decoupling capacitor, wherein:
 - the first and second input/output terminals are configured to operate as output terminals;
 - the first input/output terminal is configured to be connected, in series with a first load element and in parallel with the first decoupling capacitor;
 - the second input/output terminal is configured to be connected, in series with a second load element and in parallel with the second decoupling capacitor;
 - one end of the first inductor is configured to be connected to the third input/output terminal and another end of the first inductor is configured to be connected to a common node receiving a supply potential;
 - one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected to the node receiving a supply potential.
- [0014] Advantageously, this embodiment may allow creating a double boost DCDC.
- [0015] In a fifth embodiment of the first aspect, in the second operating state, the output stage may further comprise a first and second inductor and a first and second decoupling capacitor, wherein:
 - the first and second input/output terminals are configured to operate as

- input terminals and are configured to be connected to a common node receiving a supply potential;
- one end of the first inductor is configured to be connected to the third input/output terminal and another end of the first inductor is configured to be connected, in series with a first load element and in parallel with the first decoupling capacitor;
- one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected, in series with a second load element and in parallel with the second decoupling capacitor.
- [0016] Advantageously, this embodiment may allow creating a double buck DCDC.
- [0017] For instance, in a sixth embodiment of the first aspect, in the second operating state, the output stage may further comprise a first and second inductor and a first and second decoupling capacitor, wherein:
 - the first and second input/output terminals are configured to operate as input terminals;
 - the third input/output terminal is configured to be connected, in series with a first load element and in parallel with the first decoupling capacitor;
 - one end of the first inductor is configured to be connected to the first input/output terminal and another end of the first inductor is configured to be connected to a first node receiving a supply potential;
 - one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected, in series with a second load element and in parallel with the second decoupling capacitor.
- [0018] Advantageously, this embodiment may allow creating a double DCDC, comprising a buck configuration, and a boost configuration.
- [0019] In a second aspect of the solution, there is proposed a control apparatus comprising:
 - a control stage configured to control an output stage according to the first embodiment of the first aspect.

- [0020] In an embodiment of the second aspect, the control stage is a Class-D control stage.
- [0021] In a third aspect of the solution, there is proposed a control apparatus comprising:
 - a control stage configured to control an output stage according to any one of the second to sixth embodiments of the first aspect.
- [0022] In an embodiment of the third aspect, the control stage is a DC-DC converter control stage.
- [0023] In an embodiment of second and/or third aspects, the control stage is adapted to control the output stage by generating control signals for controlling the first, second, third and fourth switches through their respective control terminals.
- [0024] In a fourth aspect of the solution, there is proposed a circuit comprising:

 an output stage according to any one of the first to the sixth

embodiments of the first aspect;

- a first control apparatus according to the second aspect wherein the control stage of the first control apparatus is connected to the output stage; and,
- a second control apparatus according to the third aspect wherein the control stage of the second control apparatus is connected to the output stage, wherein:
- when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
- when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the second operating state.
- [0025] In a fifth aspect of the solution, there is proposed a device comprising:
 - the circuit of the fourth aspect;
 - a battery configured to be connected to the input terminals of the circuit;
 and,

 a loudspeaker configured to be connected to the output terminals of the circuit.

- [0026] In a sixth aspect of the solution, there is proposed the use of an output stage according to any one of the first to the sixth embodiments of the first aspect in conjunction with:
 - a first control apparatus according to the second aspect wherein the control stage of the first control apparatus is connected to the output stage; and,
 - a second control apparatus according to the third aspect wherein the control stage of the second control apparatus is connected to the output stage, wherein:
 - when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
 - when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the second operating state.

Brief description of drawings

- [0027] A more complete understanding of the proposed solution may be obtained from a consideration of the following description in conjunction with the drawings, in which like reference numbers indicate same or similar elements. In the drawings:
- [0028] FIG. 1 is a block diagram illustrating an audio subsystem;
- [0029] FIG. 2 is a block diagram illustrating an exemplary output stage of the proposed solution;
- [0030] FIGs. 3-8 are a block diagrams illustrating embodiments of the proposed solution.

Description of embodiments

[0031] The following detailed description is exemplary in nature and is not intended to limit the scope, applicability, or configuration of the invention in any way. Rather, the following description provides practical illustrations

- for implementing exemplary embodiments of the present invention. Examples of constructions, materials, dimensions, and manufacturing processes are provided for selected elements, and all other elements employ that which is known to those of skill in the field of the invention. Those skilled in the art will recognize that many of the examples provided have suitable alternatives that can be utilized.
- [0032] FIG. 1 is a block diagram schematically illustrating an audio subsystem 100.
- [0033] In FIG. 1, there is shown therein the audio subsystem 100 comprising one audio DAC unit 110 (i.e. Digital to Analog Converter), one gain matrix unit 120, one class-AB amplifiers 130, two class-AB amplifiers 150, one Class-D amplifier 140, one ear speaker 160, one hands-free speaker 170 and one headphone 180. It is considered herein that there are two class-AB amplifiers 150 that can drive a stereo headphone.
- [0034] Referring to FIG. 1, the audio DAC 110 is coupled to the gain matrix 120, which is coupled to the amplifiers 130, 140, 150, which are respectively coupled to the ear speaker 160, the hands-free speaker 170 and the headphone 180.
- [0035] The DAC 110 aims at generating at least one audio signal which gain may be modified by the gain matrix 120 prior being amplified by an amplifier 130, 140, 150 and being reproduced by a speaker 160, 170, 180.
- [0036] As stated above, the Class-D amplifier 140 may be used in different audio configurations depending on the user's need of loudness. However, different circuit components may be used in different audio configurations thus resulting in a waste of circuit die area when only one or more of the circuit components are in used while the others are not.
- [0037] By way of example, let's consider a case where the Class-D amplifier 140 and a DC-DC boost converter are the circuit components used in one or more audio configurations to drive a speaker, 170. It is indicated that other configurations and other components may be used herein. Each of the Class-D amplifier 140 and the DC-DC boost converter is usually organised into two parts:
 - a output stage providing the required output; and,

- a control stage for controlling the output stage
- However in the proposed example, when the Class-D is used alone in the audio configuration (e.g. for a medium output loudness), only the control stage and output stage of the Class-D amplifier are used while the control stage and output stage of the DC-DC boost converter are not used. As stated above, this situation results in wastage of the circuit die area.
- [0038] In order to solve this problem, it is proposed an electronic circuit output stage adapted to operate in at least a first operating state and a second operating state, such that the output stage may be shared by at least two circuit components such as the Class-D amplifier and the DC-DC boost converter. This way in the example proposed above, the proposed control stage would always be in used in all associated audio configurations.
- [0039] FIG. 2 is a block diagram schematically illustrating an exemplary output stage 200 according to the proposed solution.
- [0040] In FIG. 2, there is shown therein the output stage 200 comprising:
 - a first configurable input/output terminal T_1 , a second configurable input/output terminal T_2 , a third configurable input/output terminal T_3 and a fourth configurable input/output terminal T_4 ; and,
 - a first switch S_1 , a second switch S_2 , a third switch S_3 and a fourth switch S_4 . The switches S_1 , S_2 , S_3 , S_4 may be MOS transistors, NMOS transistors or other transistors of the same or different kind.
- [0041] Referring to FIG. 2, the configurable input/output terminal T₁, T₂, T₃, T₄ are configured to operate as input or output terminals such that:
 - when the first input/output terminal T1 and second input/output terminal T2 are configured to operate as input terminals, the third input/output terminal T3 and fourth input/output terminal T4 are configured to operate as output terminals; and,
 - when the first input/output terminal T1 and second input/output terminal T2 are configured to operate as output terminals, the third input/output terminal T3 and fourth input/output terminal T4 are configured to operate as input terminals.
- [0042] Further in FIG. 2, each of the switches S_1 , S_2 , S_3 , S_4 has a first main terminal 1, a second main terminal 2 and a control terminal 3 wherein the

- control terminal 3 is adapted to receive a control signal for controlling the open or closed state of the associated switch.
- [0043] Structurally, the output stage 200 is organised as follows. The first input/output terminal T1 is connected to the first main terminal 1 of the first switch S1. The second input/output terminal T2 is connected to the first main terminal 1 of the second switch S2. The second main terminal 2 of the first switch S1 is connected to the first main terminal 1 of the third switch S3. The latter connection is forming a first branch 4 of the output stage 200. The second main terminal 2 of the second switch S2 is connected to the first main terminal 1 of the fourth switch s4. The latter connection is forming a second branch 5 of the output stage 200. The third input/output terminal T3 is connected to the first branch 4 of the output stage 200 and the fourth input/output terminal T4 is connected to the second branch 5 of the output stage 200. The second main terminal 2 of the third switch S3 and the second main terminal 2 of fourth switches S4 are both connected to a common node receiving a reference potential VREF of the output stage 200.
- [0044] Referring to FIG. 2, when in the first operating state, the output stage is arranged in a first electrical configuration, and when in the second operating state wherein the output stage is arranged in a second electrical configuration different from the first configuration.
- [0045] FIG. 3 is a block diagram schematically illustrating a first exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the first operating state.
- [0046] In the example of FIG. 3, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as input terminals and are also configured to be connected to a common node receiving a supply potential 201. The common node receiving a supply potential 201 may be a battery, a DC-DC boost converter or any similar DC power source which needs to be recharged on a periodic basis. Further, in FIG. 3, the third input/output terminal T3 and fourth input/output terminal T4 are configured to be connected to a load element. For example, the load element may be an audio speaker 202. In such case, the third input/output terminal T3 and

fourth input/output terminal T4 may be connected respectively with a first and second end of the audio speaker 202. In another example, the load element may be a motor such as a vibration motor usually used in mobile phone. It is indicated that other components may be used herein. As can be seen, the structure of the output stage 200 in the example of FIG. 3 is an H-bridge circuit structure, thus the output stage 200 may be controlled by an H-bridge control stage 10. Namely, the switches S1, S2, S3, S4 of the output stage 200 may be controlled by the H-bridge control stage 10. In the case of audio subsystems, the H-bridge control stage 10 may be the control stage of a Class-D amplifier. If it is the case, the combination of a Class-D amplifier control stage and the output stage 200 of the FIG. 3 would correspond to the realisation of a Class-D amplifier.

- [0047] FIG. 4 is a block diagram schematically illustrating a second exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the second operating state.
- [0048] In the example of FIG. 4, the output stage 200 may further comprise one inductor 204 and one decoupling capacitor 205. Further, in FIG. 4, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as output terminals and are also configured to be connected, in series with a load element 30 and, in parallel with the decoupling capacitor 205. In this configuration, the decoupling capacitor 205 is used for removing on-chip high frequency noise. Also, in FIG. 4, the third input/output terminal T3 and fourth input/output terminal T4 are shortcircuited 6. Additionally, in FIG. 4, one end of the inductor 204 is configured to be connected to the short-circuit 6 and another end the inductor 204 is configured to be connected to a common node receiving a supply potential 203 similar to those already presented in FIG. 3. As can be seen, the structure of the output stage 200 in the example of FIG. 4 is not an H-bridge circuit structure since the load element is not on the central branch of the structure. Rather, the structure of the output stage 200 in the example of FIG. 4 may be seen as two branches 4, 5 which are arranged in parallel. Therefore, any control stage 20 that may control such structure may be used. In one embodiment, the control stage 20 may use

the same signal to control two switches S1, S2, S3, S4 which are situated on parallel branches of the output stage 200 of the FIG. 4. In this case, the output stage 200 would be similar to a circuit structure comprising only a single branch. In this case, a DC-DC control stage may be used to control the output stage 200 in the example of FIG. 4. If it is the case, the combination of a DC-DC control stage and the output stage 200 of the FIG. 4 would correspond to the realisation of a DC-DC boost converter configured to, at least, step-up an input voltage.

- [0049] FIG. 5 is a block diagram schematically illustrating a third exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the second operating state.
- [0050] In the example of FIG. 5, the output stage 200 may further comprise one inductor 212 and one decoupling capacitor 213 similar to those already presented in FIG 4. Further, in FIG. 5, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as input terminals and are also configured to be connected to a common node receiving a supply potential 203 similar to those already presented in FIG. 3. Also, in FIG. 5, a short circuit 6 is created between the third input/output terminal T3 and fourth input/output terminal T4. Additionally, in FIG. 5, one end of the inductor 212 is configured to be connected to the short circuit 6 and another end the inductor 212 is configured to be connected, in series with a load element 30 and, in parallel with the decoupling capacitor 213. As can be seen, the structure of the output stage 200 in the example of FIG. 4 is not an H-bridge circuit structure since the load element 30 is not directed connected to the central branch of the structure. Rather, the structure of the output stage 200 in the example of FIG. 5 may be seen as having, mutatis mutandis, the same structure presented in FIG. 4. Thus, in one embodiment, the control stage 20 may be a DC-DC control stage which may be used to control the output stage 200 in the example of FIG. 5. If it is the case, the combination of a DC-DC control stage and the output stage 200 of the FIG. 5 would correspond to the realisation of a DC-DC buck converter configured to, at least, step-down an input voltage.

- [0051] FIG. 6 is a block diagram schematically illustrating a fourth exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the second operating state.
- [0052] In the example of FIG. 6, the output stage 200 may further comprise one first inductor 207, one second inductor 208, one first decoupling capacitor 209 and one second decoupling capacitor 210. Further, in FIG. 6, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as output terminals. The first input/output terminal T1 is further configured to be connected, in series with a first load element 30 and in parallel with the first decoupling capacitor 209. The second input/output terminal T2 is further configured to be connected, in series with a second load element 40 and in parallel with the second decoupling capacitor 210. Also, one end of the first inductor 207 is configured to be connected to the third input/output terminal T3 and another end of the first inductor 207 is configured to be connected to a common node receiving a supply potential 206 similar to those already presented in FIG. 3. Additionally, one end of the second inductor 208 is configured to be connected to the fourth input/output terminal T4 and another end of the second inductor 208 is configured to be connected to the abovementioned common node receiving a supply potential 206. As can be seen, the structure of the output stage 200 in the example of FIG. 6 is not an H-bridge circuit structure since the load elements 30, 40 are not directed connected to the central branch of the structure. Rather, the structure of the output stage 200 in the example of FIG. 6 may be seen as having, mutatis mutandis, the same structure presented in FIG. 4. Thus, in one embodiment, the control stage 20 may be a DC-DC control stage which may be used to control the output stage 200 in the example of FIG. 6. If it is the case, the combination of a DC-DC control stage and the output stage 200 of the FIG. 6 would correspond to the realisation of a double DC-DC boost converter configured to, at least, step-up an input voltage. Also, due to the fact that each branch of the structure may be controlled independently by the control stage 20, using a DC-DC control stage enables to generate different voltage on each branch 4,5 of the

- output stage that may be used to supply in voltage the load elements 30, 40.
- [0053] FIG. 7 is a block diagram schematically illustrating a fifth exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the second operating state.
- [0054] In the example of FIG. 7, the output stage 200 may further comprise one first inductor 215, one second inductor 217, one first decoupling capacitor 216 and one second decoupling capacitor 218. Further, in FIG. 7, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential 214 similar to those already presented in FIG. 3. Also, one end of the first inductor 215 is configured to be connected to the third input/output terminal T3 and another end of the first inductor 215 is configured to be connected, in series with a first load element 30 and in parallel with the first decoupling capacitor 216. Additionally, one end of the second inductor 217 is configured to be connected to the fourth input/output terminal T4 and another end of the second inductor 217 is configured to be connected, in series with a second load element 40 and in parallel with the second decoupling capacitor 218. As can be seen, the structure of the output stage 200 in the example of FIG. 7 is not an H-bridge circuit structure since the load elements 30, 40 are not directed connected to the central branch of the structure. Rather, the structure of the output stage 200 in the example of FIG. 7 may be seen as having, mutatis mutandis, the same structure presented in FIG. 4. Thus, in one embodiment, the control stage 20 may be a DC-DC control stage which may be used to control the output stage 200 in the example of FIG. 7. If it is the case, the combination of a DC-DC control stage and the output stage 200 of the FIG. 7 would correspond to the realisation of a double DC-DC buck converter configured to, at least, step-down an input voltage. Also, due to the fact that each branch of the structure may be controlled independently by the control stage 20, using a DC-DC control stage enables to generate

- different voltage on each branch 4,5 of the output stage that may be used to supply in voltage the load elements 30, 40.
- [0055] FIG. 8 is a block diagram schematically illustrating a sixth exemplary embodiment of the proposed solution wherein the output stage 200 of FIG.2 is used, in the second operating state. Actually, the example of FIG.8 may correspond to a mix between the circuit structures of the examples of FIGs. 6-7.
- [0056] Namely, in the example of FIG. 8, the output stage 200 may further comprise one first inductor 220, one second inductor 223, one first decoupling capacitor 221 and one second decoupling capacitor 224. Further, in FIG. 8, the first input/output terminal T1 and second input/output terminal T2 are configured to operate as input terminals. The third input/output terminal T3 is configured to be connected, in series with a first load element 30 and in parallel with the first decoupling capacitor 221. Also, one end of the first inductor 220 is configured to be connected to the first input/output terminal T1 and another end of the first inductor 220 is configured to be connected to a first node receiving a supply potential 219 similar to those already presented in FIG. 3. Additionally, one end of the second inductor 223 is configured to be connected to the fourth input/output terminal T4 and another end of the second inductor 223 is configured to be connected, in series with a second load element 40 and in parallel with the second decoupling capacitor 224. As can be seen, the structure of the output stage 200 in the example of FIG. 8 is not an Hbridge circuit structure al already explained above. Rather, the structure of the output stage 200 in the example of FIG. 6 may be seen as having, mutatis mutandis, the same structure presented in FIGs. 6-7. Thus, in one embodiment, the control stage 20 may be a DC-DC control stage which may be used to control the output stage 200 in the example of FIG. 6. If it is the case, the combination of a DC-DC control stage and the output stage 200 of the FIG. 6 would correspond to the realisation of a DC-DC buck-boost converter configured to, at least, step-up an input voltage in the first branch 4 of the output stage 200 and step-down an input voltage in the second branch 5 of the output stage 200. This is mainly due to the

fact that each branch of the structure may be controlled independently by the control stage 20, using a DC-DC control stage enables to generate different voltage on each branch 4,5 of the output stage that may be used to supply in voltage the load elements 30, 40.

- [0057] In one embodiment, the switches S1, S2, S3, S4 may be controlled trough their respective control terminals based on control signals such a PWM signal which may be generated by a control stage 10, 20.
- [0058] Several apparatuses such as control apparatuses may be realized based on the proposed solution. For example, a first control apparatus may comprise a control stage configured to control an output stage according to example of FIG. 3. In another example, a second control apparatus may comprise a control stage configured to control an output stage according to at least one of the examples of FIGs. 4-8.
- [0059] Several uses and circuits may also be realized based on the proposed solution. In an example, a first circuit may comprise:
 - an output stage according to at least one of the examples of FIGs.3-8;
 - the first control apparatus wherein the control stage of the first control apparatus is connected to the output stage; and,
 - the second control apparatus wherein the control stage of the second control apparatus is connected to the output stage;
 wherein.
 - when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
 - when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the second operating state.
- [0060] In an example, such circuit may be used to drive a stereo hands free speaker. In that case, the first control apparatus may be a class-D controller and the second control apparatus may be a DC-DC controller.

This way, in a first operating state of the output stage, the circuit may be configured to behave as a class-D amplifier according for instance to FIG.3 wherein the load would be the stereo hands free speaker. In this case, the second control apparatus may be deactivated. In a second operating state of the output stage, the circuit may be configured to behave as a DC-DC converter. According to FIG.4, for instance, the circuit may be a DC-DC boost converter where the load 30 would be the stereo hands free speaker. According to FIG.5, for instance, the circuit may be a DC-DC buck converter where the load 30 would be the stereo hands free speaker. According to FIG.6, for instance, the circuit may be a double DC-DC boost converter where the loads 30, 40 may be different terminals of the stereo hands free speaker. According to FIG.7, for instance, the circuit may be a double DC-DC buck converter where the loads 30, 40 may be different terminals of the stereo hands free speaker. Finally, according to FIG.8, for instance, the circuit may be a DC-DC buck-boost converter able to drive different loads 30, 40 for voltage step-up or step-down wherein at least one may be the stereo hands free speaker.

- [0061] Several devices, such as portable devices, may also be realized based on the proposed solution. For example, a device may comprise:
 - the first circuit:
 - a battery configured to be connected to the input terminals of the circuit;
 and.
 - a loudspeaker configured to be connected to the output terminals of the circuit.
- [0062] Although the proposed solution is described above in terms of various exemplary embodiments and implementations, it should be understood that the various features, aspects and functionality described in one or more of the individual embodiments are not limited in their applicability to the particular embodiment with which they are described, but instead may be applied, alone or in various combinations, to one or more of the other embodiments of the proposed solution, whether or not such embodiments are described and whether or not such features are presented as being a part of a described embodiment. Thus, the breadth and scope of the

present proposed solution should not be limited by any of the above-described exemplary embodiments. For instance, it is to appreciated that the output and the circuit may be used in other industries different from the audio that has been presented throughout the description. For example, the DC-DC feature of the circuit may be used in motor-based applications.

[0063] Terms and phrases used in this document, and variations thereof, unless otherwise expressly stated, should be construed as open ended as opposed to limiting. As examples of the foregoing: the term "including" should be read as meaning "including, without limitation" or the like; the term "example" is used to provide exemplary instances of the item in discussion, not an exhaustive or limiting list thereof; the terms "a" or "an" should be read as meaning "at least one," "one or more" or the like; and adjectives such as "conventional," "traditional," "normal," "standard," "known" and terms of similar meaning should not be construed as limiting the item described to a given time period or to an item available as of a given time, but instead should be read to encompass conventional, traditional, normal, or standard technologies that may be available or known now or at any time in the future. Likewise, where this document refers to technologies that would be apparent or known to one of ordinary skill in the art, such technologies encompass those apparent or known to the skilled artisan now or at any time in the future.

[0064] The presence of broadening words and phrases such as "one or more, least," "but not limited to" or other like phrases in some instances shall not be read to mean that the narrower case is intended or required in instances where such broadening phrases may be absent. Additionally, the various embodiments set forth herein are described in terms of exemplary block diagrams, flow charts and other illustrations. As will become apparent to one of ordinary skill in the art after reading this document, the illustrated embodiments and their various alternatives may be implemented without confinement to the illustrated examples. These illustrations and their accompanying description should not be construed as mandating a particular architecture or configuration.

Claims

- 1. An output stage adapted to operate in at least a first operating state and a second operating state, the output stage comprising:
 - a first, a second, a third and a fourth configurable input/output terminals (T1, T2, T3, T4); and,
 - a first, a second, a third and a fourth switches (S1, S2, S3, S4), each having a first main terminal (1), a second main terminal (2) and a control terminal (3), the control terminal being adapted to receive a control signal for controlling the open or closed state of the switch; wherein,
 - the first input/output terminal is connected to the first main terminal of the first switch;
 - the second input/output terminal is connected to the first main terminal of the second switch:
 - the second main terminal of the first switch is connected to the first main terminal of the third switch through a first branch,
 - the second main terminal of the second switch is connected to the first main terminal of the fourth switch through a second branch;
 - the third input/output terminal is connected to the first branch and the fourth input/output terminal is connected to the second branch;
 - the second main terminals of the third and fourth switches are both connected to a common node receiving a reference potential; and, wherein,
 - when the first and second input/output terminals are configured to operate as input terminals, the third and fourth input/output terminals are configured to operate as output terminals; and,
 - when the first and second input/output terminals are configured to operate as output terminals, the third and fourth input/output terminals are configured to operate as input terminals; and,

wherein,

- in the first operating state, the output stage is arranged in a first electrical configuration; and

- in the second operating state wherein the output stage is arranged in a second electrical configuration different from the first configuration..
- 2. The output stage of claim 1, wherein, in the first operating state:
 - the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential; and,
 - the third and fourth input/output terminals are configured to be connected to a load element (202).
- 3. The output stage of claim 1 further comprising an inductor (204) and a decoupling capacitor (205), wherein, in the second operating state:
 - the first and second input/output terminals are configured to operate as output terminals and are configured to be connected, in series with a load element (30) and in parallel with the decoupling capacitor;
 - the third and fourth input/output terminals are short-circuited;
 - one end of the inductor is configured to be connected to the short-circuited third and fourth input/output terminals and another end the inductor is configured to be connected to a common node receiving a supply potential.
- 4. The output stage of claim 1 further comprising an inductor (212) and a decoupling capacitor (213), wherein, in the second operating state:
 - the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential;
 - the third and fourth input/output terminals are short-circuited;
 - one end of the inductor is configured to be connected to the short-circuited third and fourth input/output terminals and another end the inductor is configured to be connected, in series with a load element (30) and in parallel with the decoupling capacitor.
- 5. The output stage of claim 1 further comprising a first and second inductors (207, 208) and a first and second decoupling capacitors (209, 210), wherein, in the second operating state:
 - the first and second input/output terminals are configured to operate as output terminals;
 - the first input/output terminal is configured to be connected, in series with a

first load element (30) and in parallel with the first decoupling capacitor;

- the second input/output terminal is configured to be connected, in series with a second load element (40) and in parallel with the second decoupling capacitor;
- one end of the first inductor is configured to be connected to the third input/output terminal and another end of the first inductor is configured to be connected to a common node receiving a supply potential;
- one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected to the common node receiving a supply potential.
- 6. The output stage of claim 1 further comprising a first and second inductors (215, 217) and a first and second decoupling capacitors (216, 218), wherein, in the second operating state:
 - the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential;
 - one end of the first inductor is configured to be connected to the third input/output terminal and another end of the first inductor is configured to be connected, in series with a first load element (30) and in parallel with the first decoupling capacitor;
 - one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected, in series with a second load element (40) and in parallel with the second decoupling capacitor.
- 7. The output stage of claim 1 further comprising a first and second inductors (220, 223) and a first and second decoupling capacitors (221, 224), wherein, in the second operating state:
 - the first and second input/output terminals are configured to operate as input terminals;
 - the third input/output terminal is configured to be connected, in series with a first load element (30) and in parallel with the first decoupling capacitor;
 - one end of the first inductor is configured to be connected to the first input/output terminal and another end of the first inductor is configured to be

connected to a first node receiving a supply potential;

- one end of the second inductor is configured to be connected to the fourth input/output terminal and another end of the second inductor is configured to be connected, in series with a second load element (40) and in parallel with the second decoupling capacitor.
- 8. A control apparatus (10) comprising:
 - a control stage configured to control an output stage according to claim 2.
- The control apparatus of claim 8 wherein the control stage is a Class-D control stage.
- 10. A control apparatus (20) comprising:
 - a control stage configured to control an output stage according to any one of claims 3 to 7.
- 11. The control apparatus of claim 10 wherein the control stage is a DC-DC converter control stage.
- 12. The control apparatus of anyone of claims 8 to 11, wherein the control stage is adapted to control the output stage by generating control signals for controlling the first, second, third and fourth switches through their respective control terminals.
- 13. A circuit comprising:
 - an output stage according to any one of claims 2 to 7;
 - a first control apparatus according to any one of claims 8 to 9 and 12 wherein the control stage of the first control apparatus is connected to the output stage;
 and,
 - a second control apparatus according to any one of claims 10 to 11 and 12
 wherein the control stage of the second control apparatus is connected to the output stage;

wherein.

- when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
- when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically

disconnected from the output stage, the output stage being configured to operate in the second operating state.

14. A device comprising:


- the circuit of claim 12;
- a battery configured to be connected to the input terminals of the circuit; and,
- a loudspeaker configured to be connected to the output terminals of the circuit.
- 15. Use of an output stage according to any one of claims 2 to 7, in conjunction with:
 - a first control apparatus according to any one of claims 8 to 9 and 12 wherein the control stage of the first control apparatus is connected to the output stage;
 and,
 - a second control apparatus according to any one of claims 10 to 11 and 12 wherein the control stage of the second control apparatus is connected to the output stage;


wherein.

- when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
- when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the second operating state.


Drawings


FIG. 1






















Docket No.: 0112-301/C03308 US1

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

Philippe SIRITO-OLIVIER et al. Confirmation No.: 9535

Application No.: 14/889,892 Art Unit: To Be Assigned

Filed: November 9, 2015 Examiner: To Be Assigned

For: RECONFIGURABLE OUTPUT STAGE

SUBMISSION OF DECLARATION

Mail Stop Missing Parts Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Applicant respectfully submits the signed Declarations from the inventors.

Should there be any outstanding matters that need to be resolved in the present application, the Examiner is respectfully requested to contact Steven M. duBois at the telephone number listed below, to conduct an interview in an effort to expedite prosecution in connection with the present application.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies to charge payment or credit any overpayment to Deposit Account No. 50-5835 for any additional fees required under 37.C.F.R. §§1.16 or 1.17; particularly, extension of time fees.

Respectfully submitted, PATENT PORTFOLIO BUILDERS, PLLC

By: /stevenmdubois/

Steven M. duBois Registration No. 35,023

Date: November 20, 2015

Customer No. 113648

Patent Portfolio Builders, PLLC P.O. Box 7999 Fredericksburg, VA 22404 (540) 361-1863, Ext. 125

DECLARATION (37 CFR 1.63) FOR UTILITY OR DESIGN APPLICATION USING AN APPLICATION DATA SHEET (37 CFR 1.76)

Title of Invention:	RECONFIGURABLE OUTPUT STAGE			
As the below name	ed inventor, I hereby declare that:			
This declaration is directed to:	The application attached hereto. If the application is not attached hereto, the application is identified by the Attorney docket number and title as set forth above.			
	United States application or PCT international application number 14/889,892 filed on November 9, 2015			
The above-identific	ed application was made or authorized to be made by me.			
I believe that I am	the original inventor or an original joint inventor of a claimed invention in the application.			
I have reviewed an	d understand the contents of the above-identified application, including the claims.			
I acknowledge the Regulations § 1.56	duty to disclose information which is material to patentability as defined in Title 37, Code of Federal i.			
I hereby acknowledge that any willful false statement made in this declaration is punishable under 18 U.S.C. 1001 by fine or imprisonment of not more than five (5) years, or both.				
LEGAL NAME OF	INVENTOR			
Inventor Philip	pe SIRITO-OLIVIER Date: Nov. 16 - 2015			
Signature:	Phaye Sub philos			

DECLARATION (37 CFR 1.63) FOR UTILITY OR DESIGN APPLICATION USING AN APPLICATION DATA SHEET (37 CFR 1.76)

Title of Invention:	RECONFIGURABLE OUTPUT STAGE							
As the below r	As the below named inventor, I hereby declare that:							
This declarati								
	United States application or PCT international application number 14/889,892 filed on November 9, 2015							
The above-ide	ntified application was made or authorized to be made by me.							
I believe that I	am the original inventor or an original joint inventor of a claimed invention in the application.							
I have reviewe	d and understand the contents of the above-identified application, including the claims.							
I acknowledge Regulations §	the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal 1.56.							
	owledge that any willful false statement made in this declaration is punishable under 18 U.S.C. 1001 by fine or of not more than five (5) years, or both.							
•								
LEGAL NAME	OF INVENTOR							
Inventor: Patrizia MILAZZO Date: 17-11-2015								
Signature: Laco								

DECLARATION (37 CFR 1.63) FOR UTILITY OR DESIGN APPLICATION USING AN APPLICATION DATA SHEET (37 CFR 1.76)

Title of Invention:	RECONFIGURABLE OUTPUT STAGE
As the below r	named inventor, I hereby declare that:
This declarati	1 1 a ser line as an east of a series of the series of
	United States application or PCT international application number 14/889,892 filed on November 9, 2015
The above-ide	ntified application was made or authorized to be made by me.
I believe that I	am the original inventor or an original joint inventor of a claimed invention in the application.
I have reviewe	ed and understand the contents of the above-identified application, including the claims.
I acknowledge Regulations §	the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal 1.56.
	owledge that any willful false statement made in this declaration is punishable under 18 U.S.C. 1001 by fine or of not more than five (5) years, or both.
1 7 0 4 1 4 1 4 1 4 1	or Muchan
	gelo NAGARI Date: November 12 14 15
Inventor: An	gelo NAGARI Date: Νονειωθίζ 1ζ 1 1/2 1/3
Signature:	<u>///</u>
	<i>₹</i>

Electronic Acknowledgement Receipt				
EFS ID:	24144046			
Application Number:	14889892			
International Application Number:				
Confirmation Number:	9535			
Title of Invention:	Reconfigurable Output Stage			
First Named Inventor/Applicant Name:	Philippe SIRITO-OLIVIER			
Customer Number:	113648			
Filer:	Steven Maurice Dubois/Andrea Terry			
Filer Authorized By:	Steven Maurice Dubois			
Attorney Docket Number:	0112-301/C03308 US1			
Receipt Date:	20-NOV-2015			
Filing Date:				
Time Stamp:	12:04:34			
Application Type:	U.S. National Stage under 35 USC 371			

Payment information:

Submitted with Payment	no
------------------------	----

File Listing:

C03308- Transmittal Letter C03308- US1_2015-11-20_Declaration_S ubmission_0112-301.pdf e089/36e41548c775c79b28d3b3eee363b3 2c9c8 no 1	Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part ∕₊zip	Pages (if appl.)
	1	Transmittal Letter	US1_2015-11-20_Declaration_S	e089f36e41548c775c79b28d3b3eee363b3		1

Warnings:

Information:

information		Total Files Size (in bytes):	: 20	160996	
Warnings: Information					
2	Oath or Declaration filed	C03308- US1_2015-11-20_signed_Decla ration_0112-301.pdf	1983282 6cca0cae660686046cd1281b0738be63526 122d0	no	3

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

PATENT APPLICATION FEE DETERMINATION RECORD Substitute for Form PTO-875							Application or Docket Number 14/889,892			
	APPL	ICATION A	S FILEI		umn 2)	SMALL	ENTITY	OR	OTHER SMALL I	
	FOR	NUMBE	R FILE	NUMBE	R EXTRA	RATE(\$)	FEE(\$)]	RATE(\$)	FEE(\$)
	IC FEE FR 1.16(a), (b), or (c))	N	/ A		I/A	N/A		1	N/A	280
SEA	RCH FEE FR 1.16(k), (i), or (m))	N	/ A	N	J/A	N/A		1	N/A	480
	MINATION FEE FR 1.16(o), (p), or (q))	N	/ A	١	J/A	N/A		1	N/A	720
	AL CLAIMS FR 1.16(i))	15	minus	20= *				OR	x 80 =	0.00
	PENDENT CLAIM FR 1.16(h))	s 1	minus	3 = *				1	x 420 =	0.00
FEE	PLICATION SIZE E CFR 1.16(s))	sheets of p \$310 (\$159 50 sheets	oaper, th 5 for sma or fractic	and drawings e e application si all entity) for ea on thereof. See CFR 1.16(s).	ze fee due is ch additional					0.00
MUL	TIPLE DEPENDEN	NT CLAIM PRE	SENT (37	7 CFR 1.16(j))						0.00
* If th	ne difference in colu	umn 1 is less th	an zero,	enter "0" in colur	nn 2.	TOTAL		1	TOTAL	1480
AMENDMENT A	Total (37 CFR 1.16(ii)) Independent (37 CFR 1.16(h)) Application Size Fee			NUMBER PREVIOUSLY PAID FOR DENT CLAIM (37 C	PRESENT EXTRA	x = x =	ADDITIONAL FEE(\$)	OR OR	RATE(\$) x = x =	ADDITIONAL FEE(\$)
		(0.1,		(0.1,	(0-1	TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE	
NT B		(Column 1) CLAIMS REMAINING AFTER AMENDMENT		(Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR	(Column 3) PRESENT EXTRA	RATE(\$)	ADDITIONAL FEE(\$)		RATE(\$)	ADDITIONAL FEE(\$)
ME	Total (37 CFR 1.16(i))	*	Minus	**	=	X =		OR	x =	
AMENDMENT	Independent (37 CFR 1.16(h))	*	Minus	***	=	X =		OR	x =	
·										
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))										
						TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE	
***	* If the entry in colu * If the "Highest Nu * If the "Highest Numbe The "Highest Numbe	ımber Previous nber Previously I	ly Paid Fo Paid For"	or" IN THIS SPA IN THIS SPACE is	CE is less than 2 s less than 3, ente	20, enter "20".	in column 1.	_		



113648

P.O. Box 7999

United States Patent and Trademark Office

INITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Sox 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

U.S. APPLICATION NUMBER NO. FIRST NAMED INVENTOR ATTY. DOCKET NO.

14/889,892 Philippe SIRITO-OLIVIER

0112-301/C03308 US1 INTERNATIONAL APPLICATION NO.

PCT/EP2014/061350

PRIORITY DATE I.A. FILING DATE

06/02/2014 06/03/2013

> **CONFIRMATION NO. 9535 371 ACCEPTANCE LETTER**



Date Mailed: 01/22/2016

Patent Portfolio Builders, PLLC

Fredericksburg, VA 22404-7999

NOTICE OF ACCEPTANCE OF APPLICATION UNDER 35 U.S.C 371 AND 37 CFR 1.495

The applicant is hereby advised that the United States Patent and Trademark Office, in its capacity as a Designated / Elected Office (37 CFR 1.495), has ACCEPTED the above identified international application for national patentability examination in the United States Patent and Trademark Office.

The United States Application Number assigned to the application is shown above. A Filing Receipt will be issued for the present application in due course. THE DATE APPEARING ON THE FILING RECEIPT AS THE "FILING DATE or 371(c) DATE" IS THE DATE ON WHICH THE LAST OF THE 35 U.S.C. 371 (c)(1) and (c)(2) REQUIREMENTS HAS BEEN RECEIVED IN THE OFFICE. THIS DATE IS SHOWN BELOW. The filing date of the above identified application is the international filing date of the international application (Article 11(3) and 35 U.S.C. 363)

> 11/09/2015 DATE OF RECEIPT OF 35 U.S.C. 371(c)(1) and (c)(2) REQUIREMENTS

The following items have been received:

- Copy of the International Application filed on 11/09/2015
- Copy of the International Search Report filed on 11/09/2015
- Preliminary Amendments filed on 11/09/2015
- Information Disclosure Statements filed on 11/09/2015
- Inventor's Oath or Declaration filed on 11/20/2015
- Request for Immediate Examination filed on 11/09/2015
- U.S. Basic National Fees filed on 11/09/2015
- Priority Documents filed on 11/09/2015
- Authorization to Permit Access filed on 11/09/2015
- Application Data Sheet (37 CFR 1.76) filed on 11/09/2015

page 1 of 2

Applicant is reminded that any communications to the United States Patent and Trademark Office must be mailed
to the address given in the heading and include the U.S. application no. shown above (37 CFR 1.5)

SHAKEEL AHMED	
Telephone: (703) 756-1423	



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

 APPLICATION NUMBER
 FILING or 371(c) DATE
 GRP ART UNIT
 FIL FEE REC'D
 ATTY.DOCKET.NO
 TOT CLAIMS IND CLAIMS

 14/889,892
 11/09/2015
 1620
 0112-301/C03308 US1
 15
 1

113648 Patent Portfolio Builders, PLLC P.O. Box 7999 Fredericksburg, VA 22404-7999 CONFIRMATION NO. 9535 FILING RECEIPT



Date Mailed: 01/22/2016

Receipt is acknowledged of this non-provisional patent application. The application will be taken up for examination in due course. Applicant will be notified as to the results of the examination. Any correspondence concerning the application must include the following identification information: the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please submit a written request for a Filing Receipt Correction. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections

Inventor(s)

Philippe SIRITO-OLIVIER, Saint Egreve, FRANCE; Patrizia MILAZZO, S. Agata Li Battiati, ITALY; Angelo NAGARI, Grenoble, FRANCE;

Applicant(s)

ST-Ericsson SA, Plan-Les-Quates, SWITZERLAND;

Power of Attorney: None

Domestic Priority data as claimed by applicant

This application is a 371 of PCT/EP2014/061350 06/02/2014

Foreign Applications (You may be eligible to benefit from the **Patent Prosecution Highway** program at the USPTO. Please see http://www.uspto.gov for more information.) EUROPEAN PATENT OFFICE (EPO) 13305740.6 06/03/2013

Permission to Access Application via Priority Document Exchange: Yes

Permission to Access Search Results: No

Applicant may provide or rescind an authorization for access using Form PTO/SB/39 or Form PTO/SB/69 as appropriate.

If Required, Foreign Filing License Granted: 01/18/2016

The country code and number of your priority application, to be used for filing abroad under the Paris Convention, is **US 14/889,892**

page 1 of 3

Projected Publication Date: 04/28/2016

Non-Publication Request: No

Early Publication Request: No

Title

Reconfigurable Output Stage

Preliminary Class

Statement under 37 CFR 1.55 or 1.78 for AIA (First Inventor to File) Transition Applications: No

PROTECTING YOUR INVENTION OUTSIDE THE UNITED STATES

Since the rights granted by a U.S. patent extend only throughout the territory of the United States and have no effect in a foreign country, an inventor who wishes patent protection in another country must apply for a patent in a specific country or in regional patent offices. Applicants may wish to consider the filing of an international application under the Patent Cooperation Treaty (PCT). An international (PCT) application generally has the same effect as a regular national patent application in each PCT-member country. The PCT process **simplifies** the filing of patent applications on the same invention in member countries, but **does not result** in a grant of "an international patent" and does not eliminate the need of applicants to file additional documents and fees in countries where patent protection is desired.

Almost every country has its own patent law, and a person desiring a patent in a particular country must make an application for patent in that country in accordance with its particular laws. Since the laws of many countries differ in various respects from the patent law of the United States, applicants are advised to seek guidance from specific foreign countries to ensure that patent rights are not lost prematurely.

Applicants also are advised that in the case of inventions made in the United States, the Director of the USPTO must issue a license before applicants can apply for a patent in a foreign country. The filing of a U.S. patent application serves as a request for a foreign filing license. The application's filing receipt contains further information and guidance as to the status of applicant's license for foreign filing.

Applicants may wish to consult the USPTO booklet, "General Information Concerning Patents" (specifically, the section entitled "Treaties and Foreign Patents") for more information on timeframes and deadlines for filing foreign patent applications. The guide is available either by contacting the USPTO Contact Center at 800-786-9199, or it can be viewed on the USPTO website at http://www.uspto.gov/web/offices/pac/doc/general/index.html.

For information on preventing theft of your intellectual property (patents, trademarks and copyrights), you may wish to consult the U.S. Government website, http://www.stopfakes.gov. Part of a Department of Commerce initiative, this website includes self-help "toolkits" giving innovators guidance on how to protect intellectual property in specific countries such as China, Korea and Mexico. For questions regarding patent enforcement issues, applicants may call the U.S. Government hotline at 1-866-999-HALT (1-866-999-4258).

LICENSE FOR FOREIGN FILING UNDER

Title 35, United States Code, Section 184

Title 37, Code of Federal Regulations, 5.11 & 5.15

GRANTED

The applicant has been granted a license under 35 U.S.C. 184, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" followed by a date appears on this form. Such licenses are issued in all applications where the conditions for issuance of a license have been met, regardless of whether or not a license may be required as set forth in 37 CFR 5.15. The scope and limitations of this license are set forth in 37 CFR 5.15(a) unless an earlier license has been issued under 37 CFR 5.15(b). The license is subject to revocation upon written notification. The date indicated is the effective date of the license, unless an earlier license of similar scope has been granted under 37 CFR 5.13 or 5.14.

This license is to be retained by the licensee and may be used at any time on or after the effective date thereof unless it is revoked. This license is automatically transferred to any related applications(s) filed under 37 CFR 1.53(d). This license is not retroactive.

The grant of a license does not in any way lessen the responsibility of a licensee for the security of the subject matter as imposed by any Government contract or the provisions of existing laws relating to espionage and the national security or the export of technical data. Licensees should apprise themselves of current regulations especially with respect to certain countries, of other agencies, particularly the Office of Defense Trade Controls, Department of State (with respect to Arms, Munitions and Implements of War (22 CFR 121-128)); the Bureau of Industry and Security, Department of Commerce (15 CFR parts 730-774); the Office of Foreign AssetsControl, Department of Treasury (31 CFR Parts 500+) and the Department of Energy.

NOT GRANTED

No license under 35 U.S.C. 184 has been granted at this time, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" DOES NOT appear on this form. Applicant may still petition for a license under 37 CFR 5.12, if a license is desired before the expiration of 6 months from the filing date of the application. If 6 months has lapsed from the filing date of this application and the licensee has not received any indication of a secrecy order under 35 U.S.C. 181, the licensee may foreign file the application pursuant to 37 CFR 5.15(b).

SelectUSA

The United States represents the largest, most dynamic marketplace in the world and is an unparalleled location for business investment, innovation, and commercialization of new technologies. The U.S. offers tremendous resources and advantages for those who invest and manufacture goods here. Through SelectUSA, our nation works to promote and facilitate business investment. SelectUSA provides information assistance to the international investor community; serves as an ombudsman for existing and potential investors; advocates on behalf of U.S. cities, states, and regions competing for global investment; and counsels U.S. economic development organizations on investment attraction best practices. To learn more about why the United States is the best country in the world to develop technology, manufacture products, deliver services, and grow your business, visit http://www.SelectUSA.gov or call +1-202-482-6800.

MULTIPLE DEPENDENT CLAIM Application Number Filing Date FEE CALCULATION SHEET Substitute for Form PTO-1360 (For use with Form PTO/SB/06) Applicant(s) Philippe SIRITO-OLIVIER * May be used for additional claims or amendments AFTER FIRST AMENDMENT AFTER SECOND AMENDMENT CLAIMS AS FILED Indep Indep Depend Depend Indep Depend Indep Depend Indep Depend Indep Depend (1) (1) (1) (1) Total Indep Total Depend Total Claims



United States Patent and Trademark Office

INITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Sox 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NUMBER

FILING OR 371(C) DATE

FIRST NAMED APPLICANT

ATTY. DOCKET NO./TITLE 0112-301/C03308 US1

14/889,892

11/09/2015

Philippe SIRITO-OLIVIER

CONFIRMATION NO. 9535

PUBLICATION NOTICE

113648 Patent Portfolio Builders, PLLC P.O. Box 7999 Fredericksburg, VA 22404-7999

Title:Reconfigurable Output Stage

Publication No.US-2016-0118892-A1

Publication Date: 04/28/2016

NOTICE OF PUBLICATION OF APPLICATION

The above-identified application will be electronically published as a patent application publication pursuant to 37 CFR 1.211, et seg. The patent application publication number and publication date are set forth above.

The publication may be accessed through the USPTO's publically available Searchable Databases via the Internet at www.uspto.gov. The direct link to access the publication is currently http://www.uspto.gov/patft/.

The publication process established by the Office does not provide for mailing a copy of the publication to applicant. A copy of the publication may be obtained from the Office upon payment of the appropriate fee set forth in 37 CFR 1.19(a)(1). Orders for copies of patent application publications are handled by the USPTO's Office of Public Records. The Office of Public Records can be reached by telephone at (703) 308-9726 or (800) 972-6382. by facsimile at (703) 305-8759, by mail addressed to the United States Patent and Trademark Office, Office of Public Records, Alexandria, VA 22313-1450 or via the Internet.

In addition, information on the status of the application, including the mailing date of Office actions and the dates of receipt of correspondence filed in the Office, may also be accessed via the Internet through the Patent Electronic Business Center at www.uspto.gov using the public side of the Patent Application Information and Retrieval (PAIR) system. The direct link to access this status information is currently http://pair.uspto.gov/. Prior to publication, such status information is confidential and may only be obtained by applicant using the private side of PAIR.

Further assistance in electronically accessing the publication, or about PAIR, is available by calling the Patent Electronic Business Center at 1-866-217-9197.

Office of Data Managment, Application Assistance Unit (571) 272-4000, or (571) 272-4200, or 1-888-786-0101

Attorney's Docket No. 0112-301/C03308 US1

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of)
• •) Group Art Unit: 2654
Philippe SIRITO-OLIVIER <i>et al</i> .)) Examiner: Chin, Vivian C.
Application No.: 14/889,892) Confirmation N o.: 9535
Filed: November 9, 2015)
For: RECONFIGURABLE OUTPUT	<i>)</i>))

SUPPLEMENTAL PRELIMINARY AMENDMENT

Commissioner for Patents Alexandria, VA 22313-1450

Sir:

Prior to examination of the above-identified application, please enter the following amendments:

IN THE ABSTRACT:

Please replace the abstract as follows:

An output stage configuration with four configurable input/output terminals and four switches is specified. Each switch has a first main terminal, a second main terminal and a control terminal, which receives a control signal for controlling the open or closed state of the switch. The output stage is included in a circuit together with a first control apparatus and a second control apparatus. When a control stage of the first control apparatus is connected to the output stage, a control stage of the second control apparatus is electrically disconnected from the output stage, and the output stage operates in a first operating state. When the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage then operating in a second operating state.

IN THE CLAIMS:

The text of all pending claims is set forth below. The claims as listed below show added text with <u>underlining</u> and deleted text with <u>strikethrough</u>. The status of each claim is indicated with one of (original), (currently amended), (cancelled), (withdrawn), (new), (previously presented), or (not entered). The following listing of claims will replace all prior versions, and listings, of claims in the application.

- 1. (Currently Amended) An output stage adapted to operate in at least a first operating state and a second operating state, the output stage comprising:
- [[-]]a first, a second, a third and a fourth configurable input/output terminals; and,
- [[-]]a first, a second, a third and a fourth switches, each having a first main terminal, a second main terminal and a control terminal, the control terminal being adapted to receive a control signal for controlling the open or closed state of the switch; wherein,
- [[-]]the first input/output terminal is connected to the first main terminal of the first switch;
- [[-]]the second input/output terminal is connected to the first main terminal of the second switch;
- [[-]]the second main terminal of the first switch is connected to the first main terminal of the third switch through a first branch,
- [[-]]the second main terminal of the second switch is connected to the first main terminal of the fourth switch through a second branch;
- [[-]]the third input/output terminal is connected to the first branch and the fourth input/output terminal is connected to the second branch;
- [[-]]the second main terminals of the third and fourth switches are both connected to a common node receiving a reference potential; and,

wherein,

[[-]]when the first and second input/output terminals are configured to operate as input terminals, the third and fourth input/output terminals are configured to operate as

output terminals; and,

[[-]]when the first and second input/output terminals are configured to operate as output terminals, the third and fourth input/output terminals are configured to operate as input terminals; and,

wherein,

- [[-]]in the first operating state, the output stage is arranged in a first electrical configuration; and
- [[-]]in the second operating state wherein the output stage is arranged in a second electrical configuration different from the first configuration.
- 2. (Currently Amended) The output stage of claim 1, wherein, in the first operating state:
- [[-]]the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential; and,
- [[-]]the third and fourth input/output terminals are configured to be connected to a load element.
- 3. (Currently Amended) The output stage of claim 1 further comprising an inductor and a decoupling capacitor, wherein, in the second operating state:
- [[-]]the first and second input/output terminals are configured to operate as output terminals and are configured to be connected, in series with a load element and in parallel with the decoupling capacitor;
 - [[-]]the third and fourth input/output terminals are short-circuited;
- [[-]]one end of the inductor is configured to be connected to the short-circuited third and fourth input/output terminals, and another end the inductor is configured to be connected to a common node receiving a supply potential.
- 4. (Currently Amended) The output stage of claim 1 further comprising an inductor and a decoupling capacitor, wherein, in the second operating state:

- [[-]]the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential;
 - [[-]]the third and fourth input/output terminals are short-circuited;
- [[-]]one end of the inductor is configured to be connected to the short-circuited third and fourth input/output terminals, and another end the inductor is configured to be connected, in series with a load element and in parallel with the decoupling capacitor.
- 5. (Currently Amended) The output stage of claim 1 further comprising a first and second inductors and a first and second decoupling capacitors, wherein, in the second operating state:
- [[-]]the first and second input/output terminals are configured to operate as output terminals;
- [[-]]the first input/output terminal is configured to be connected, in series with a first load element and in parallel with the first decoupling capacitor;
- [[-]]the second input/output terminal is configured to be connected, in series with a second load element and in parallel with the second decoupling capacitor;
- [[-]]one end of the first inductor is configured to be connected to the third input/output terminal, and another end of the first inductor is configured to be connected to a common node receiving a supply potential; and
- [[-]]one end of the second inductor is configured to be connected to the fourth input/output terminal, and another end of the second inductor is configured to be connected to the common node receiving a supply potential.
- 6. (Currently Amended) The output stage of claim 1 further comprising a first and second inductors, and a first and second decoupling capacitors (216, 218), wherein, in the second operating state:
- [[-]]the first and second input/output terminals are configured to operate as input terminals and are configured to be connected to a common node receiving a supply potential;

[[-]]one end of the first inductor is configured to be connected to the third input/output terminal, and another end of the first inductor is configured to be connected, in series with a first load element and in parallel with the first decoupling capacitor; and

[[-]]one end of the second inductor is configured to be connected to the fourth input/output terminal, and another end of the second inductor is configured to be connected, in series with a second load element and in parallel with the second decoupling capacitor.

- 7. (Currently Amended) The output stage of claim 1 further comprising a first and second inductors and a first and second decoupling capacitors, wherein, in the second operating state:
- [[-]]the first and second input/output terminals are configured to operate as input terminals;
- [[-]]the third input/output terminal is configured to be connected, in series with a first load element and in parallel with the first decoupling capacitor;
- [[-]]one end of the first inductor is configured to be connected to the first input/output terminal, and another end of the first inductor is configured to be connected to a first node receiving a supply potential; and
- [[-]]one end of the second inductor is configured to be connected to the fourth input/output terminal, and another end of the second inductor is configured to be connected, in series with a second load element and in parallel with the second decoupling capacitor.
 - 8. (Currently Amended) A control apparatus comprising:
 - [[-]]a control stage configured to control an output stage according to claim 2.
- 9. (Original) The control apparatus of claim 8 wherein the control stage is a Class-D control stage.

- 10. (Currently Amended) A control apparatus comprising:
- [[-]]a control stage configured to control an output stage according to claim 3.
- 11. (Original) The control apparatus of claim 10 wherein the control stage is a DC-DC converter control stage.
- 12. (Currently Amended) The control apparatus of claim 8, wherein the control stage is adapted to control the output stage by generating control signals for controlling the first, second, third and fourth switches through their respective control terminals.
 - 13. (Currently Amended) A circuit comprising:
 - [[-]]an output stage according to claim 2;
- [[-]]a first control apparatus wherein the control stage of the first control apparatus is connected to the output stage; and,
- [[–]]a second control apparatus wherein the control stage of the second control apparatus is connected to the output stage; wherein,
- [[-]]when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
- [[-]]when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the second operating state.
 - 14. (Currently Amended) A device comprising:
 - [[-]]the circuit of claim 12;
 - [[-]]a battery configured to be connected to the input terminals of the circuit; and,

- [[-]] a loudspeaker configured to be connected to the output terminals of the circuit.
 - 15. (Currently Amended) An apparatus comprising: Use of an output stage according to claim 2 connected to , in conjunction with:
- [[-]]a first control apparatus, wherein the <u>a</u> control stage of the first control apparatus is being connected to the output stage; <u>or to and</u>,
- [[-]]a second control apparatus, wherein the a control stage of the second control apparatus being is-connected to the output stage; wherein,
- [[-]]when the control stage of the first control apparatus is connected to the output stage, the control stage of the second control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the first operating state; and,
- [[-]]when the control stage of the second control apparatus is connected to the output stage, the control stage of the first control apparatus is electrically disconnected from the output stage, the output stage being configured to operate in the second operating state.

REMARKS

In this supplemental preliminary amendment, the claims have been amended to place them in better form according to the U.S. patent claim practice. A new abstract is provided to meet the requirements of 37 C.F.R. 1.72. No new matter has been added. Prompt examination on the merits is respectfully requested.

Respectfully submitted,

PATENT PORTFOLIO BUILDERS PLLC

By: /Luminita TODOR/
Luminita A. Todor, Ph.D
Registration No. 57,639

Date: July 14, 2016 Customer No. 113648 Patent Portfolio Builders PLLC P.O. Box 7999 Fredericksburg, VA 22404 (540) 361-1863, Ext. 126

Electronic Acknowledgement Receipt				
EFS ID:	26348168			
Application Number:	14889892			
International Application Number:				
Confirmation Number:	9535			
Title of Invention:	Reconfigurable Output Stage			
First Named Inventor/Applicant Name:	Philippe SIRITO-OLIVIER			
Customer Number:	113648			
Filer:	Luminita Anca Todor/Erin Rathgeber			
Filer Authorized By:	Luminita Anca Todor			
Attorney Docket Number:	0112-301/C03308 US1			
Receipt Date:	14-JUL-2016			
Filing Date:	09-NOV-2015			
Time Stamp:	12:20:44			
Application Type:	U.S. National Stage under 35 USC 371			

Payment information:

Submitted with Payment	no
------------------------	----

File Listing:

Documen Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1		C03308- US1_2016-07-14_Supp_Prelimi nary_Amendment_0112-301. pdf	84529 1528d686bf77c0b2701f24fa10ab63f0dec4 a08d	yes	9

	Multipart Description/PDF files in .zip description					
	Document Description	Start	End			
	Preliminary Amendment	1	1			
	Abstract	2	2			
	Claims	3	8			
	Applicant Arguments/Remarks Made in an Amendment	9	9			
Warnings:		,				
Information:						

Total Files Size (in bytes):	84529

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

P	PATENT APPLICATION FEE DETERMINATION RECORD Substitute for Form PTO-875						n or Docket Nu /889,892	mber	Filing Date 11/09/2015	To be Mailed
	ENTITY: ☐ LARGE ☐ SMALL ☐ MICRO									
	APPLICATION AS FILED – PART I									
			(Column	l)	(Column 2)					
	FOR	UMBER FI	_ED	NUMBER EXTRA		RATE	E (\$)	F	EE (\$)	
	BASIC FEE (37 CFR 1.16(a), (b),	or (c))	N/A		N/A		N/A	A		
Ш	SEARCH FEE (37 CFR 1.16(k), (i), (or (m))	N/A		N/A		N/A	A		
	EXAMINATION FE (37 CFR 1.16(o), (p),		N/A		N/A		N/A	A		
	TAL CLAIMS CFR 1.16(i))		mir	nus 20 = *			X \$	=		
	EPENDENT CLAIM CFR 1.16(h))	S	m	inus 3 = *			X \$	=		
	APPLICATION SIZE (37 CFR 1.16(s))	of pa for s fract	aper, the a mall entit	application size f y) for each additi	gs exceed 100 s ee due is \$310 (ional 50 sheets c . 41(a)(1)(G) and	\$155 or				
	MULTIPLE DEPEN	IDENT CLAIM PF	RESENT (3	7 CFR 1.16(j))						
* If t	he difference in colu	ımn 1 is less than	zero, ente	r "0" in column 2.			ТОТ	AL		
		(Column 1)		APPLICAT (Column 2)	ION AS AMEN (Column 3		ART II			
AMENDMENT	07/14/2016	CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EX	TRA	RATE	€ (\$)	ADDITIO	DNAL FEE (\$)
)ME	Total (37 CFR 1.16(i))	* 15	Minus	** 20	= 0		x \$80 =			0
	Independent (37 CFR 1.16(h))	* 1	Minus	***3	= 0		x \$420 =	=		0
AME	Application Si	ze Fee (37 CFR	1.16(s))							
	FIRST PRESEN	ITATION OF MULTI	PLE DEPEN	DENT CLAIM (37 CF	R 1.16(j))					
							TOTAL AD	D'L FEI		0
		(Column 1)		(Column 2)	(Column 3)				
		CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EX	TRA	RATE	≣ (\$)	ADDITIO	DNAL FEE (\$)
EN	Total (37 CFR 1.16(i))	*	Minus	**	=		X \$	=		
DM	Independent (37 CFR 1.16(h))	*	Minus	***	=		X \$	=		
AMENDMENT	Application Si	ze Fee (37 CFR	1.16(s))			_				
A۱	FIRST PRESEN	ITATION OF MULTI	PLE DEPEN	DENT CLAIM (37 CF	R 1.16(j))					
							TOTAL AD	D'L FEI		
** If	the entry in column the "Highest Numbe f the "Highest Numb	er Previously Paid	For" IN Th	HIS SPACE is less	than 20, enter "20"		LIE THERES	SA LIN	IDSAY	
	"Highest Number P					ound in the a	ppropriate box	in colun	nn 1.	

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS

ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

POWER OF ATTORNEY TO PROSECUTE APPLICATIONS BEFORE THE USPTO

	I hereby revoke all previous powers of attorney given in the application identified in the attached statement under 37 CFR 3.73(c).						
I hereby appoint:							
	Practi	Practitioners associated with Customer Number:					
	OR	₹					
	Practi	actitioner(s) named below (if more than ten patent practitioners are to be named, then a customer number must be used):					
		Name	Registration Number	Name	Registration Number		
		Shreen K. Danamraj	41,696	Lewis W. Schie	l Jr. 69,883		
		Betty Formby	36,536				
		Kenneth A. McClure	62,886				
		Thomas L. Crisman	24,846				
		Spencer R. Guy	71,035		3		
any a	ind all pate	r agent(s) to represent the undersi nt applications assigned <u>only</u> to the form in accordance with 37 CFR 3.	undersigned according	States Patent and Trademark Of g to the USPTO assignment reco	fice (USPTO) in connection with ds or assignments documents		
Plea	e changs l	the correspondence address for the	application identified in	n the attached statement under 37	7 CFR 3.73(c) to:		
	l	ddress associated with Customer I	Number: 28240	0	· ·		
OR	<u>OR</u>						
L	Firm or Individual	Name					
	Address						
	City		State	3	Zip		
	Country						
	Telaphon	e		Email			
Assig	Assignee Name and Address: Optis Circuit Technology, LLC P.O. Box 250649 Plano, TX 75025						
A copy of this form, together with a statement under 37 CFR 3.73(c) (Form PTO/AIA/96 or equivalent) is required to be Filed in each application in which this form is used. The statement under 37 CFR 3.73(c) may be completed by one of The practitioners appointed in this form, and must identify the application in which this Power of Attorney is to be filed.							
	SIGNATURE of Assignee of Record The indjuleual whose signature and title is supplied below is authorized to act on behalf of the assignee						
Sign	ature	T. A	AAAAAAADQQQQQQQQQQQQQQQQQQQQQQQQQQQQQQ	Date /////	1 Ser 15, 2016		
Nan	e	James W. Ribman		Telephone 214			
Title	550050000000000000000000000000000000000	President	***************************************				

This collection of information is required by 37 CFR 1.31, 1.32 and 1.33. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 3 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Petent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS, SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

STATEMENT UNDER 37 CFR 3.73(c)
Applicant/Patent Owner: Philippe SIRITO-OLIVIER; Patrizia MILAZZO; Angelo NAGARI
Application No./Patent No.: 14/889,892 Filed/Issue Date: November 9, 2015
Titled: Reconfigurable Output Stage
OPTIS CIRCUIT TECHNOLOGY, LLC , a LIMITED LIABILITY COMPANY
(Name of Assignee) (Type of Assignee, e.g., corporation, partnership, university, government agency, etc.)
states that, for the patent application/patent identified above, it is (choose one of options 1, 2, 3 or 4 below):
1. The assignee of the entire right, title, and interest.
2. An assignee of less than the entire right, title, and interest (check applicable box):
The extent (by percentage) of its ownership interest is%. Additional Statement(s) by the owners holding the balance of the interest <u>must be submitted</u> to account for 100% of the ownership interest.
There are unspecified percentages of ownership. The other parties, including inventors, who together own the entire right, title and interest are:
Additional Statement(s) by the owner(s) holding the balance of the interest <u>must be submitted</u> to account for the entir right, title, and interest.
3. The assignee of an undivided interest in the entirety (a complete assignment from one of the joint inventors was made). The other parties, including inventors, who together own the entire right, title, and interest are:
Additional Statement(s) by the owner(s) holding the balance of the interest must be submitted to account for the entire
right, title, and interest.
4. The recipient, via a court proceeding or the like (<i>e.g.</i> , bankruptcy, probate), of an undivided interest in the entirety (a complete transfer of ownership interest was made). The certified document(s) showing the transfer is attached.
The interest identified in option 1, 2 or 3 above (not option 4) is evidenced by either (choose one of options A or B below):
A. An assignment from the inventor(s) of the patent application/patent identified above. The assignment was recorded in the United States Patent and Trademark Office at Reel, Frame, or for which a copy thereof is attached.
B. A chain of title from the inventor(s), of the patent application/patent identified above, to the current assignee as follows:
1. From: Philippe SIRITO-OLIVIER; Patrizia MILAZZO; Angelo NAGARI To: ST-ERICSSON SA
The document was recorded in the United States Patent and Trademark Office at Reel 036991 , Frame 0781 , or for which a copy thereof is attached. 2. From: ST-ERICSSON SA To: ST-ERICSSON, EN LIQUIDATION
The document was recorded in the United States Patent and Trademark Office at Reel 037739, or for which a copy thereof is attached.

[Page 1 of 2]
This collection of information is required by 37 CFR 3.73(b). The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

	STATEMENT UNDER 37 CFR 3.73(c)					
3. From: S	T-ERICSSON SA, E	EN LIQUIDATION	To: OPTIS CIRCUIT TE	CHNOLOGY, LLC		
			ed States Patent and Trademar			
4. From:			To:			
	The document	was recorded in the Unite	ed States Patent and Trademar	k Office at		
	Reel	, Frame	, or for which a copy thereo	f is attached.		
5. From:			To:			
	The document	was recorded in the Unite	ed States Patent and Trademar	k Office at		
	Reel	, Frame	, or for which a copy thereo	f is attached.		
6. From:			To:			
	The document	was recorded in the Unite	ed States Patent and Trademar	k Office at		
	Reel	, Frame	, or for which a copy thereo	f is attached.		
Ac	dditional documents in	n the chain of title are liste	ed on a supplemental sheet(s).			
			ary evidence of the chain of titl for recordation pursuant to 37 C	e from the original owner to the CFR 3.11.		
	[NOTE: A separate copy (i.e., a true copy of the original assignment document(s)) must be submitted to Assignment Division in accordance with 37 CFR Part 3, to record the assignment in the records of the USPTO. See MPEP 302.08]					
The undersigned (whose title is supplied below) is authorized to act on behalf of the assignee.						
	January 12, 2017					
Signature				Date		
	Shreen K. Danamraj 41,696					
Printed or Ty	rinted or Typed Name Title or Registration Number					

[Page 2 of 2]

Electronic Acl	Electronic Acknowledgement Receipt					
EFS ID:	28049043					
Application Number:	14889892					
International Application Number:						
Confirmation Number:	9535					
Title of Invention:	Reconfigurable Output Stage					
First Named Inventor/Applicant Name:	Philippe SIRITO-OLIVIER					
Customer Number:	113648					
Filer:	Shreen K. Danamraj/Sarah Parker					
Filer Authorized By:	Shreen K. Danamraj					
Attorney Docket Number:	0112-301/C03308 US1					
Receipt Date:	12-JAN-2017					
Filing Date:	09-NOV-2015					
Time Stamp:	15:51:36					
Application Type:	U.S. National Stage under 35 USC 371					

Payment information:

Submitted with Payment	no
------------------------	----

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1	Miscellaneous Incoming Letter	QE1541US1_Transmittal_Letter .pdf	106246 cab0f3282a8f2252eb2045fcaec53542962a d534	no	1
Warnings:		,		יטטטט	0.00746

IPR2022-00716

Information:					
			1207269		
2	Application Data Sheet	QE1541US1_Corrected_ADS. pdf	9abf564bd86a00a72ac4ee32498010494b1 4e0f6	no	6
Warnings:					
Information:					
This is not an U	SPTO supplied ADS fillable form				
	Power of Attorney	QE1541US1_PTO-AIA-80-	95729	no	1
3		General_Power_of_Attorney.	b0c9188c4b544794f39466278abe5813bf5 a0797		
Warnings:		,			
	n the PDF is too large. The pages should be pper and may affect subsequent processing		tted, the pages will be res	sized upon er	ntry into the
Information:					
			354764		
4	Assignee showing of ownership per 37 CFR 3.73	QE1541US1_Statement_Under _Rule_373.pdf	7d34fbedc5d80f03f702b93fab9c32be2ae4 c4ac	no	2
Warnings:					
Information:					
		Total Files Size (in hytes)	170	64008	

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

THE DANAMRAJ LAW GROUP, P.C.

ATTORNEYS AND COUNSELORS INTELLECTUAL PROPERTY LAW AND RELATED MATTERS

THE TURLEY LAW CENTER, SUITE 810 6440 NORTH CENTRAL EXPRESSWAY DALLAS, TEXAS 75206 (214) 750-5666 (tel) (214) 363-8177 (fax)

shreen@danamraj.com

SHREEN K. DANAMRAJ BETTY FORMBY, PATENT AGENT

January 12, 2017

Electronic Filing:

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313 -1450

Re:

Application No.: 14/889,892 Reconfigurable Output Stage Confirmation No.: 9535 Our File: 2000-1043US1

Dear Sir:

Enclosed for filing please find the following item(s) relating to the above-identified application:

(1) Corrected ADS;

Akdananny.

- (2) Executed Power of Attorney; and
- (3) Statement Under 37 CFR 3.73(c).

Charge Statement

No/additional fees are believed to be due for the filing of the attached paper(s). However, if any (additional) fees are due, or any overpayments have been made, please charge, or credit, Deposit Account 03-1130.

If you have any questions or comments concerning this matter, please call the undersigned at your earliest convenience. Otherwise, please accept the enclosed.

Issuance of an updated Filing Receipt and a Notice of Acceptance of the Power of Attorney is awaited.

Sincerely,

Shreen K. Danamraj

Reg. No. 41,696

Enclosures

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

				- 1	100			Γ			
Application Data Sheet 37 CFR 1.7			76	Attorney I	Docke	et Number	0112-301	/GO:	3308-US1 2000-1043US1	-	
P.	_ w wr z 1 1 110° &		WIRE IN	-	Application	n Nu	mber	14/889,8	92		
Title of	Invention	Recon	figurable Output Sta	age							
bibliogra This doc	phic data arrar cument may be	nged in a t e complet	format specified by the	e Unit subn	ted States Pat nitted to the 0	tent an	d Trademark C	ffice as outli	ned i	The following form contains the 37 CFR 1.76. lectronic Filing System (EFS)	
Secre	cy Orde	er 37 (CFR 5.2								
										r a Secrecy Order purs	uant to
<u> </u>	CFR 5.2 (F	Paper fil	ers only. Applicati	ons	that fall un	der S	ecrecy Orde	er may not	be	filed electronically.)	
lnven [.]	tor Info	matio	on:								
Invent	or 1									Remove	
Legal I			NIA NA INC. 18 N. 18		S						
Prefix	Given Na	me		Mid	ddle Name	<u> </u>		Family I	Nan	ne	Suffix
	Philippe							SIRITO-0	DLIV	IER	
Resid	ence Inform	nation (Select One)	US	Residency	(e)	Non US Re	sidency (0	Active US Military Service	
City	Saint Egreve	÷		С	ountry of F	Reside	ence i		F	·R	
Mailing	Address o	f Invent	or:								
Addres	ss 1		2bis rue de Bellev	ue P	arc sympho	nie 13					
Addres	ss 2										
City	Sain	t Egreve					State/Prov	/ince			
Postal	Code		F-38120			Cou	ntry i	FR			
Invent	or 2									Remove	
Legal I	Va me										
Prefix	Given Na	me		Mi	ddle Name	,		Family I	Nan	ne	Suffix
	Patrizia							MILAZZO)		
Resid	ence Inforr	nation (Select One)	US	Residency	(9)	Non US Re	sidency (0	Active US Military Service	
City	S. Agata Li B	attiati		С	ountry of F	Reside	ence ⁱ		ſ	Г	
				I							
Mailing	Address o	f Invent	or:								
Addres	ss 1		Via J.F. Kennedy	23							
Addres	ss 2										
City	S. A	gata Li B	attiati				State/Prov	/ince			
Postal	Code		I-95030			Cou	ntry i	IT			
Invent	or 3									Remove	
Legal 1	Vame										

Approved for use through 04/30/2017. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Annli	ication Dat	ta Sha	eet 37 CFR 1	76	Attorney	Dock	et Number	-0112- 3	01/C03308 US 1 2000-1043	BUS1	
Аррп					Application	n Nu	mber	14/889	,892		
Title of	f Invention	Recon	figurable Output S	Stage							
Prefix	fix Given Name			Mi	iddle Name	;		Family	Family Name		
	Angelo							NAGAF	RI	***************************************	
Resid	ence Inform	ation (Select One)() us	Residency	(1)	Non US R	esidency	Active US Military Se	rvice	
City	Grenoble			C	Country of F	Resid	ence ⁱ		FR		
Mailing	Address of	Invent	or:								
Addre		IIIAEUI		oto.							
Addre			12 Rue de la Po	Sie		·	Million				
City	Grend	hble					State/Pro	vince			
	Code		F-38000			Cou	intry i	FR	<u> </u>		
		Be L	isted - Additior	nal In	ventor Info			may be	Add		
genera	ated within th	is form	by selecting the	Add	button.				Aud		
Corre	sponder	ice Ir	nformation	# #							
			umber or comp ee 37 CFR 1.33		the Corres	pond	lence Infor	mation s	section below.		
☐ Ar	Address is	being	provided for th	ie co	rresponde	nce I	nformation	of this a	application.		
Custo	mer Numbei	•	- 113648 _28240)							
Email	Address					***************************************	***		Add Email Ren	nove Email	
Appl	ication Ir	nform	nation:							2.4	
Title o	f the Inventi	on	Reconfigurable	Outp	ut Stage						
Attorn	ey Docket N	lumbei	0112-301/C03	308-U	S1 -2000-1043	BUS1	Small Er	ntity State	us Claimed 🔲		
Applic	ation Type		Nonprovisional				•				
Subje	ct Matter		Utility								
Total I	Number of D	rawing	j Sheets (if any	')	4		Sugges	ted Figu	re for Publication (if an	y) 2	
Filing	By Refer	ence	9								
application	on papers inclu	ding a sp	ecification and an	y draw	ings are bein	g filed	l. Any domes	tic benefit o	1.57(a). Do not complete thi or foreign priority information I "Foreign Priority Information	n must be	
			under 37 CFR 1.53(application, subjec						nt application are replaced by)).	this	
	tion number of oplication	the prev	riously Fili	ing da	te (YYYY-MM	-DD)		lı	ntellectual Property Authority	or Country i	

Limited Recognition (37 CFR 11.9)

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Application Data Sheet 37 CFR 1.76		Attorney Docket Number	0112-301/C03308 US 1 2000-1043US1							
Application Da	Application Data offect of of ix 1.70		14/889,892							
Title of Invention Reconfigurable Output Stage										
Publication Information:										
Request Early	Publication (Fee required a	t time of Request 37 CFR 1.2	219)							
Request Not to Publish. I hereby request that the attached application not be published under 35 U.S.C. 122(b) and certify that the invention disclosed in the attached application has not and will not be the subject of an application filed in another country, or under a multilateral international agreement, that requires publication at eighteen months after filing.										
Representativ	ve Information:									
Representative information should be provided for all practitioners having a power of attorney in the application. Providing this information in the Application Data Sheet does not constitute a power of attorney in the application (see 37 CFR 1.32). Either enter Customer Number or complete the Representative Name section below. If both sections are completed the customer Number will be used for the Representative Information during processing.										

Thomas L. Crisman 24,846; Spencer R. Guy 71,035; Lewis W. Schiel Jr. 69,883

(X) US Patent Practitioner

413648- Shreen K. Danamraj 41,696; Betty Formby 36,536; Kenneth A. McClure 62,886;

Domestic Benefit/National Stage Information:

This section allows for the applicant to either claim benefit under 35 U.S.C. 119(e), 120, 121, 365(c), or 386(c) or indicate National Stage entry from a PCT application. Providing this information in the application data sheet constitutes the specific reference required by 35 U.S.C. 119(e) or 120, and 37 CFR 1.78.

When referring to the current application, please leave the application number blank.

Customer-Number

Prior Application Status			Remove						
Application Number	Continuity Type	Prior Application Number	Filing Date (YYYY-MM-DD)						
	a 371 of international	PCT/EP2014/061350	2014-06-02						
Additional Domestic Benef by selecting the Add button	Additional Domestic Benefit/National Stage Data may be generated within this form by selecting the Add button								

Foreign Priority Information:

Please Select One:

Customer Number

This section allows for the applicant to claim priority to a foreign application. Providing this information in the application data sheet constitutes the claim for priority as required by 35 U.S.C. 119(b) and 37 CFR 1.55. When priority is claimed to a foreign application that is eligible for retrieval under the priority document exchange program (PDX) the information will be used by the Office to automatically attempt retrieval pursuant to 37 CFR 1.55(i)(1) and (2). Under the PDX program, applicant bears the ultimate responsibility for ensuring that a copy of the foreign application is received by the Office from the participating foreign intellectual property office, or a certified copy of the foreign priority application is filed, within the time period specified in 37 CFR 1.55(g)(1).

			Remove
Application Number	Country i	Filing Date (YYYY-MM-DD)	Access Code ⁱ (if applicable)
13305740.6	EP	2013-06-03	

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Application Data Sheet 37 CFR 1.76		Attorney Docket Number	0112-301/G03308 US1 <u>2000-1043US1</u>
		Application Number	14/889,892
Title of Invention	Reconfigurable Output Stage	•	
Additional Foreign Add button.	Priority Data may be gener	rated within this form by sele	ecting the Add

Statement under 37 CFR 1.55 or 1.78 for AIA (First Inventor to File) Transition Applications

This application (1) claims priority to or the benefit of an application filed before March 16, 2013 and (2) also
contains, or contained at any time, a claim to a claimed invention that has an effective filing date on or after March
16, 2013.
NOTE: By providing this statement under 37 CFR 1.55 or 1.78, this application, with a filing date on or after March
16, 2013, will be examined under the first inventor to file provisions of the AIA.

Authorization to Permit Access:

X Authorization to Permit Access to the Instant Application by the Participating Offices

If checked, the undersigned hereby grants the USPTO authority to provide the European Patent Office (EPO), the Japan Patent Office (JPO), the Korean Intellectual Property Office (KIPO), the World Intellectual Property Office (WIPO), and any other intellectual property offices in which a foreign application claiming priority to the instant patent application is filed access to the instant patent application. See 37 CFR 1.14(c) and (h). This box should not be checked if the applicant does not wish the EPO, JPO, KIPO, WIPO, or other intellectual property office in which a foreign application claiming priority to the instant patent application is filed to have access to the instant patent application.

In accordance with 37 CFR 1.14(h)(3), access will be provided to a copy of the instant patent application with respect to: 1) the instant patent application-as-filed; 2) any foreign application to which the instant patent application claims priority under 35 U.S.C. 119(a)-(d) if a copy of the foreign application that satisfies the certified copy requirement of 37 CFR 1.55 has been filed in the instant patent application; and 3) any U.S. application-as-filed from which benefit is sought in the instant patent application.

In accordance with 37 CFR 1.14(c), access may be provided to information concerning the date of filing this Authorization.

Applicant Information:

Providing assignment information in this section does not substitute for compliance with any requirement of part 3 of Title 37 of CFR to have an assignment recorded by the Office.

PTO/AIA/14 (07-14)
Approved for use through 04/30/2017. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

					0112-301/C03308-US1 2000-1043US1		
Application Da	ata Sheet 3	7 CFR 1.76			14/889,892		
Title of Invention	Reconfigural	ole Output Stage	, · ·				
Applicant 1						Remove	
The information to be 1.43; or the name and who otherwise shows applicant under 37 CF	provided in this i address of the sufficient propr FR 1.46 (assign ogether with one	s section is the na e assignee, persorietary interest in t ee, person to who	ime and address in to whom the in the matter who is om the inventor i	of the legal rep ventor is under the applicant us s obligated to a	oresentative an obligatio under 37 CF ssign, or per	s section should not be completed who is the applicant under 37 CFF in to assign the invention, or perso R 1.46. If the applicant is an irson who otherwise shows sufficie who are also the applicant should be Clear	
Assignee		○ Legal Re	epresentative un	der 35 U.S.C.	117	O Joint Inventor	
Person to whom the	ne inventor is ob	oligated to assign.	,,,,	Person	who shows	sufficient proprietary interest	
If applicant is the leg			e authority to f	-			
		TANKA.		•			
Name of the Decea	sed or Legall	y Incapacitated	Inventor :				
If the Applicant is a	an Organizatio	on check here.	X				
Organization Nam	e ST-Erics	son SA Optis C	rcuit Technology	, LLC			
Mailing Address	Information I	or Applicant:					
Address 1	39-0	Chemin du Cham	p-des-Filles P.C). Box 250649			
Address 2		MES Vo.			Marrie Production As	II - EELYTTINISSELVE AMBROOKSA PARKE - 17 - 17 - 17 - 17 - 17 - 17 - 17 - 1	
City	- Pla r	r-Les-Ouates- Pl	ano	State/Provir	ice <u>I</u>	X estría	
Country i CH_US	5		•	Postal Code	⊕	H-1228 75025	
Phone Number				Fax Number			
Email Address					.,,,,,		
Additional Applicant	Data may be	generated with	in this form by	selecting the A	Add button	. Add	
Assignee Info	ormation	including l	Non-Appli	cant Assi	gnee In	nformation:	
Providing assignment have an assignment r			not subsitute for	compliance witl	h any require	ement of part 3 of Title 37 of CFR	
Assignee 1							
application publication	i . An assignee- icant. For an as	applicant identifie	ed in the "Applica	ant Information"	section will	sired to be included on the patent appear on the patent application as an assignee is also desired on the	
						Remove	
If the Assignee or	Non-Applican	t Assignee is an	Organization	check here.			

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Application Data Sheet 37 CFR 1.76			Attorney Docket Number		0112-3(0112-301/C03308-US1 2000-1043US1		
Application	Jata Sile	set 37 CFK 1.70	Application Number		14/889,8	14/889,892		
Title of Invention	Recon	figurable Output Stage						
Prefix	G	Siven Name	Middle Nam	ne	Family N	ame S	Suffix	
Mailing Address	Informati	ion For Assignee in	cluding Non-A	Applicant As	ssignee:			
Address 1								
Address 2								
City				State/Prov	vince			
Country i	y i				de			
Phone Number				Fax Number				
Email Address								
Additional Assign selecting the Add		ı-Applicant Assignee	Data may be g	enerated wit	thin this fo	rm by	Add	
Signature:						F	Remove	
NOTE: This form certifications.	n must be	signed in accordanc	e with 37 CFR	1.33. See 3	37 CFR 1.4	for signature re		
Signature /ste	Signature /stevenmdubois/-					YYYY-MM-DD)	2017-01-12 2015-11-09	
First Name S	teven Shre	een Last Name	duBois Dana	mraj	Regist	ration Number	-3 5023 _41,696	
Additional Signa	ture may l	be generated within t	his form by sel	ecting the Ad	dd button.	_ A	Add	

This collection of information is required by 37 CFR 1.76. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 23 minutes to complete, including gathering, preparing, and submitting the completed application data sheet form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**



28240

United States Patent and Trademark Office

United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov UNITED STATES DEPARTMENT OF COMMERCE

APPLICATION NUMBER

FILING OR 371(C) DATE

FIRST NAMED APPLICANT

ATTY. DOCKET NO./TITLE 2000-1043US1

14/889,892

DALLAS, TX 75206

THE DANAMRAJ LAW GROUP, P.C. TURLEY LAW CENTER, SUITE 810 6440 N. CENTRAL EXPRESSWAY

11/09/2015

Philippe SIRITO-OLIVIER

CONFIRMATION NO. 9535

POA ACCEPTANCE LETTER

Date Mailed: 01/19/2017

NOTICE OF ACCEPTANCE OF POWER OF ATTORNEY

This is in response to the Power of Attorney filed 01/12/2017.

The Power of Attorney in this application is accepted. Correspondence in this application will be mailed to the above address as provided by 37 CFR 1.33.

> Questions about the contents of this notice and the requirements it sets forth should be directed to the Office of Data Management, Application Assistance Unit, at (571) 272-4000 or (571) 272-4200 or 1-888-786-0101.

/cnguyen/		



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION	FILING or	GRP ART				
NUMBER	371(c) DATE	UNIT	FIL FEE REC'D	ATTY.DOCKET.NO	TOT CLAIMS	IND CLAIMS
14/889,892	11/09/2015	2651	1620	2000-1043US1	15	1

28240 THE DANAMRAJ LAW GROUP, P.C. TURLEY LAW CENTER, SUITE 810 6440 N. CENTRAL EXPRESSWAY DALLAS, TX 75206 CONFIRMATION NO. 9535 CORRECTED FILING RECEIPT



Date Mailed: 01/19/2017

Receipt is acknowledged of this non-provisional patent application. The application will be taken up for examination in due course. Applicant will be notified as to the results of the examination. Any correspondence concerning the application must include the following identification information: the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please submit a written request for a Filing Receipt Correction. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections

Inventor(s)

Philippe SIRITO-OLIVIER, Saint Egreve, FRANCE; Patrizia MILAZZO, S. Agata Li Battiati, ITALY; Angelo NAGARI, Grenoble, FRANCE;

Applicant(s)

Optis Circuit Technology, LLC, Plano, TX;

Power of Attorney:

Thomas Crisman--24846 Spencer Guy--71035
Betty Formby--36536
Shreen Danamraj--41696
Kenneth McClure--62886
Lewis Schiel Jr.--69883

Domestic Priority data as claimed by applicant

This application is a 371 of PCT/EP2014/061350 06/02/2014

Foreign Applications (You may be eligible to benefit from the **Patent Prosecution Highway** program at the USPTO. Please see http://www.uspto.gov for more information.) EUROPEAN PATENT OFFICE (EPO) 13305740.6 06/03/2013

Permission to Access Application via Priority Document Exchange: Yes

Permission to Access Search Results: No

Applicant may provide or rescind an authorization for access using Form PTO/SB/39 or Form PTO/SB/69 as appropriate.

If Required, Foreign Filing License Granted: 01/18/2016

The country code and number of your priority application, to be used for filing abroad under the Paris Convention, is **US 14/889,892**

Projected Publication Date: Not Applicable

Non-Publication Request: No Early Publication Request: No

Title

Reconfigurable Output Stage

Preliminary Class

381

Statement under 37 CFR 1.55 or 1.78 for AIA (First Inventor to File) Transition Applications: No

PROTECTING YOUR INVENTION OUTSIDE THE UNITED STATES

Since the rights granted by a U.S. patent extend only throughout the territory of the United States and have no effect in a foreign country, an inventor who wishes patent protection in another country must apply for a patent in a specific country or in regional patent offices. Applicants may wish to consider the filing of an international application under the Patent Cooperation Treaty (PCT). An international (PCT) application generally has the same effect as a regular national patent application in each PCT-member country. The PCT process **simplifies** the filing of patent applications on the same invention in member countries, but **does not result** in a grant of "an international patent" and does not eliminate the need of applicants to file additional documents and fees in countries where patent protection is desired.

Almost every country has its own patent law, and a person desiring a patent in a particular country must make an application for patent in that country in accordance with its particular laws. Since the laws of many countries differ in various respects from the patent law of the United States, applicants are advised to seek guidance from specific foreign countries to ensure that patent rights are not lost prematurely.

Applicants also are advised that in the case of inventions made in the United States, the Director of the USPTO must issue a license before applicants can apply for a patent in a foreign country. The filing of a U.S. patent application serves as a request for a foreign filing license. The application's filing receipt contains further information and guidance as to the status of applicant's license for foreign filing.

Applicants may wish to consult the USPTO booklet, "General Information Concerning Patents" (specifically, the section entitled "Treaties and Foreign Patents") for more information on timeframes and deadlines for filing foreign patent applications. The guide is available either by contacting the USPTO Contact Center at 800-786-9199, or it can be viewed on the USPTO website at http://www.uspto.gov/web/offices/pac/doc/general/index.html.

For information on preventing theft of your intellectual property (patents, trademarks and copyrights), you may wish to consult the U.S. Government website, http://www.stopfakes.gov. Part of a Department of Commerce initiative, this website includes self-help "toolkits" giving innovators guidance on how to protect intellectual property in specific page 2 of 4

countries such as China, Korea and Mexico. For questions regarding patent enforcement issues, applicants may call the U.S. Government hotline at 1-866-999-HALT (1-866-999-4258).

Title 35, United States Code, Section 184

Title 37, Code of Federal Regulations, 5.11 & 5.15

GRANTED

The applicant has been granted a license under 35 U.S.C. 184, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" followed by a date appears on this form. Such licenses are issued in all applications where the conditions for issuance of a license have been met, regardless of whether or not a license may be required as set forth in 37 CFR 5.15. The scope and limitations of this license are set forth in 37 CFR 5.15(a) unless an earlier license has been issued under 37 CFR 5.15(b). The license is subject to revocation upon written notification. The date indicated is the effective date of the license, unless an earlier license of similar scope has been granted under 37 CFR 5.13 or 5.14.

This license is to be retained by the licensee and may be used at any time on or after the effective date thereof unless it is revoked. This license is automatically transferred to any related applications(s) filed under 37 CFR 1.53(d). This license is not retroactive.

The grant of a license does not in any way lessen the responsibility of a licensee for the security of the subject matter as imposed by any Government contract or the provisions of existing laws relating to espionage and the national security or the export of technical data. Licensees should apprise themselves of current regulations especially with respect to certain countries, of other agencies, particularly the Office of Defense Trade Controls, Department of State (with respect to Arms, Munitions and Implements of War (22 CFR 121-128)); the Bureau of Industry and Security, Department of Commerce (15 CFR parts 730-774); the Office of Foreign AssetsControl, Department of Treasury (31 CFR Parts 500+) and the Department of Energy.

NOT GRANTED

No license under 35 U.S.C. 184 has been granted at this time, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" DOES NOT appear on this form. Applicant may still petition for a license under 37 CFR 5.12, if a license is desired before the expiration of 6 months from the filing date of the application. If 6 months has lapsed from the filing date of this application and the licensee has not received any indication of a secrecy order under 35 U.S.C. 181, the licensee may foreign file the application pursuant to 37 CFR 5.15(b).

SelectUSA

The United States represents the largest, most dynamic marketplace in the world and is an unparalleled location for business investment, innovation, and commercialization of new technologies. The U.S. offers tremendous resources and advantages for those who invest and manufacture goods here. Through SelectUSA, our nation works to promote and facilitate business investment. SelectUSA provides information assistance to the international investor community; serves as an ombudsman for existing and potential investors; advocates on behalf of U.S. cities, states, and regions competing for global investment; and counsels U.S. economic development organizations on investment attraction best practices. To learn more about why the United States is the best country in the world to develop

technology, manufacture products, deliver services, and grow your business, visit http://www.SelectUSA.gov or call +1-202-482-6800.

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450

NOTICE OF ALLOWANCE AND FEE(S) DUE

THE DANAMRAJ LAW GROUP, P.C. TURLEY LAW CENTER, SUITE 810 6440 N. CENTRAL EXPRESSWAY DALLAS, TX 75206 EXAMINER

MONIKANG, GEORGE C

ART UNIT PAPER NUMBER

2651

DATE MAILED: 03/06/2017

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
14/889,892	11/09/2015	Philippe SIRITO-OLIVIER	2000-1043US1	9535

TITLE OF INVENTION: Reconfigurable Output Stage

APPLN. TYPE	ENTITY STATUS	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	UNDISCOUNTED	\$960	\$0	\$0	\$960	06/06/2017

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED.</u> SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the ENTITY STATUS shown above. If the ENTITY STATUS is shown as SMALL or MICRO, verify whether entitlement to that entity status still applies.

If the ENTITY STATUS is the same as shown above, pay the TOTAL FEE(S) DUE shown above.

If the ENTITY STATUS is changed from that shown above, on PART B - FEE(S) TRANSMITTAL, complete section number 5 titled "Change in Entity Status (from status indicated above)".

For purposes of this notice, small entity fees are 1/2 the amount of undiscounted fees, and micro entity fees are 1/2 the amount of small entity fees

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail Mail Stop ISSUE FEE

Commissioner for Patents P.O. Box 1450

Alexandria, Virginia 22313-1450 (571)-273-2885 or <u>Fax</u>

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address)

Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission.

(Depositor's name)

CONFIRMATION NO.

9535

DATE DUE

06/06/2017

(Signature (Date

Certificate of Mailing or Transmission 28240 7590 03/06/2017 I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (571) 273-2885, on the date indicated below. THE DANAMRAJ LAW GROUP, P.C. TURLEY LAW CENTER, SUITE 810 6440 N. CENTRAL EXPRESSWAY DALLAS, TX 75206 APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. 14/889.892 11/09/2015 Philippe SIRITO-OLIVIER 2000-1043US1 TITLE OF INVENTION: Reconfigurable Output Stage APPLN. TYPE PUBLICATION FEE DUE PREV. PAID ISSUE FEE **ENTITY STATUS** ISSUE FEE DUE TOTAL FEE(S) DUE \$0 \$0 UNDISCOUNTED \$960 \$960 nonprovisional

EXAMINER	ART UNIT	CLASS-SUBCLASS		
MONIKANG, GEORGE C	2651	381-120000		
1. Change of correspondence address or indication CFR 1.363). Change of correspondence address (or Change of correspondence address (or Change of	nge of Correspondence 'Indication form ed. Use of a Customer	or agents OR, alternativ (2) The name of a singl registered attorney or a 2 registered patent attor listed, no name will be	3 registered patent attorneys ely, e firm (having as a member a gent) and the names of up to meys or agents. If no name is	1

ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type)

PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. If an assignee is identified below, the document has been filed for recordation as set forth in 37 CFR 3.11. Completion of this form is NOT a substitute for filing an assignment.

(A) NAME OF ASSIGNEE

(B) RESIDENCE: (CITY and STATE OR COUNTRY)

Please check the appropriate assignee category or categories (will not	t be printed on the patent): \Box Individual \Box Corporation or other private group entity \Box Government
4a. The following fee(s) are submitted:	4b. Payment of Fee(s): (Please first reapply any previously paid issue fee shown above)
☐ Issue Fee	A check is enclosed.
☐ Publication Fee (No small entity discount permitted)	Payment by credit card. Form PTO-2038 is attached.
Advance Order - # of Copies	☐ The director is hereby authorized to charge the required fee(s), any deficiency, or credits any overpayment, to Deposit Account Number (enclose an extra copy of this form).
5. Change in Entity Status (from status indicated above)	
☐ Applicant certifying micro entity status. See 37 CFR 1.29	NOTE: Absent a valid certification of Micro Entity Status (see forms PTO/SB/15A and 15B), issue fee payment in the micro entity amount will not be accepted at the risk of application abandonment.
☐ Applicant asserting small entity status. See 37 CFR 1.27	<u>NOTE:</u> If the application was previously under micro entity status, checking this box will be taken to be a notification of loss of entitlement to micro entity status.
Applicant changing to regular undiscounted fee status.	<u>NOTE:</u> Checking this box will be taken to be a notification of loss of entitlement to small or micro entity status, as applicable.
NOTE: This form must be signed in accordance with 37 CFR 1.31 an	d 1.33. See 37 CFR 1.4 for signature requirements and certifications.
Authorized Signature	Date
Typed or printed name	Registration No



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS

P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 03/06/2017

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
14/889,892	11/09/2015	Philippe SIRITO-OLIVIER	2000-1043US1	9535
28240 75	90 03/06/2017	EXAM	INER	
	AJ LAW GROUP, P.	C.	MONIKANG	, GEORGE C
TURLEY LAW CI 6440 N. CENTRA	ENTER, SUITE 810		ART UNIT	PAPER NUMBER
			2651	THE EXTONIBER
DALLAS, TX 752				

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(Applications filed on or after May 29, 2000)

The Office has discontinued providing a Patent Term Adjustment (PTA) calculation with the Notice of Allowance.

Section 1(h)(2) of the AIA Technical Corrections Act amended 35 U.S.C. 154(b)(3)(B)(i) to eliminate the requirement that the Office provide a patent term adjustment determination with the notice of allowance. See Revisions to Patent Term Adjustment, 78 Fed. Reg. 19416, 19417 (Apr. 1, 2013). Therefore, the Office is no longer providing an initial patent term adjustment determination with the notice of allowance. The Office will continue to provide a patent term adjustment determination with the Issue Notification Letter that is mailed to applicant approximately three weeks prior to the issue date of the patent, and will include the patent term adjustment on the patent. Any request for reconsideration of the patent term adjustment determination (or reinstatement of patent term adjustment) should follow the process outlined in 37 CFR 1.705.

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

OMB Clearance and PRA Burden Statement for PTOL-85 Part B

The Paperwork Reduction Act (PRA) of 1995 requires Federal agencies to obtain Office of Management and Budget approval before requesting most types of information from the public. When OMB approves an agency request to collect information from the public, OMB (i) provides a valid OMB Control Number and expiration date for the agency to display on the instrument that will be used to collect the information and (ii) requires the agency to inform the public about the OMB Control Number's legal significance in accordance with 5 CFR 1320.5(b).

The information collected by PTOL-85 Part B is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450. Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Privacy Act Statement

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- 1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- 2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C.
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

 IPR2022-00716

	Application No.	Applicant(s)	
	14/889,892	SIRITO-OLIV	IER ET AL.
Notice of Allowability	Examiner GEORGE MONIKANG	Art Unit 2651	AIA (First Inventor to File) Status Yes

The MAILING DATE of this communication appears on the All claims being allowable, PROSECUTION ON THE MERITS IS (OR REM herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other a NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. To fithe Office or upon petition by the applicant. See 37 CFR 1.313 and MPE	MAINS) CLOSED in this application. If not included appropriate communication will be mailed in due course. THIS his application is subject to withdrawal from issue at the initiative
1. ☑ This communication is responsive to 7/14/2016.	
A declaration(s)/affidavit(s) under 37 CFR 1.130(b) was/were filed	d on
 An election was made by the applicant in response to a restriction recrequirement and election have been incorporated into this action. 	quirement set forth during the interview on; the restriction
 The allowed claim(s) is/are <u>1-15</u>. As a result of the allowed claim(s), y Highway program at a participating intellectual property office for the http://www.uspto.gov/patents/init_events/pph/index.jsp or send an index. 	corresponding application. For more information, please see
4. 🛮 Acknowledgment is made of a claim for foreign priority under 35 U.S.	C. § 119(a)-(d) or (f).
Certified copies:	
a) ☑ All b) ☐ Some *c) ☐ None of the:	
1. 🛮 Certified copies of the priority documents have been rec	
2. 🛮 Certified copies of the priority documents have been rec	
3. Copies of the certified copies of the priority documents h	nave been received in this national stage application from the
International Bureau (PCT Rule 17.2(a)).	
* Certified copies not received:	
Applicant has THREE MONTHS FROM THE "MAILING DATE" of this connoted below. Failure to timely comply will result in ABANDONMENT of the THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	
5. CORRECTED DRAWINGS (as "replacement sheets") must be subm	nitted.
including changes required by the attached Examiner's Amendn Paper No./Mail Date	
Identifying indicia such as the application number (see 37 CFR 1.84(c)) sho each sheet. Replacement sheet(s) should be labeled as such in the header	ould be written on the drawings in the front (not the back) of according to 37 CFR 1.121(d).
 DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGIC attached Examiner's comment regarding REQUIREMENT FOR THE D 	
Attachment(s)	
1. Notice of References Cited (PTO-892)	5. 🗌 Examiner's Amendment/Comment
2. Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date	6. ⊠ Examiner's Statement of Reasons for Allowance
Examiner's Comment Regarding Requirement for Deposit of Biological Material	7. Other
4. Interview Summary (PTO-413), Paper No./Mail Date	

U.S. Patent and Trademark Office PTOL-37 (Rev. 08-13) 20170216

Notice of Allowability

Part of Paper No./Mail Date

Art Unit: 2651

The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA.

DETAILED ACTION

Allowable Subject Matter

1. Claims 1-15 are allowed.

- 2. The following are examiner's statement of reasons for allowable subject matter:
- 3. Referring to claim 1, the Billey et al reference (EP 1526643 A1) discloses an output stage adapted to operate in at least a first operating state and a second operating state. The Billey et al reference taken alone or in combination with another, do not disclose, teach or fairly suggest the output stage as a whole comprising: a first, a second, a third and a fourth configurable input/output terminals; and, a first, a second, a third and a fourth switches, each having a first main terminal, a second main terminal and a control terminal, the control terminal being adapted to receive a control signal for controlling the open or closed state of the switch; wherein, the first input/output terminal is connected to the first main terminal of the first switch; the second input/output terminal is connected to the first main terminal of the second switch; the second main terminal of the first switch is connected to the first main terminal of the third switch through a first branch, the second main terminal of the second switch is connected to the first main terminal of the fourth switch through a second branch; the third input/output terminal is connected to the first branch and the fourth input/output terminal is connected to the second branch; the second main terminals of the third and fourth switches are both connected to a common node receiving a reference potential; and,

Art Unit: 2651

wherein, when the first and second input/output terminals are configured to operate as input terminals, the third and fourth input/output terminals are configured to operate as output terminals; and, when the first and second input/output terminals are configured to operate as output terminals, the third and fourth input/output terminals are configured to operate as input terminals; and, wherein, in the first operating state, the output stage is arranged in a first electrical configuration; and in the second operating state wherein the output stage is arranged in a second electrical configuration different from the first configuration as recited in claim 1. Specifically, Billey et al fails to disclose wherein, when the first and second input/output terminals are configured to operate as input terminals, the third and fourth input/output terminals are configured to operate as output terminals; and, when the first and second input/output terminals are configured to operate as output terminals, the third and fourth input/output terminals are configured to operate as output terminals, the third and fourth input/output terminals are configured to operate as input terminals.

- 4. Claims 8, 10, 13-15 are allowed for the same reason as claim 1.
- 5. Claims 2-7 depend on claim 1. Claims 9 & 12 depend on claim 8. Claim 11 depends on claim 10.

6.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Contact

Art Unit: 2651

Any inquiry concerning this communication or earlier communications from the examiner should be directed to GEORGE MONIKANG whose telephone number is (571)270-1190. The examiner can normally be reached on 9:00-5:00 EST Monday-Friday, Alt Friday off.

Examiner interviews are available via telephone, in-person, and video conferencing using a USPTO supplied web-based collaboration tool. To schedule an interview, applicant is encouraged to use the USPTO Automated Interview Request (AIR) at http://www.uspto.gov/interviewpractice.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Duc Nguyen can be reached on 571-272-7503. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/GEORGE MONIKANG/

Art Unit: 2651

Primary Examiner, Art Unit 2651 2/17/17

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Index of Claims	14889892	SIRITO-OLIVIER ET AL.
	Examiner	Art Unit
	GEORGE MONIKANG	2651

✓ Rejected		ejected - Cancelled			N Non-Elected				Α	App	oeal			
:	= A	llowed		÷	Res	tricted		-	Interf	erence		0	Obje	ected
_					•									
] Claims r	enumbered	in the s	ame	order as pr	esented by a	applica	ant		☐ CPA] T.C).	R.1.47
	CLA	IM							DATE					
	Final	Original	02/17/2	2017										
	1	1	=											
	2	2	=											
	3	3	=											
	4	4	=											
	5	5	=											
	6	6	=											

=

=

=

=

=

U.S. Patent and Trademark Office Part of Paper No.: 20170216

Issue Classification



Application/Control No.	
-------------------------	--

14889892

SIRITO-OLIVIER ET AL.

Applicant(s)/Patent Under Reexamination

Examiner

GEORGE MONIKANG

Art Unit

2651

CPC	CPC								
Symbol			Туре	Version					
H02M	3	7 158	F	2013-01-01					
H03F	3	2173	I	2013-01-01					
H03F	3	2175	I	2013-01-01					

CPC Combination Sets									
Symbol	Туре	Set	Ranking	Version					

NONE	Total Claims Allowed:				
(Assistant Examiner)	(Date)	15			
/GEORGE MONIKANG/ Primary Examiner.Art Unit 2651	2/17/2017	O.G. Print Claim(s)	O.G. Print Figure		
(Primary Examiner)	(Date)	1	fig. 2		

U.S. Patent and Trademark Office Part of Paper No. 20170216

Issue Classification

Τ	Application/Control No.	Applicant(s)/Patent Under Reexamination
ı		,
ı	14889892	SIRITO-OLIVIER ET AL.
r	Examiner	Art Unit
1	GEORGE MONIKANG	2651

	US ORIGINAL CLASSIFICATION						INTERNATIONAL CLASSIFICATION									
CLASS SUBCLASS									С	LAIMED			N	ON-CLAIMED		
381			85			Н	0	4	R	27 / 00 (2006.01.01)						
	CROSS REFERENCE(S)					Н	0	4	R	3 / 12 (2006.01.01)						
		NOSS NEI	LILINGE	(3)		Н	0	4	R	5 / 04 (2006.01.01)						
CLASS	SU	BCLASS (ON	IE SUBCLAS	SS PER BLO	CK)											
381	80	81	84	28												
	1															

NONE	Total Claims Allowed:				
(Assistant Examiner)	(Date)	15			
/GEORGE MONIKANG/ Primary Examiner.Art Unit 2651	2/17/2017	O.G. Print Claim(s)	O.G. Print Figure		
(Primary Examiner)	(Date)	1	fig. 2		

U.S. Patent and Trademark Office Part of Paper No. 20170216

Issue Classification

Application/Control No.	Applicant(s)/Patent Under Reexamination
14889892	SIRITO-OLIVIER ET AL.
Examiner	Art Unit
GEORGE MONIKANG	2651

	Claims renumbered in the same order as presented by applicant							☐ CPA ☐ T.D. ☐ R.1.47						47	
Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original
1	1														
2	2														
3	3														
4	4														
5	5														
6	6														
7	7														
8	8														
9	9														
11	10														
12	11														
10	12														
13	13														
14	14														
15	15														

NONE	Total Claims Allowed:			
(Assistant Examiner)	(Date)	I	o	
/GEORGE MONIKANG/ Primary Examiner.Art Unit 2651	2/17/2017	O.G. Print Claim(s)	O.G. Print Figure	
(Primary Examiner)	(Date)	1	fig. 2	

U.S. Patent and Trademark Office Part of Paper No. 20170216

EAST Search History

EAST Search History (Prior Art)

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	323	(switch\$3 with output with configuration) and 381/\$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/17 11:28
L2	87	1 AND ((H04R5/04 OR H04R1/1041 OR H04R2420/03 OR H04R2420/01 OR G10K11/1786 OR H03F3/217 OR H03F3/2173 OR H03F2200/249 OR H03F2200/414 OR H03F3/2178 OR H03F2203/7231).CPC.)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/17 11:36
L3	21	(switch same input same output same terminal\$1 same branch same potential same reference same branch).clm.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/17 12:07
L4	2	(switch same input same output same terminal\$1 same branch same potential same reference same main).clm.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/17 12:07
L5	1	(switch same input same output same terminal\$1 same branch same potential same reference same main same first same second same third same fourth).clm.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/17 12:07
S1	1	"14889892"	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/16 08:45
S2	11	"1526643"	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/16 09:12
S3	56	"369954"	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/16 09:15
S5	0	sirito-olivier-philippe\$,in.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/16 13:30
S6	51	sirito-olivier-philippe\$.in.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/16 13:31
S7	48	milazzo-patrizia\$.in.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/16 13:39
S8	48	nagari-angelo\$.in.	US-PGPUB; USPAT; EPO; JPO;	OR	OFF	2017/02/16 13:43

			DERWENT			
S9	5	"20100048256"	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/16 13:50
S10	3	"20130051601"	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/16 13:50
S11	2	"20060116111"	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/16 13:50
S12	3	"20090226013"	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/16 14:06
S13	2	(switch\$3 with input with output with exchange) and 381/\$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/16 21:39
S14	3750	(switch\$3 with input with output) and 381/\$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/16 21:46
S15	0	(switch\$3 with input with output with when) and 381/\$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/16 21:46
S16	400	(switch\$3 with input with output with configur\$5) and 381/\$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	OFF	2017/02/16 21:46

2/17/2017 12:36:23 PM

C:\ Users\ gmonikang\ Documents\ EAST\ Workspaces\ 14889892.wsp

PTO/SB/08a (03-15) Approved for use through 07/31/2016. OMB 0651-0031

Doc code: IDS Doc description: Information Disclosure Statement (IDS) Filed

mation Disclosure Statement (IDS) Filed

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

0112-301/C03308 US1

Attorney Docket Number

	U.S.PATENTS Remove									
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue D	ate	Name of Pate of cited Docu	entee or Applicant ment	Relev	s,Columns,Lines where vant Passages or Relev es Appear	
	1									
If you wis	h to add	d additional U.S. Pate	nt citatio	n inform	ation pl	ease click the	Add button.		Add	
			U.S.P	ATENT	APPLIC	CATION PUBI	LICATIONS		Remove	
Examiner Initial*	Cite N	o Publication Number	Kind Code ¹	Relevant Passages or Releva						
	1									
If you wis	h to add	d additional U.S. Publ	ished Ap	plication	citation	n information p	please click the Add	butto	n. Add	
				FOREIC	N PAT	ENT DOCUM	ENTS		Remove	
Examiner Initial*		Foreign Document Number³	Country Code ²		Kind Code ⁴	Publication Date	Name of Patentee Applicant of cited Document	e or	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear	T5
/G.C.M/	1	1 526 643	EP		A1	2005-04-27	Hewlett-Packard Development Comp L.P.	any,		
/G.C.M/	2	0 369 954	EP		A1	1990-05-23	SGS-Thomson Microelectronics s.r	·.l.		
If you wis	h to add	d additional Foreign P	atent Do	cument	citation	information pl	lease click the Add	buttor	Add Add	
	NON-PATENT LITERATURE DOCUMENTS Remove									

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Not for submission under 37 CFR 1.99)

Application Number		14/889,892		
Filing Date		2015-11-09		
First Named Inventor Philip		pe SIRITO-OLIVIER		
Art Unit		TBD		
Examiner Name TBD				
Attorney Docket Number		0112-301/C03308 US1		

Examiner Initials*	Cite No	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.				
/G.C.M/	1	International Search Report issued in corresponding International application no. PCT/EP2014/061350, date of completion of the International search June 30, 2014.				
Written Opinion of the International Searching Authority issued in corresponding International application no. PCT/ EP2014/061350, date of mailing July 7, 2014.						
/G.C.M/ 3 Extended European Search Report issued in corresponding European patent application no. EP 13 30 5740, date of completion of the report September 6, 2013.						
If you wis	n to ac	d additional non-patent literature document o	citation information please click the Add b	outton Add		
		EXAMIN	ER SIGNATURE			
Examiner	Signa	Jre /GEORGE C MONIKANG/	Date Considered	02/16/2017		
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.						
¹ See Kind Codes of USPTO Patent Documents at www.USPTO.GOV or MPEP 901.04. ² Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). ³ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁴ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark here if English language translation is attached.						

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Not for submission under 37 CFR 1.99)

Application Number		14/889,892	
Filing Date		2015-11-09	
First Named Inventor Philip		pe SIRITO-OLIVIER	
Art Unit		TBD	
Examiner Name TBD			
Attorney Docket Number		0112-301/C03308 US1	

Plea	Please see 37 CFR 1.97 and 1.98 to make the appropriate selection(s):					
	That each item of information contained in the information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(1).					
OF	!					
	foreign patent of after making rea any individual de	information contained in the information d ffice in a counterpart foreign application, an sonable inquiry, no item of information conta esignated in 37 CFR 1.56(c) more than the 37 CFR 1.97(e)(2).	id, to the knowledge of th ained in the information dis	e person signing the certification sclosure statement was known to		
	See attached ce	rtification statement.				
	The fee set forth	in 37 CFR 1.17 (p) has been submitted here	ewith.			
×	A certification sta	atement is not submitted herewith.				
	:	SIGNA	-	0. Diagram of D. 4. 4/4) for the		
l .	ignature of the ap n of the signature.	plicant or representative is required in accord	dance with CFR 1.33, 10.1	8. Please see CFR 1.4(a) for the		
Sigi	nature	/stevenmdubois/	Date (YYYY-MM-DD)	2015-11-09		
Nar	ne/Print	Steven M. duBois	Registration Number	35,023		
pub 1.14	lic which is to file of the state of the sta	rmation is required by 37 CFR 1.97 and 1.98 (and by the USPTO to process) an application is estimated to take 1 hour to complete, inclued USPTO. Time will vary depending upon th	on. Confidentiality is gover iding gathering, preparing	ned by 35 U.S.C. 122 and 37 CFR and submitting the completed		

require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria**,

CERTIFICATION STATEMENT

VA 22313-1450.

Privacy Act Statement

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- 1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether the Freedom of Information Act requires disclosure of these record s.
- A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspections or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

Search Notes

Application/Control No.	Applicant(s)/Patent Under Reexamination
14889892	SIRITO-OLIVIER ET AL.
Examiner	Art Unit
GEORGE MONIKANG	2651

CPC- SEARCHED					
Symbol	Date	Examiner			
H04R5/04; H04R1/1041; H04R2420/03; H04R2420/01;	2/17/2017	GM			
G10K11/1786; H03F3/217; H03F3/2173					
H03F2200/249; H03F2200/414; H03F3/2178; H03F2203/7231	2/17/2017	GM			

CPC COMBINATION SETS - SEARC	CHED	
Symbol	Date	Examiner

	US CLASSIFICATION SEARCHE	ED .	
Class	Subclass	Date	Examiner
381	28, 80-81, 84-85	2/17/2017	GM

SEARCH NOTES		
Search Notes	Date	Examiner
No double patenting issues. Inventor search completed in EAST.	2/17/2017	GM

	INTERFERENCE SEARCH						
US Class/ CPC Symbol	US Subclass / CPC Group	Date	Examiner				
	Interference search completed in EAST.	2/17/2017	GM				
	Same class/subclass as above.	2/17/2017	GM				

2/17/201	7	/GEORGE MONIKANG/ Primary Examiner.Art Unit 2651



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

BIB DATA SHEET

CONFIRMATION NO. 9535

SERIAL NUMBI	ER FILING O	or 371(c)		CLASS	GROUP ART UNIT		ATTORNEY DOCKET			
14/889,892	11/09			381		2651		2000-1043US1		
	RU	LE								
APPLICANTS Optis Circuit Technology, LLC, Plano, TX;										
INVENTORS Philippe SIRITO-OLIVIER, Saint Egreve, FRANCE; Patrizia MILAZZO, S. Agata Li Battiati, ITALY; Angelo NAGARI, Grenoble, FRANCE;										
** CONTINUING DATA ***********************************										
** FOREIGN APPLICATIONS ************************************										
** IF REQUIRED, FOREIGN FILING LICENSE GRANTED ** 01/18/2016										
Foreign Priority claimed 35 USC 119(a-d) condition Verified and	Met after Allowance G.M.		STATE OR COUNTRY FRANCE		EETS WINGS 4	TOTAL CLAIMS 15		INDEPENDENT CLAIMS		
	nowledged MONIKANG/ Examiner's Signature			THANGE		- 19		,	'	
ADDRESS										
THE DANAMRAJ LAW GROUP, P.C. TURLEY LAW CENTER, SUITE 810 6440 N. CENTRAL EXPRESSWAY DALLAS, TX 75206 UNITED STATES										
TITLE										
Reconfigurable Output Stage										
	FEES: Authority has been given in Paper					☐ All Fees				
						☐ 1.16 Fees (Filing)				
1 FILINGS FEE 1	No to charge/credit DEPOSIT ACCOUNT						1.17 Fees (Processing Ext. of time)			
1620 No	No for following:					1.18 Fees (Issue)				
						Other				
						☐ Credit				

Attorney Docket No.: 2000-1043US1

QE1541US1 Appl. No.: 14/889,892

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s):

SIRITO-OLIVIER et al.

Group Art Unit:

2651

Application No: 14/889,892

88888 Examiner:

George C. Monikang

Filed:

November 9, 2015

Confirmation No:

9535

Attorney Docket No: 2000-1043US1

Customer No.: 28240

For: RECONFIGURABLE OUTPUT STAGE

Mail Stop Issue Fee Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

CERTIFICATE OF MAILING OR TRANSMISSION I hereby certify that this correspondence is being

deposited with the United States Postal Service with sufficient postage for First class or Express mail in an envelope addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, or being facsimile transmitted to the USPTO at (571) 273-8300 or being transmitted via EFS-Web on the date indicated below.

Date: May 10, 2017

Name: Meredith Burmaster

Dear Examiner:

AMENDMENT UNDER 37 C.F.R. § 1.312

Applicant submits this amendment under 37 C.F.R. § 1.312 prior to payment of the Issue Fee in respect of the above-captioned patent Application. Entry of the amendments is respectfully requested.

- 1. Listing of Claims begins on page 2 of this paper.
- 2. Remarks begin on page 20 of this paper.

1. (Previously Presented) An output stage adapted to operate in at least a

first operating state and a second operating state, the output stage comprising:

a first, a second, a third and a fourth configurable input/output terminals; and,

a first, a second, a third and a fourth switches, each having a first main terminal,

a second main terminal and a control terminal, the control terminal being adapted to

receive a control signal for controlling the open or closed state of the switch,

wherein,

the first input/output terminal is connected to the first main terminal of the first

switch;

the second input/output terminal is connected to the first main terminal of the

second switch;

the second main terminal of the first switch is connected to the first main terminal

of the third switch through a first branch,

the second main terminal of the second switch is connected to the first main

terminal of the fourth switch through a second branch;

the third input/output terminal is connected to the first branch and the fourth

input/output terminal is connected to the second branch;

the second main terminals of the third and fourth switches are both connected to

a common node receiving a reference potential; and,

wherein,

Page 2 of 22

IPR2022-00716

Apple EX1002 Page 216

QE1541US1

Appl. No.: 14/889,892

when the first and second input/output terminals are configured to operate as

input terminals, the third and fourth input/output terminal are configured to operate as

output terminals; and,

when the first and second input/output terminals are configured to operate as

output terminals, the third and fourth input/output terminals are configured to operate as

input terminals; and,

wherein,

in the first operating state, the output stage is arranged in a first electrical

configuration; and

in the second operating state wherein the output stage is arranged in a second

electrical configuration different from the first configuration.

2. (Previously Presented) The output stage of claim 1, wherein, in the first

operating state:

the first and second input/output terminals are configured to operate as input

terminals and are configured to be connected to a common node receiving a supply

potential; and

the third and fourth input/output terminals are configured to be connected to a

load element.

3. (Currently Amended) The output stage of claim 1 further comprising an

inductor and a decoupling capacitor, wherein, in the second operating state:

Page 3 of 22

IPR2022-00716

Apple EX1002 Page 217

QE1541US1

Appl. No.: 14/889,892

the first and second input/output terminals are configured to operate as output

terminals and are configured to be connected, in series with a load element and in

parallel with the decoupling capacitor;

the third and fourth input/output terminals are short-circuited; and

one end of the inductor is configured to be connected to the short-circuited third

and fourth input/output terminals, and another end of the inductor is configured to be

connected to a common node receiving a supply potential.

4. (Currently Amended) The output stage of claim 1 further comprising an

inductor and a decoupling capacitor, wherein, in the second operating state:

the first and second input/output terminals are configured to operate as input

terminals and are configured to be connected to a common node receiving a supply

potential;

the third and fourth input/output terminals are short-circuited; and

one end of the inductor is configured to be connected to the short-circuited third

and fourth input/output terminals, and another end of the inductor is configured to be

connected, in series with a load element and in parallel with the decoupling capacitor.

5. (Previously Presented) The output stage of claim 1 further comprising a

first and second inductors and a first and second decoupling capacitors, wherein, in the

second operating state:

the first and second input/output terminals are configured to operate as output

terminals;

Page 4 of 22

IPR2022-00716

Apple EX1002 Page 218

QE1541US1

Appl. No.: 14/889,892

the first input/output terminal is configured to be connected, in series with a first

load element and in parallel with the first decoupling capacitor;

the second input/output terminal is configured to be connected, in series with a

second load element and in parallel with the second decoupling capacitor;

one end of the first inductor is configured to be connected to the third input/output

terminal, and another end of the first inductor is configured to be connected to a

common node receiving a supply potential; and

one end of the second inductor is configured to be connected to the fourth

input/output terminal, and another end of the second inductor is configured to be

connected to the common node receiving a supply potential;

6. (Previously Presented) The output stage of claim 1 further comprising a

first and second inductors, and a first and second decoupling capacitors, wherein, in the

second operating state:

the first and second input/output terminals are configured to operate as input

terminals and are configured to be connected to a common node receiving a supply

potential;

one end of the first inductor is configured to be connected to the third input/output

terminal, and another end of the first inductor is configured to be connected, in series

with a first load element and in parallel with the first decoupling capacitor; and

one end of the second inductor is configured to be connected the fourth

input/output terminal, and another end of the second inductor is configured to be

Page 5 of 22

IPR2022-00716

Apple EX1002 Page 219

QE1541US1

Appl. No.: 14/889,892

connected, in series with a second load element and in parallel with the second

decoupling capacitor.

7. (Previously Presented) The output stage of claim 1 further comprising a

first and second inductors and a first and second decoupling capacitors, wherein, in the

second operating state:

the first and second input/output terminals are configured to operate as input

terminals;

the third input/output terminal is configured to be connected, in series with a first

load element and in parallel with the first decoupling capacitor;

one end of the first inductor is configured to be connected to the first input/output

terminal, and another end of the first inductor is configured to be connected to a first

node receiving a supply potential; and

one end of the second inductor is configured to be connected to the fourth

input/output terminal, and another end of the second inductor is configured to be

connected, in series with a second load element and in parallel with the second

decoupling capacitor.

Page 6 of 22

IPR2022-00716 Apple EX1002 Page 220

QE1541US1

Appl. No.: 14/889,892

8. (Currently Amended) A control apparatus comprising:

a control stage configured to control an output stage adapted to operate in at

least a first operating state and a second operating state, the output stage including:

according to claim 2.

a first, a second, a third and a fourth configurable input/output terminals;

<u>and,</u>

a first, a second, a third and a fourth switches, each having a first main

terminal, a second main terminal and a control terminal, the control terminal

being adapted to receive a control signal for controlling the open or closed state

of the switch,

wherein,

the first input/output terminal is connected to the first main terminal of the

first switch;

the second input/output terminal is connected to the first main terminal of

the second switch;

the second main terminal of the first switch is connected to the first main

terminal of the third switch through a first branch,

the second main terminal of the second switch is connected to the first

main terminal of the fourth switch through a second branch;

the third input/output terminal is connected to the first branch and the

fourth input/output terminal is connected to the second branch;

the second main terminals of the third and fourth switches are both

connected to a common node receiving a reference potential; and,

wherein,

when the first and second input/output terminals are configured to operate as input terminals, the third and fourth input/output terminal are configured to

operate as output terminals; and,

when the first and second input/output terminals are configured to operate

as output terminals, the third and fourth input/output terminals are configured to

operate as input terminals; and,

wherein,

in the first operating state, the output stage is arranged in a first electrical

configuration; and

in the second operating state wherein the output stage is arranged in a

second electrical configuration different from the first configuration,

and

further wherein, in the first operating state,

the first and second input/output terminals are configured to operate as

input terminals and are configured to be connected to a common node receiving

a supply potential; and

the third and fourth input/output terminals are configured to be connected

to a load element.

9. (Original) The control apparatus of claim 8 wherein the control stage is a

Class-D control stage.

QE1541US1

Appl. No.: 14/889,892

10. (Currently Amended) A control apparatus comprising:

a control stage configured to control an output stage adapted to operate in at

least a first operating state and a second operating state, the output stage including:

according to claim 3.

a first, a second, a third and a fourth configurable input/output terminals;

<u>and,</u>

a first, a second, a third and a fourth switches, each having a first main

terminal, a second main terminal and a control terminal, the control terminal

being adapted to receive a control signal for controlling the open or closed state

of the switch,

wherein,

the first input/output terminal is connected to the first main terminal of the

first switch;

the second input/output terminal is connected to the first main terminal of

the second switch;

the second main terminal of the first switch is connected to the first main

terminal of the third switch through a first branch,

the second main terminal of the second switch is connected to the first

main terminal of the fourth switch through a second branch;

the third input/output terminal is connected to the first branch and the

fourth input/output terminal is connected to the second branch;

the second main terminals of the third and fourth switches are both

connected to a common node receiving a reference potential; and,

wherein,

when the first and second input/output terminals are configured to operate

as input terminals, the third and fourth input/output terminal are configured to

operate as output terminals; and,

when the first and second input/output terminals are configured to operate

as output terminals, the third and fourth input/output terminals are configured to

operate as input terminals; and,

wherein,

in the first operating state, the output stage is arranged in a first electrical

configuration; and

in the second operating state wherein the output stage is arranged in a

second electrical configuration different from the first configuration, and,

the output stage further comprising an inductor and a decoupling

capacitor,

and wherein, in the second operating state:

the first and second input/output terminals are configured to operate as

output terminals and are configured to be connected, in series with a load

element and in parallel with the decoupling capacitor;

the third and fourth input/output terminals are short-circuited; and

one end of the inductor is configured to be connected to the short-circuited

third and fourth input/output terminals, and another end of the inductor is

configured to be connected to a common node receiving a supply potential.

Page 10 of 22

QE1541US1

Appl. No.: 14/889,892

11. (Original) The control apparatus of claim 10 wherein the control stage is a

DC-DC converter stage.

12. (Previously Presented) The control apparatus of claim 8, wherein the

control stage is adapted to control the output stage by generating control signals for

controlling the first, second, third and fourth switches through their respective control

terminals.

QE1541US1

Appl. No.: 14/889,892

13. (Currently Amended) A circuit comprising:

an output stage <u>adapted to operate in at least a first operating state and a</u>

second operating state, the output stage including: according to claim 2;

a first, a second, a third and a fourth configurable input/output terminals;

<u>and,</u>

a first, a second, a third and a fourth switches, each having a first main

terminal, a second main terminal and a control terminal, the control terminal

being adapted to receive a control signal for controlling the open or closed state

of the switch,

wherein,

the first input/output terminal is connected to the first main terminal of the

first switch;

the second input/output terminal is connected to the first main terminal of

the second switch;

the second main terminal of the first switch is connected to the first main

terminal of the third switch through a first branch,

the second main terminal of the second switch is connected to the first

main terminal of the fourth switch through a second branch;

the third input/output terminal is connected to the first branch and the

fourth input/output terminal is connected to the second branch;

the second main terminals of the third and fourth switches are both

connected to a common node receiving a reference potential; and,

wherein,

when the first and second input/output terminals are configured to operate

as input terminals, the third and fourth input/output terminal are configured to

operate as output terminals; and,

when the first and second input/output terminals are configured to operate

as output terminals, the third and fourth input/output terminals are configured to

operate as input terminals; and,

wherein,

in the first operating state, the output stage is arranged in a first electrical

configuration; and

in the second operating state wherein the output stage is arranged in a

second electrical configuration different from the first configuration,

and,

further wherein, in the first operating state,

the first and second input/output terminals are configured to operate as

input terminals and are configured to be connected to a common node receiving

a supply potential; and

the third and fourth input/output terminals are configured to be connected

to a load element;

a first control apparatus wherein [[the]] a control stage of the first control

apparatus is connected to the output stage; and,

a second control apparatus wherein [[the]] a control stage of the second control

apparatus is connected to the output stage;

wherein,

QE1541US1

Appl. No.: 14/889,892

when the control stage of the first control apparatus is connected to the output

stage, the control stage of the second control apparatus is electrically disconnected

from the output stage, the output stage being configured to operate in the first operating

state; and,

when the control stage of the second control apparatus is connected to the output

stage, the control stage of the first control apparatus is electrically disconnected from

the output stage, the output stage being configured to operate in the second operating

state.

QE1541US1

Appl. No.: 14/889,892

14. (Currently Amended) A device comprising:

<u>a</u> [[the]] circuit of claim 12; <u>comprising a control apparatus that includes a control</u>

stage configured to control an output stage adapted to operate in at least a first

operating state and a second operating state, the output stage including:

a first, a second, a third and a fourth configurable input/output terminals;

<u>and,</u>

a first, a second, a third and a fourth switches, each having a first main

terminal, a second main terminal and a control terminal, the control terminal

being adapted to receive a control signal for controlling the open or closed state

of the switch,

wherein,

the first input/output terminal is connected to the first main terminal of the

first switch;

the second input/output terminal is connected to the first main terminal of

the second switch;

the second main terminal of the first switch is connected to the first main

terminal of the third switch through a first branch,

the second main terminal of the second switch is connected to the first

main terminal of the fourth switch through a second branch;

the third input/output terminal is connected to the first branch and the

fourth input/output terminal is connected to the second branch;

the second main terminals of the third and fourth switches are both

connected to a common node receiving a reference potential; and,

Page 15 of 22

wherein,

when the first and second input/output terminals are configured to operate

as input terminals, the third and fourth input/output terminal are configured to

operate as output terminals; and,

when the first and second input/output terminals are configured to operate

as output terminals, the third and fourth input/output terminals are configured to

operate as input terminals; and,

<u>wherein,</u>

in the first operating state, the output stage is arranged in a first electrical

configuration; and

in the second operating state wherein the output stage is arranged in a

second electrical configuration different from the first configuration,

and,

further wherein, in the first operating state,

the first and second input/output terminals are configured to operate as

input terminals and are configured to be connected to a common node receiving

a supply potential; and

the third and fourth input/output terminals are configured to be connected

to a load element, and

wherein the control stage is adapted to control the output stage by

generating control signals for controlling the first, second, third and fourth

switches through their respective control terminals;

Page 16 of 22

QE1541US1

Appl. No.: 14/889,892

a battery configured to be connected to the input terminals of the circuit; and[[,]]

a loudspeaker configured to be connected to the output terminals of the circuit.

15. (Currently Amended) An apparatus comprising:

an output stage <u>adapted to operate in at least a first operating state and a</u>

second operating state, the output stage including: according to claim 2 connected to,

a first, a second, a third and a fourth configurable input/output terminals;

and,

a first, a second, a third and a fourth switches, each having a first main

terminal, a second main terminal and a control terminal, the control terminal

being adapted to receive a control signal for controlling the open or closed state

of the switch,

wherein,

the first input/output terminal is connected to the first main terminal of the

first switch;

the second input/output terminal is connected to the first main terminal of

the second switch;

the second main terminal of the first switch is connected to the first main

terminal of the third switch through a first branch,

the second main terminal of the second switch is connected to the first

main terminal of the fourth switch through a second branch;

the third input/output terminal is connected to the first branch and the

fourth input/output terminal is connected to the second branch;

Page 17 of 22

the second main terminals of the third and fourth switches are both

connected to a common node receiving a reference potential; and,

wherein,

when the first and second input/output terminals are configured to operate

as input terminals, the third and fourth input/output terminal are configured to

operate as output terminals; and,

when the first and second input/output terminals are configured to operate

as output terminals, the third and fourth input/output terminals are configured to

operate as input terminals; and,

<u>wherein,</u>

in the first operating state, the output stage is arranged in a first electrical

configuration; and

in the second operating state wherein the output stage is arranged in a

second electrical configuration different from the first configuration,

<u>and</u>

further wherein, in the first operating state,

the first and second input/output terminals are configured to operate as

input terminals and are configured to be connected to a common node receiving

a supply potential; and

the third and fourth input/output terminals are configured to be connected

to a load element, and

the output stage connected to:

QE1541US1

Appl. No.: 14/889,892

a first control apparatus, a control stage of the first control apparatus being

connected to the output stage; or to

a second control apparatus, a control stage of the second control apparatus

being connected to the output stage;

wherein,

when the control stage of the first control apparatus is connected to the

output stage, the control stage of the second control apparatus is electrically

disconnected from the output stage, the output stage being configured to operate

in the first operating state; and,

when the control stage of the second control apparatus is connected to

the output stage, the control stage of the first control apparatus is electrically

disconnected from the output stage, the output stage being configured to operate

in the second operating state.

Page 19 of 22

QE1541US1

Appl. No.: 14/889,892

<u>REMARKS</u>

Claims 1-15 are currently pending, of which claims 1, 8, 10, 13-15 are in

independent form.

Claims 3, 4, 8, 10 and 13-15 are proposed to be amended as set forth above to

address minor formalities as well as to remove claim dependency with respect to certain

claims. In particular, claim 8 has been rewritten in independent form to explicitly recite

the features of claims 1 and 2 referenced in the previous version. Likewise, claim 10

has been rewritten in independent form to explicitly recite the features of claims 1 and 3;

claim 13 has been rewritten in independent form to explicitly recite the features of

claims 1 and 2; claim 14 has been rewritten in independent form to explicitly recite the

features of claims 1, 2 and 12; and claim 15 has been rewritten in independent form to

explicitly recite the features of claims 1 and 2.

No new matter has been introduced hereby.

Applicant respectfully submits that the proposed amendments set forth in the

instant paper require no substantial amount of additional work on the part of the Patent

Office as the scope of pending claims has not changed and no additional search or

examination is warranted.

Entry of the amendments is therefore respectfully requested.

Page 20 of 22

QE1541US1

Appl. No.: 14/889,892

Fee Statement

Compared to the highest number previously paid for, the total number of claims has not changed whereas the number of independent claims has increased by three. Applicable fees are therefore being paid via EFS-Web. Applicant believes no additional fees are due for the filing of this Rule 312 amendment. If any fees are due, however, please charge our deposit account (Deposit Account No. 03-1130).

Attorney Docket No.: 2000-1043US1 QE1541US1

Appl. No.: 14/889,892

SUMMARY AND CONCLUSION

Applicant respectfully requests entry of the foregoing amendments prior to issuance of the present application.

Applicant requests a telephonic interview if the Examiner has any questions or requires any additional information with respect to the instant paper.

Dated: May 10 12

Respectfully submitted,

Shreen K. Danamraj Registration No. 41,696

THE DANAMRAJ LAW GROUP, P.C. Turley Law Center, Suite 810 6440 North Central Expressway Dallas, Texas 75206 Tel (214) 750-5666 Fax (214) 363-8177

Electronic Patent Application Fee Transmittal						
Application Number:	148	14889892				
Filing Date:	09-	09-Nov-2015				
Title of Invention:	Reconfigurable Output Stage					
First Named Inventor/Applicant Name:	Philippe SIRITO-OLIVIER					
Filer:	Shreen K. Danamraj/Meredith Burmaster					
Attorney Docket Number:	2000-1043US1					
Filed as Large Entity						
Filing Fees for U.S. National Stage under 35 USC 371						
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)	
Basic Filing:						
Pages:						
Claims:						
INDEPENDENT CLAIMS IN EXCESS OF 3		1614	3	420	1260	
Miscellaneous-Filing:						
Petition:						
Patent-Appeals-and-Interference:						
Post-Allowance-and-Post-Issuance:						

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Extension-of-Time:				
Miscellaneous:				
	Tot	al in USD	(\$)	1260

Electronic Acknowledgement Receipt			
EFS ID:	29174412		
Application Number:	14889892		
International Application Number:			
Confirmation Number:	9535		
Title of Invention:	Reconfigurable Output Stage		
First Named Inventor/Applicant Name:	Philippe SIRITO-OLIVIER		
Customer Number:	28240		
Filer:	Shreen K. Danamraj/Meredith Burmaster		
Filer Authorized By:	Shreen K. Danamraj		
Attorney Docket Number:	2000-1043US1		
Receipt Date:	10-MAY-2017		
Filing Date:	09-NOV-2015		
Time Stamp:	16:32:55		
Application Type:	U.S. National Stage under 35 USC 371		

Payment information:

Submitted with Payment	yes
Payment Type	CARD
Payment was successfully received in RAM	\$1260
RAM confirmation Number	051117INTEFSW16360900
Deposit Account	031130
Authorized User	Shreen Danamraj

The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:

37 CFR 1.20 (Post Issuance fees)

37 CFR 1.21 (Miscellaneous fees and charges)

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if app
			101953		
1	Transmittal Letter	QE1541US1_Transmittal_Letter .pdf	dd8a2d217bc52c4d66b8faddc1af0b1e7f1 bb160	no	1
Warnings:			1		
Information:					
			2547225		
2	Amendment after Notice of Allowance (Rule 312)	QE1541US1_Rule_312_Post- Allowance_Amendment.pdf	d183371d353721377ddcf1d355028e16c57 cfc76	no	22
Warnings:		I			
Information:					
			31007		
3	Fee Worksheet (SB06)	fee-info.pdf	4f9adadbf49d3c3ae9b8afb62c7355e516a6 73eb	no	2
——↓ Warnings:					

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

THE DANAMRAJ LAW GROUP, P.C.

ATTORNEYS AND COUNSELORS INTELLECTUAL PROPERTY LAW AND RELATED MATTERS

THE TURLEY LAW CENTER, SUITE 810 6440 NORTH CENTRAL EXPRESSWAY DALLAS, TEXAS 75206 (214) 750-5666 (tel) (214) 363-8177 (fax)

shreen@danamraj.com

SHREEN K. DANAMRAJ BETTY FORMBY, PATENT AGENT

May 10, 2017

Electronic Filing:

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313 -1450

Re:

Application No.: 14/889,892 Reconfigurable Output Stage Confirmation No.: 9535 Our File: 2000-1043US1

Dear Sir:

Enclosed for filing please find the following item(s) relating to the above-identified application:

(1) Amendment Under 37 C.F.R. § 1.312.

CARAMANY.

Charge Statement

No/additional fees are believed to be due for the filing of the attached paper(s). However, if any (additional) fees are due, or any overpayments have been made, please charge, or credit, Deposit Account 03-1130.

If you have any questions or comments concerning this matter, please call the undersigned at your earliest convenience. Otherwise, please accept the enclosed.

Sincerely,

Shreen K. Danamraj

Reg. No. 41,696

Enclosures



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
14/889,892	11/09/2015	Philippe SIRITO-OLIVIER	2000-1043US1	9535
	7590 05/30/201 RAJ LAW GROUP, P.	EXAMINER		
TURLEY LAW	CENTER, SUITE 810 RAL EXPRESSWAY		MONIKANG	, GEORGE C
DALLAS, TX			ART UNIT	PAPER NUMBER
			2651	
			NOTIFICATION DATE	DELIVERY MODE
			05/30/2017	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

SHREEN@DANAMRAJ.COM Betty@DANAMRAJ.COM dlg-admin@DANAMRAJ.COM Application/Control Number: 14/889,892 Page 2

Art Unit: 2651

The present application, filed on or after March 16, 2013, is being examined under the first inventor to file provisions of the AIA.

DETAILED ACTION

Allowable Subject Matter

1. Claims 1-15 are allowed.

- 2. The following are examiner's statement of reasons for allowable subject matter:
- 3. Referring to claim 1, the Billey et al reference (EP 1526643 A1) discloses an output stage adapted to operate in at least a first operating state and a second operating state. The Billey et al reference taken alone or in combination with another, do not disclose, teach or fairly suggest the output stage as a whole comprising: a first, a second, a third and a fourth configurable input/output terminals; and, a first, a second, a third and a fourth switches, each having a first main terminal, a second main terminal and a control terminal, the control terminal being adapted to receive a control signal for controlling the open or closed state of the switch; wherein, the first input/output terminal is connected to the first main terminal of the first switch; the second input/output terminal is connected to the first main terminal of the second switch; the second main terminal of the first switch is connected to the first main terminal of the third switch through a first branch, the second main terminal of the second switch is connected to the first main terminal of the fourth switch through a second branch; the third input/output terminal is connected to the first branch and the fourth input/output terminal is connected to the second branch; the second main terminals of the third and fourth switches are both connected to a common node receiving a reference potential; and,

Application/Control Number: 14/889,892 Page 3

Art Unit: 2651

wherein, when the first and second input/output terminals are configured to operate as input terminals, the third and fourth input/output terminals are configured to operate as output terminals; and, when the first and second input/output terminals are configured to operate as output terminals, the third and fourth input/output terminals are configured to operate as input terminals; and, wherein, in the first operating state, the output stage is arranged in a first electrical configuration; and in the second operating state wherein the output stage is arranged in a second electrical configuration different from the first configuration as recited in claim 1. Specifically, Billey et al fails to disclose wherein, when the first and second input/output terminals are configured to operate as input terminals, the third and fourth input/output terminals are configured to operate as output terminals; and, when the first and second input/output terminals are configured to operate as output terminals, the third and fourth input/output terminals are configured to operate as output terminals, the third and fourth input/output terminals are configured to operate as input terminals.

- 4. Claims 8, 10, 13-15 are allowed for the same reason as claim 1.
- 5. Claims 2-7 depend on claim 1. Claims 9 & 12 depend on claim 8. Claim 11 depends on claim 10.

6.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

		Application No.	Applicant(s)					
Response to Rule 312 Communication		14/889,892	SIRITO-OLIVIER ET AL.					
		Examiner	Art Unit					
		GEORGE MONIKANG	2651					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address –								
1. 🕅 The	amendment filed on 10 May 2017 under 37 CFR 1.31	2 has been considered, and has bee	ın:					
	entered.							
b) 🛛	entered as directed to matters of form not affecting the	ne scope of the invention.						
c) 🔲	disapproved because the amendment was filed after	the payment of the issue fee.						
-, _	Any amendment filed after the date the issue fee is paid must be accompanied by a petition under 37 CFR 1.313(c)(1) and the required fee to withdraw the application from issue.							
d) 🔲	disapproved. See explanation below.							
e) 🔲	entered in part. See explanation below.							
		/GEORGE MONIKANG/ Primary Examiner, Art Unit	t 2651					
		T minary Examiner, Art Offi	1 200 1					

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail Mail Stop ISSUE FEE

Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

or <u>Fax</u> (571)-273-2885

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fees will be mailed to the current property of the correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fees will be mailed to the current property of the correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fees will be mailed to the current property of the correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fees will be mailed to the current correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fees will be mailed to the current correspondence address. maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address)

Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission.

TURLEY LAW	RAJ LAW GROU CENTER, SUITE AL EXPRESSWA	810	X)	I hereby certif %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	y that this Fee(sexukxxwidwaddidxxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioikxxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiioixxiio	of Mailing or Transıs) Transmittal is being fiolancy pococycotoxists (SON MAINTENNESS 1) 273-2885, on the da	mission deposited with the Xindred k works on the Kanana and the below via EFS W (Depositor's name) (Signature) (Date)
APPLICATION NO.	FILING DATE		FIRST NAMED INV	ENTOR	ATTO	RNEY DOCKET NO.	CONFIRMATION NO.
14/889,892 TITLE OF INVENTION	11/09/2015 : Reconfigurable Outpu	11/09/2015 Philippe SIRITO-0			2	2000-1043US1	9535
APPLN, TYPE	ENTITY STATUS	ISSUE FEE DUE	PUBLICATION FEI	E DUE PREV. PA	ID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	UNDISCOUNTED	\$960	\$0	and the second s	\$0	\$960	06/06/2017
EXAM	INER	ART UNIT	CLASS-SUBCLA	ASS			
MONIKANG,	GEORGE C	2651	381-120000				
Change of correspondence address or indication of "Fee Address" (37 2.				n the patent front		. The Danan	nraj Law Group , P.C.
CFR 1.363). Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached. "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Customer Number is required.		or agents OR, al	a cinale firm (ha	vina as a mamh	eys 1 2 Thomas L		
		registered attorn	registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed. Kenneth A. McCl			A. McClure	
			ON THE PATENT (prin			alox standard the standard to	
PLEASE NOTE: Unle recordation as set forth	ess an assignee is iden 1 in 37 CFR 3.11. Com	tified below, no assig pletion of this form is	gnee data will appear or s NOT a substitute for fil	n the patent. If a ing an assignmen	n assignee is id i.	lentified below, the do	ocument has been filed for
(A) NAME OF ASSIC	GNEE		(B) RESIDENCE:	(CITY and STAT	TE OR COUNT	RY)	
OPTIS CIRCUIT T	ECHNOLOGY, LLC		PLANO, TX				
Please check the appropri	ate assignee category o	r categories (will not	be printed on the patent)	: 🗖 Individua	l 💆 Corporati	on or other private gro	up entity 🚨 Government
4a. The following fee(s) a	are submitted:				apply any prev	iously paid issue fee s	shown above)
Issue Fee	o small entity discount		A check is encl Payment by cre		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	v.v.v	•
	of Copies					XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	iciency, or credits any
5. Change in Entity Stat	us (from status indicate	d above)					
	g micro entity status. Se		NOTE: Absent a v	alid certification	of Micro Entity	Status (see forms PTC	O/SB/15A and 15B), issue application abandonment.
Applicant asserting	g small entity status. See	e 37 CFR 1.27	NOTE: If the appl	ication was previo	ously under mice	ro entity status, checki	ng this box will be taken
Applicant changing	g to regular undiscounte	d fee status.	to be a notification of loss of entitlement to micro entity status. NOTE: Checking this box will be taken to be a notification of loss of entitlement to small or entity status, as applicable.				lement to small or micro
NOTE: This form must b			1,33. See 37 CFR 1.4 fo		ements and cer	tifications.	
	1 Sec	Glaner	17'		luno 4, 204	7	
Authorized Signature		10-	<i>V</i>	Date_	June 1, 2017		

Shreen K. Danamraj

Typed or printed name

Registration No. 41,696

Electronic Patent Application Fee Transmittal					
Application Number:	14889892				
Filing Date:	09-	Nov-2015			
Title of Invention:	Rec	configurable Outpu	t Stage		
First Named Inventor/Applicant Name:	Philippe SIRITO-OLIVIER				
Filer:	Shreen K. Danamraj/Meredith Burmaster				
Attorney Docket Number:	200	00-1043US1			
Filed as Large Entity					
Filing Fees for U.S. National Stage under 35 USC 371					
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Basic Filing:					
Pages:					
Claims:					
Miscellaneous-Filing:					
Petition:					
Patent-Appeals-and-Interference:					
Post-Allowance-and-Post-Issuance:					
UTILITY APPL ISSUE FEE		1501	1	960	960

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Extension-of-Time:				
Miscellaneous:				
	Tot	al in USD	(\$)	960

Electronic Acknowledgement Receipt			
EFS ID:	29372336		
Application Number:	14889892		
International Application Number:			
Confirmation Number:	9535		
Title of Invention:	Reconfigurable Output Stage		
First Named Inventor/Applicant Name:	Philippe SIRITO-OLIVIER		
Customer Number:	28240		
Filer:	Shreen K. Danamraj/Meredith Burmaster		
Filer Authorized By:	Shreen K. Danamraj		
Attorney Docket Number:	2000-1043US1		
Receipt Date:	01-JUN-2017		
Filing Date:	09-NOV-2015		
Time Stamp:	16:42:16		
Application Type:	U.S. National Stage under 35 USC 371		

Payment information:

Submitted with Payment	yes
Payment Type	CARD
Payment was successfully received in RAM	\$960
RAM confirmation Number	060217INTEFSW16451400
Deposit Account	031130
Authorized User	Shreen Danamraj

The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:

37 CFR 1.20 (Post Issuance fees)

37 CFR 1.21 (Miscellaneous fees and charges)

JPR2022-00716

File Listing:									
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)				
		QE1541US1_Part_B_Transmitta l.pdf	263031	no	1				
1	Issue Fee Payment (PTO-85B)		25bf95aee8c65a4892f8cedca73376662537 b6f2						
Warnings:		-!	1	I					
Information:			_						
		fee-info.pdf	30956	no	2				
2	Fee Worksheet (SB06)		cb14406989c507668a1f942e542bf971ff4b 5165						
Warnings:									
Information:									
		Total Files Size (in bytes):	29	3987					

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS

P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	ISSUE DATE	PATENT NO.	ATTORNEY DOCKET NO.	CONFIRMATION NO.
14/889,892	07/11/2017	9705400	2000-1043US1	9535

7590

06/21/2017 THE DANAMRAJ LAW GROUP, P.C. TURLEY LAW CENTER, SUITE 810 6440 N. CENTRAL EXPRESSWAY DALLAS, TX 75206

ISSUE NOTIFICATION

The projected patent number and issue date are specified above.

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment is 24 day(s). Any patent to issue from the above-identified application will include an indication of the adjustment on the front page.

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Application Assistance Unit (AAU) of the Office of Data Management (ODM) at (571)-272-4200.

APPLICANT(s) (Please see PAIR WEB site http://pair.uspto.gov for additional applicants):

Philippe SIRITO-OLIVIER, Saint Egreve, FRANCE; Optis Circuit Technology, LLC, Plano, TX; Patrizia MILAZZO, S. Agata Li Battiati, ITALY; Angelo NAGARI, Grenoble, FRANCE;

The United States represents the largest, most dynamic marketplace in the world and is an unparalleled location for business investment, innovation, and commercialization of new technologies. The USA offers tremendous resources and advantages for those who invest and manufacture goods here. Through SelectUSA, our nation works to encourage and facilitate business investment. To learn more about why the USA is the best country in the world to develop technology, manufacture products, and grow your business, visit <u>SelectUSA.gov</u>.

> IPR2022-00716 Apple EX1002 Page 251