

US005936971A

United States Patent [19]

Harari et al.

[11] **Patent Number:** 5,936,971

[45] **Date of Patent:** Aug. 10, 1999

[54] MULTI-STATE FLASH EEPROM SYSTEM WITH CACHE MEMORY

[75] Inventors: Eliyahou Harari, Los Gatos; Robert

D. Norman, San Jose; **Sanjay Mehrotra**, Milpitas, all of Calif.

[73] Assignee: SanDisk Corporation, Sunnyvale,

Calif.

[21] Appl. No.: **08/931,133**

[22] Filed: Sep. 16, 1997

Related U.S. Application Data

[63] Continuation of application No. 08/249,049, May 25, 1994, Pat. No. 5,671,229, which is a continuation of application No. 07/963,837, Oct. 20, 1992, abandoned, which is a division of application No. 07/337,566, Apr. 13, 1989, abandoned.

[51]	Int. Cl. ⁶	G06F 11/00
[52]	U.S. Cl.	

[56] References Cited

U.S. PATENT DOCUMENTS

3,633,175	1/1972	Harper .
4,051,354	9/1977	Choate .
4,093,985	6/1978	Das .
4,210,959	7/1980	Wozniak .
4,250,570	2/1981	Tsang et al
4,272,830	6/1981	Moench .
4,279,024	7/1981	Schrenk .
4,281,398	7/1981	McKenny et al
4,287,570	9/1981	Stark .
4,295,205	10/1981	Kunstadt .
4,354,253	10/1982	Naden .

(List continued on next page.)

FOREIGN PATENT DOCUMENTS

0557723	1/1987	Australia .
0086886	8/1983	European Pat. Off
0243503B1	7/1987	European Pat. Off
0300264B1	10/1989	European Pat. Off

58-215794	12/1983	Japan .
58-215795	12/1983	Japan .
59-45695	3/1984	Japan .
59-162695	9/1984	Japan .
60-076097	4/1985	Japan .
60-212900	10/1985	Japan .
A60178564	2/1986	Japan .
61-96598	5/1986	Japan .
62-283496	12/1987	Japan .
62-283497	12/1987	Japan .
63-183700	7/1988	Japan .
A01054543	3/1989	Japan .
2136992	9/1984	United Kingdom .
WO8400628	2/1984	WIPO .

OTHER PUBLICATIONS

Lucero et al., "A 16 kbit Smart 5 V-only EEPROM with Redundancy," *IEEE Journal of Solid-State Circuits*, vol. SC-18, No. 5, pp. 539-543 (Oct. 1983).

Torelli et al., "An improved method for programming a word–erasable EEPROM," *Alta Frequenza*, vol. 52, No. 6, pp. 487–494 (Nov.–Dec. 1983).


(List continued on next page.)

Primary Examiner—Phung M. Chung Attorney, Agent, or Firm—Majestic, Parsons, Siebert & Hsue

[57] ABSTRACT

A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Selective sectors among the selected combination may also be de-selected during the erase operation. Another improvement is the ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defects in a Flash sector becomes large, the whole sector is remapped. Yet another improvement is the use of a write cache to reduce the number of writes to the Flash EEprom memory, thereby minimizing the stress to the device from undergoing too many write/erase cycling.

26 Claims, 5 Drawing Sheets





	U.S. PA	TENT DOCUMENTS	5,226,168 7/1993 Kobayashi et al
4.055.056	10/1000	0.11	5,297,148 3/1994 Harari et al
4,355,376			5,359,569 10/1994 Fujita et al
4,380,066		Spencer et al	5,430,859 7/1995 Norman et al
4,405,952		Slakmon .	5,488,711 1/1996 Hewitt et al
4,422,161		Kressel et al	5,546,351 8/1996 Tanaka et al
4,449,205		Hoffman .	5,606,532 2/1997 Lambrache et al
4,450,559		Bond et al	5,671,229 9/1997 Harari et al
4,456,971		Fukuda et al	OTHER RUDI ICATIONS
4,463,450		Haeusele .	OTHER PUBLICATIONS
4,466,059		Bastian et al	Data Sheet: "27F256 256K(32K×8) CMOS Flash Memory,"
4,479,214	10/1984		Intel Corporation, pp. 1–24 (May 1988).
4,493,075		Anderson et al	
4,498,146		Martinez .	Preliminary Data Sheet, "48F512 512K Flash EEPROM,"
4,514,830		Hagiwara et al	SEEQ Technology, Incorporated, pp. 2-1 through 2-12
4,527,251		Nibby, Jr. et al	(Oct. 1988).
4,530,055		Hamstra et al 711/136	Advanced Data Sheet, "48F010 1024K Flash EEPROM,"
4,586,163		Koike.	SEEQ Technology, Incorporated, pp. 2–13 thru 2–24 (Oct.
4,601,031		Walker et al	1988).
4,612,640		Mehrotra et al	Lai, Robert S., Writing MS-DOS Device Drivers, The Waite
4,616,311	10/1986		Group, Inc., (Sep. 1987), pp. i–xi and 235–319.
4,617,624		Goodman .	
4,617,651		Ip et al	Miller, "Semidisk Disk Emulator," Interface Age, p. 102,
4,642,759		Foster.	Nov. 1982.
4,653,023		Suzuki et al	Clewitt, "Bubble Memories as a Floppy Disk Replacement,"
4,654,847		Dutton .	1978 MIDCON Technical Papers, vol. 2, pp. 1–7, Dec.
4,672,240		Smith et al	1978.
4,718,041		Baglee et al	Hancock, "Architecting a CCD Replacement for the IBM
4,733,394		Burkhard .	2305 Fixed Head Disk Drive," Digest of Papers, Eighteenth
4,746,998		Robinson et al	
4,785,425		Lavelle .	IEEE Computer Society International Conference, pp.
4,794,568		Lim et al	182–184, 1979.
4,796,233		Awaya et al	Wilson, "1-Mbit flash memories seek their role in system
4,800,520		Iijima .	design," Computer Design, vol. 28, No. 5, pp. 30–32 (Mar.
4,805,109		Kroll et al	1989).
4,821,240		Nakamura et al	Bleiker et al., "A Four-State EEPROM Using Floating-Gate
4,847,808		Kobatake .	Memory Cells," IEEE Journal of Solid-State Circuits,
4,882,642		Tayler et al	SC-22 (1987) Jun., No. 3, New York, NY, USA.
4,887,234	12/1989		
4,896,262		Wayama et al	Intel Corporation, 27F256, 256K (32K×8) CMOS Flash
4,914,529		Bonke.	Memory, May 1988, pp. 1–21.
4,916,605		Beardsley et al	Krick, "Three-State MNOS FET Memory Array," IBM
4,920,478	4/1990	Furuya et al	Technical Disclosure Bulletin, vol. 18, No. 12, May 1976,
4,920,518		Nakamura et al	pp. 4192–4193.
4,924,331		Robinson et al	Alberts C.S. et al., "Multi-Bit Storage FET EAROM Cell,"
4,933,906		Terada et al	IBM Technical Disclosure Bulletin, vol. 24, No. 74, Dec.
4,942,556		Sasaki et al	
4,945,535		Hosotani et al	1981, pp. 3311–3314.
4,949,240		Iijima .	Horiguchi et al., "An Experimental Large-Capacity Semi-
4,953,122		Williams .	conductor File Memory Using 16-Levels Cell Storage,"
5,043,940		Harari .	IEEE Journal of Solid-State Circuits, vol. 23, No. 1, Feb.
5,051,887		Berger et al	1988, pp. 27–33.
5,053,990		Kreifels et al	Furuyama, et al., "An Experimental 2-Bit/Cell Storage
5,070,474		Tuma et al	Dram for Macro Cell or Memory-on-logic Application,"
5,095,344		Harari .	Jan. 1988 IEEE, pp. 4.4.1 to 4.4.4.
5,136,546		Fukuda et al	* * *
		Mehrotra et al	Stark, "Two Bits Per Cell ROM," Jan. 1981 IEEE Catalog
5,172,338	12/1992	Mehrotra et al	No. 81–CH1626–1, pp. 201–212.






FIG._IA.





FIG._IB.







FIG._3A.



DOCKET

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

