PTO/SB/05 (08-08) Approved for use through 06/30/2010. OMB 0651-0032 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Linder the Boner ork Reduction Act of 19

	eduction Act of 1995, no persons	are required to	respond to a c	collection		ation unless it displays a valid OMB control	numbe
UTILITY			Attorney Docket No.		110.	0299-0004.01	
PATENT APPLICATION			First Inventor			G. R. Mohan Rao	
TRANSMITTAL			Title			IMPROVED LIFETIME MIXED LEVEL NON-VOLATILE MEMORY SYSTEM	
(Only for new nonprovisional applications under 37 CFR 1.53(b))							
			Express Mail Label No.		oel No.		
APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents.			ADDRESS TO: P.			Commissioner for Patents P.O. Box 1450 Alexandria VA 22313-1450	
1. 🛛 Fee Transmittal Fe	Fee Transmittal Form (e.g., PTO/SB/17)			ACCOMPANYING APPLICATION PARTS			
2. Applicant claims small entity status. See 37 CFR 1.27.			9. Assignment Papers (cover sheet & document(s))				
3. Specification [Total Pages 18]			Name of Assignee				
	bstract must start on a new page referred arrangement, see MPEP 608.01	(a))					
4. ∠ Drawing(s) (35 U.S. C. 113) [Total Sheets <u>5</u>] 5. Oath or Declaration [Total Sheets <u>3</u>]			10. 🗌 🗧	37 CFR 3.73(b) Statement Statement (when there is an assignee) Attorney			
 a. Newly executed (original or copy) b. A copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional with Box 18 completed) 			11. 🔲 E	1. English Translation Document (if applicable)			
i. DELETION OF INVENTOR(s) Signed statement attached deleting inventor(s) name in the prior application, see 37 CFR			12. Information Disclosure Statement (PTO/SB/08 or PTO-1449)				
1.63(d)(2) and 1.33(b). 6. Application Data Sheet. See 37 CFR 1.76			13. 🔲 Preliminary Amendment				
7. CD-ROM or CD-R in duplicate, large table or Computer Program (<i>Appendix</i>)			14. Return Receipt Postcard (MPEP 503) (Should be specifically itemized)				
Landscape Table on CD			15. Certified Copy of Priority Document(s)				
8. Nucleotide and/or Amino Acid Sequence Submission (if applicable, items a c. are required)			(if foreign priority is claimed)				
a. Computer Readable Form (CRF)			16. Nonpublication Request under 35 U.S.C. 122(b)(2)(B)(i). Applicant must attach form PTO/SB/35 or equivalent.				
 b. Specification Sequence Listing on: i. D CD-ROM or CD-R (2 copies); or 							
ii. 🔲 Paper			17. [_] Other:				
	ying identity of above copies						
	LICATION, check appropriate itle, or in an Application Data 3				formation	below and in the first sentence of the	
Continuation	Divisional	Continua	ation-in-part (C	CIP)	of pric	or application No.:	
Prior application information:			Art U				
	19. CO	RRESPON	DENCE AD	DDRES	<u>ss</u>		
The address associated with Customer Number 7065			53 OR Correspondence address below				
Name							
Address							
City	State				Zip Code		
Country	Telephone				Email		
Signature /David M. Mundt/					Date	April 25, 2012 Registration No. 41 207	
(Print/Type) David M. Mundt			(Attorney/Agent) 41,207				
USPTO to process) an applica	tion. Confidentiality is governed b	oy 35 U.S.C. 1	22 and 37 CF	R 1.11 a	and 1.14.	benefit by the public which is to file (and This collection is estimated to take 12 min vill vary depending upon the individual cas	utes to

complete, including garlening, preparing, and submitting the completed application form to the USP10. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

DOCKET

IMPROVED LIFETIME MIXED LEVEL NON-VOLATILE MEMORY SYSTEM

Inventor: G. R. Mohan Rao

CROSS-REFERENCE TO RELATED APPLICATIONS

[001] This application is a Non-Provisional Patent Application, claiming priority under 35 U.S.C. §119(e) to U.S. Provisional Application Serial No. 61/509,257, entitled "Improved Lifetime Mixed Level NAND Flash System," filed July 19, 2011, the complete disclosure thereof being incorporated herein by reference. This application also incorporates by reference the complete disclosure of United States Pat. No. 7,855,916, entitled "Nonvolatile Memory Systems with Embedded Fast Read and Write Memories," filed on October 22, 2008 by inventor G.R. Mohan Rao, and issued on December 21, 2010. This application also incorporates by reference by reference the complete disclosure of United States Pat. Appl. No. 12/915,177, entitled "Nonvolatile Memory Systems with Embedded Fast Read and Write Read and Write Memories," filed on October 29, 2010 (US 2011/0060870 A1) by inventor G.R. Mohan Rao.

TECHNICAL FIELD

DOCKE.

[002] This application relates to a system and method for providing reliable storage through the use of non-volatile memories and, more particularly, to a system and method of increasing the reliability and lifetime of a NAND

flash storage system, module, or chip through the use of a combination of single-level cell (SLC) and multi-level cell (MLC) NAND flash storage without substantially raising the cost of the NAND flash storage system. The memory in a total non-volatile memory system may contain some SRAM (static random-access memory), DRAM (dynamic RAM), RRAM (resistive RAM), PCM (phase change memory), MAGRAM (magnetic random-access memory), NAND flash, and one or more HDDs (hard disk drives) when storage of the order of several terabytes is required. The SLC non-volatile memory can be flash, PCM, RRAM, MAGRAM or any other solid-state non-volatile memory as long as it has endurance that is superior to that of MLC flash, and it provides for data access speeds that are faster than that of MLC flash or rotating storage media (e.g., HDDs).

BACKGROUND OF THE DISCLOSURE

- **[003]** Non-volatile memories provide long-term storage of data. More particularly, non-volatile memories can retain the stored data even when not powered. Magnetic (rotating) hard disk drives (HDD) dominate this storage medium due to lower cost compared to solid state disks (SSD). Optical (rotating) disks, tape drives and others have a smaller role in long-term storage systems. SSDs are preferred for their superior performance (fast access time), mechanical reliability and ruggedness, and portability. Flash memory, more specifically NAND flash, is the dominant SSD medium today.
- **[004]** RRAM, PCM, MAGRAM and others, will likely play a larger role in the future, each of them having their own advantages and disadvantages. They

may ultimately replace flash memories, initially for use as a "write buffer" and later to replace "SLC flash" and "MLC flash." MLC NAND flash is a flash memory technology using multiple levels per cell to allow more bits to be stored using the same number of transistors. In SLC NAND flash technology, each cell can exist in one of two states, storing one bit of information per cell. Most MLC NAND flash memory has four possible states per cell, so it can store two bits of information per cell.

- **[005]** These semiconductor technology driven "flash alternatives," i.e., RRAM, PCM, MAGRAM and others, have several advantages over any (SLC or MLC) flash because they: 1) allow data to be written over existing data (without prior erase of existing data), 2) allow for an erase of individual bytes or pages (instead of having to erase an entire block), and 3) possess superior endurance (1,000,000 write-erase cycles compared to typical 100,000 cycles for SLC flash and less than 10,000 cycles for MLC flash).
- [006] HDDs have several platters. Each platter contains 250-5,000 tracks (concentric circles). Each track contains 64 to 256 sectors. Each sector contains 512 bytes of data and has a unique "physical (memory) address." A plurality of sectors is typically combined to form a "logical block" having a unique "logical address." This logical address is the address at which the logical block of physical sectors appears to reside from the perspective of an executing application program. The size of each logical block and its logical address (and/or address ranges/boundaries) is optimized for the particular operating system (OS) and software applications executed by the host processor. A computer OS organizes data as "files." Each file may be located

(stored) in either a single logical block or a plurality of logical blocks, and therefore, the location of files typically traverses the boundaries of individual (physical) sectors. Sometimes, a plurality of files has to be combined and/or modified, which poses an enormous challenge for the memory controller device of a non-volatile memory system.

- [007] SSDs are slowly encroaching on the HDD space and the vast majority of NAND flash in enterprise servers utilizes a SLC architecture, which further comprises a NAND flash controller and a flash translation layer (FTL). NAND flash devices are generally fragmented into a number of identically sized blocks, each of which is further segmented into some number of pages. It should be noted that asymmetrical block sizes, as well as page sizes, are also acceptable within a device or a module containing devices. For example, a block may comprise 32 to 64 pages, each of which incorporates 2 - 4 Kbit of memory. In addition, the process of writing data to a NAND flash memory device is complicated by the fact that, during normal operation of, for example, single-level storage (SLC), erased bits (usually all bits in a block with the value of '1') can only be changed to the opposite state (usually '0') once before the entire block must be erased. Blocks can only be erased in their entirety, and, when erased, are usually written to '1' bits. However, if an erased block is already there, and if the addresses (block, page, etc.) are allowed, data can be written immediately; if not, a block has to be erased before it can be written to.
- **[008]** FTL is the driver that works in conjunction with an existing operating system (or, in some embedded applications, as the operating system) to

DOCKET A L A R M



Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.