

EXHIBIT A-3
 INVALIDITY CLAIM CHART FOR THE '298 PATENT
 BASED ON U.S. PATENT APPLICATION PUB. NO. 2011/0099460 ("Dusija")

U.S. Patent Application Publication No. 2011/0099460 ("Dusija") was filed on December 18, 2009 and published on April 28, 2011. Dusija is prior art to the '298 patent under at least 35 U.S.C. §§ 102(a), (e) (pre-AIA). The asserted claims of the '298 patent are anticipated by Dusija expressly and/or inherently or rendered obvious, either alone or in combination with other references, as set forth in the cover pleading for Micron's Initial Invalidity Contentions and as further explained in the chart below.

This chart is based on Defendants' present understanding of Plaintiff's apparent positions as to the scope of the asserted claims. By including prior art that invalidates the claims of the patent based on Plaintiff's claim construction and infringement positions, Defendants are neither adopting nor acceding in any manner to Plaintiff's claim construction and infringement positions. Furthermore, nothing stated herein shall be treated as an admission or suggestion that Defendants agree with Plaintiff regarding either the scope of any of the asserted claims or the claim constructions Plaintiff advances in its infringement allegations or anywhere else. Nor shall anything in this chart be treated as an admission that any of Defendants' accused technology meets any limitations of the claims.

U.S. Pat. No. 8,891,298	
Claim 1	Disclosure in Dusija
[1.Pre] A system for storing data comprising:	To the extent the preamble is limiting, Dusija discloses and/or renders obvious a system for storing data. <i>See, e.g.,</i> <ul style="list-style-type: none"> • [0059] • FIG. 1
[1.A] at least one MLC non-volatile memory module comprising a plurality of individually erasable blocks;	Dusija discloses and/or renders obvious at least one MLC non-volatile memory module comprising a plurality of individually erasable blocks. <i>See, e.g.,</i> <ul style="list-style-type: none"> • FIGs. 6, 14A • [0109] • [0079]

EXHIBIT A-3
 INVALIDITY CLAIM CHART FOR THE '298 PATENT
 BASED ON U.S. PATENT APPLICATION PUB. NO. 2011/0099460 ("Dusija")

U.S. Pat. No. 8,891,298	
<p>[1.B] at least one SLC non-volatile memory module comprising a plurality of individually erasable blocks; and</p>	<p>Dusija discloses and/or renders obvious at least one SLC non-volatile memory module comprising a plurality of individually erasable blocks.</p> <p><i>See, e.g.,</i></p> <ul style="list-style-type: none"> • [0109] • [0077]-[0079] • FIGs. 6, 14A
<p>[1.C] a controller coupled to the at least one MLC non-volatile memory module and the at least one SLC non-volatile memory module</p>	<p>Dusija discloses and/or renders obvious a controller coupled to the at least one MLC non-volatile memory module and the at least one SLC non-volatile memory module.</p> <p><i>See, e.g.,</i></p> <ul style="list-style-type: none"> • FIG. 1 • [0060] • [0117] • [0062] <p><i>See also</i> Claim limitations [1.A-B] and accompanying citations.</p>
<p>[1.D.i] wherein the controller is adapted to: (a) maintain an address map of at least one of the MLC and SLC non-volatile memory modules, the address map comprising a list of logical address ranges accessible by a computer</p>	<p>Dusija discloses and/or renders obvious wherein the controller is adapted to maintain an address map of at least one of the MLC and SLC non-volatile memory modules, the address map comprising a list of logical address ranges accessible by a computer system.</p> <p><i>See, e.g.,</i></p> <ul style="list-style-type: none"> • [0117] • [0129]

EXHIBIT A-3
 INVALIDITY CLAIM CHART FOR THE '298 PATENT
 BASED ON U.S. PATENT APPLICATION PUB. NO. 2011/0099460 (“Dusija”)

U.S. Pat. No. 8,891,298	
system	<ul style="list-style-type: none"> • [0138] • [0060], [0117], [0129], [0138] (examples of mapping) • [0164]-[0167] (example of mapping physical to “logical addresses”)
[1.D.ii] the list of logical address ranges having a minimum quanta of addresses	<p>Dusija discloses and/or renders obvious the list of logical address ranges having a minimum quanta of addresses.</p> <p><i>See, e.g.,</i></p> <ul style="list-style-type: none"> • [0060] (logical sector) • [0111] (incoming “page”) • [0166]-[0168] (logical blocks) • [0061]
[1.D.iii] wherein each entry in the list of logical address ranges maps to a similar range of physical addresses within either the at least one SLC non-volatile memory module or within the at least one MLC non-volatile memory module	<p>Dusija discloses and/or renders obvious wherein each entry in the list of logical address ranges maps to a similar range of physical addresses within either the at least one SLC non-volatile memory module or within the at least one MLC non-volatile memory module.</p> <p><i>See, e.g.,</i></p> <ul style="list-style-type: none"> • [0060] (mapping sectors to corresponding physical data unit) • [0117], [0129], [0138] (examples of mapping to different physical addresses in MLC and SLC) • [0164]-[0167] (noting that a “block” can correspond to a “group of logical addresses”) • [0061]
[1.E.i] b) determine if a range of addresses listed by an entry and mapped to a similar range of physical	<p>Dusija discloses and/or renders obvious wherein the controller is adapted to determine if a range of addresses listed by an entry and mapped to a similar range of physical addresses within the at least one MLC non-volatile memory module, fails a data integrity test.</p>

EXHIBIT A-3
 INVALIDITY CLAIM CHART FOR THE '298 PATENT
 BASED ON U.S. PATENT APPLICATION PUB. NO. 2011/0099460 (“Dusija”)

U.S. Pat. No. 8,891,298	
<p>addresses within the at least one MLC non-volatile memory module, fails a data integrity test</p>	<p><i>See, e.g.,</i></p> <ul style="list-style-type: none"> • [0111]-[0117] • [0119]-[0124] <p><i>See also</i> Claim limitation [1.A] and accompanying citations (“second portion” is MLC)</p> <p><i>See also</i> Claim limitation [1.D] and accompanying citations (explaining logical-to-physical mapping)</p>
<p>[1.E.ii] in the event of such a failure, the controller remaps the entry to the next available equivalent range of physical addresses within the at least one SLC non-volatile memory module</p>	<p>Dusija discloses and/or renders obvious in the event of such a failure, the controller remaps the entry to the next available equivalent range of physical addresses within the at least one SLC non-volatile memory module.</p> <p><i>See, e.g.,</i></p> <ul style="list-style-type: none"> • [0116] • [0117] • [0119]-[0125] • [0203] • FIG. 14B • [0153]-[0154] • [0060] (controller “controls” and “manages” memory operations); [0087]-[0088] (controller performs ECC); [0117] (controller remaps); [0118] (controller includes wear-leveling module) <p><i>See also</i> Claim limitation [1.B] and accompanying citations (“first portion” is the SLC memory module)</p>
<p>[1.F] c) determine which of the blocks of the plurality of the blocks in the MLC and</p>	<p>Dusija discloses and/or renders obvious wherein the controller is adapted to determine which of the blocks of the plurality of the blocks in the MLC and SLC non-volatile memory modules are accessed most frequently by maintaining a count of the number of times each one of the blocks is accessed.</p>

EXHIBIT A-3
 INVALIDITY CLAIM CHART FOR THE '298 PATENT
 BASED ON U.S. PATENT APPLICATION PUB. NO. 2011/0099460 ("Dusija")

U.S. Pat. No. 8,891,298	
<p>SLC non-volatile memory modules are accessed most frequently by maintaining a count of the number of times each one of the blocks is accessed</p>	<p><i>See, e.g.,</i></p> <ul style="list-style-type: none"> • [0027] • [0051] • [0101] • [0107] • [0153]-[0159] (hot count) • [0204]
<p>[1.G] d) allocate those blocks that receive the most frequent writes by transferring the respective contents of those blocks to the at least one SLC non-volatile memory module</p>	<p>Dusija discloses and/or renders obvious wherein the controller is adapted to allocate those blocks that receive the most frequent writes by transferring the respective contents of those blocks to the at least one SLC non-volatile memory module.</p> <p><i>See, e.g.,</i></p> <ul style="list-style-type: none"> • [0027] • [0101] • [0153] • [0159] • [0204]
Claim 3	Disclosure in Dusija
<p>[3] The system of claim 1, wherein the minimum quanta of addresses is equal to one page.</p>	<p>Dusija discloses and/or renders obvious the system of claim 1, wherein the minimum quanta of addresses is equal to one page.</p> <p><i>See, e.g.,</i></p> <ul style="list-style-type: none"> • [0166]-[0168] • [0163]

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.