



(12) **United States Patent**  
**Rao**

(10) **Patent No.:** **US 10,950,300 B2**  
(45) **Date of Patent:** **Mar. 16, 2021**

(54) **LIFETIME MIXED LEVEL NON-VOLATILE MEMORY SYSTEM**

11/5621; G11C 11/5635; G11C 11/5678;  
G11C 16/16; G11C 16/3495; G11C  
29/52; G11C 29/79; G11C 2211/5641

See application file for complete search history.

(71) Applicant: **VERVAIN, LLC**, Dallas, TX (US)

(72) Inventor: **G. R. Mohan Rao**, Allen, TX (US)

(56) **References Cited**

U.S. PATENT DOCUMENTS

7,505,338 B2 \* 3/2009 Lee ..... G11C 11/5621  
365/185.09

7,855,916 B2 12/2010 Rao  
(Continued)

(73) Assignee: **Vervain, LLC**, Dallas, TX (US)

(\* ) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **16/006,299**

OTHER PUBLICATIONS

(22) Filed: **Jun. 12, 2018**

Goodson et al, "Design Tradeoffs in a Flash Translation Layer." (Year: 2010).\*

(65) **Prior Publication Data**

(Continued)

US 2018/0294029 A1 Oct. 11, 2018

**Related U.S. Application Data**

(60) Continuation of application No. 14/950,553, filed on Nov. 24, 2015, now Pat. No. 9,997,240, which is a (Continued)

*Primary Examiner* — Richard Elms

*Assistant Examiner* — R Lance Reidlinger

(74) *Attorney, Agent, or Firm* — Bill R. Naifeh

(51) **Int. Cl.**

**G11C 11/56** (2006.01)

**G06F 12/02** (2006.01)

(Continued)

(57) **ABSTRACT**

A flash controller for managing at least one MLC non-volatile memory module and at least one SLC non-volatile memory module. The flash controller is adapted to determine if a range of addresses listed by an entry and mapped to said at least one MLC non-volatile memory module fails a data integrity test. In the event of such a failure, the controller remaps said entry to an equivalent range of addresses of said at least one SLC non-volatile memory module. The flash controller is further adapted to determine which of the blocks in the MLC and SLC non-volatile memory modules are accessed most frequently and allocating those blocks that receive frequent writes to the SLC non-volatile memory module and those blocks that receive infrequent writes to the MLC non-volatile memory module.

(52) **U.S. Cl.**

CPC ..... **G11C 11/5635** (2013.01); **G06F 11/1068** (2013.01); **G06F 11/1072** (2013.01);


(Continued)

**12 Claims, 5 Drawing Sheets**

(58) **Field of Classification Search**

CPC ..... **G06F 11/1068**; **G06F 11/1072**; **G06F 12/0246**; **G06F 2212/7202**; **G11C**

(Continued)



**Related U.S. Application Data**

continuation of application No. 14/525,411, filed on Oct. 28, 2014, now Pat. No. 9,196,385, which is a division of application No. 13/455,267, filed on Apr. 25, 2012, now Pat. No. 8,891,298.

(60) Provisional application No. 61/509,257, filed on Jul. 19, 2011.

(51) **Int. Cl.**

**GIIC 16/34** (2006.01)  
**G06F 11/10** (2006.01)  
**GIIC 29/52** (2006.01)  
**GIIC 29/00** (2006.01)  
**GIIC 16/16** (2006.01)

(52) **U.S. Cl.**

CPC ..... **G06F 12/0246** (2013.01); **GIIC 11/5621** (2013.01); **GIIC 11/5678** (2013.01); **GIIC 16/16** (2013.01); **GIIC 16/3495** (2013.01); **GIIC 29/52** (2013.01); **GIIC 29/76** (2013.01); **G06F 2212/7202** (2013.01); **GIIC 2211/5641** (2013.01)

(56) **References Cited**

U.S. PATENT DOCUMENTS

8,140,800 B2 *	3/2012	Miyachi .....	G06F 11/1076 711/165
8,825,941 B2	9/2014	Moshayedi et al.	
8,891,298 B2	11/2014	Rao	
9,196,385 B2	11/2015	Roa	
9,997,240 B2	6/2018	Rao	
2008/0181000 A1 *	7/2008	Lasser .....	G11C 11/5628 365/185.03
2009/0172267 A1 *	7/2009	Oribe .....	G11C 16/3418 711/103
2009/0268513 A1 *	10/2009	De Ambroggi .....	G11C 11/005 365/163
2009/0307418 A1 *	12/2009	Chen .....	G06F 11/1048 711/105
2009/0327591 A1	12/2009	Moshayedi	
2010/0058018 A1 *	3/2010	Kund .....	G11C 7/04 711/167
2010/0172179 A1 *	7/2010	Gorobets .....	G06F 12/0246 365/185.09
2010/0325352 A1	12/2010	Schuette et al.	
2011/0050870 A1	3/2011	Hanari	
2011/0060870 A1	3/2011	Rao	
2011/0271043 A1	11/2011	Segal et al.	

OTHER PUBLICATIONS

Hamamoto et al., On the Retention Time Distribution of Dynamic Random Access Memory (DRAM), IEEE Transactions on Electron Devices, vol. 45, No. 6, Jun. 1998.  
 Park et al., Three-Dimensional 128 Gb MLC Vertical NAND Flash Memory With 24-WL Stacked Layers and 50 MB/s High-Speed Programming; IEEE Journal of Solid-State Circuits, vol. 50, No. 1, Jan. 2015.  
 Resnati, et al., Temperature Effects in NAND Flash Memories: A Comparison Between 2-D and 3-D Arrays; IEEE Electron Device Letters, vol. 38, No. 4, Apr. 2017.  
 Cho et al., An Innovative Indicator to Evaluate DRAM Cell Transistor Leakage Current Distribution; Journal of Electron Devices Society, vol. 6, Apr. 26, 2018.  
 Frank Shu, The Myth of SSD Testing, Flash Memory Summit 2011, Santa Clara, CA.

Michelsoni et al., Architectural and Integration Options for 3D NAND Flash Memories, Computers 2017, 6, 27.  
 James Myers, Data Integrity in Solid State Drives: What Supernovas Mean to You, IT Peer Network, Feb. 19, 2014.  
 Bhati et al., DRAM Refresh Mechanisms, Penalties, and Trade-Offs, IEEE Transactions on Computers, vol. 64, No. X, 2015.  
 Doug Rollins, SSD Enhancements: Protecting Data Integrity and Improving Responsiveness, Industry Perspectives, Jul. 30, 2014.  
 Luo et al., WARM: Improving NAND Flash Memory Lifetime with Write-hotness Aware Retention Management, IEEE, 2015.  
 Intel, Understanding the Flash Translation Layer (FTL) Specification, Dec. 1998.  
 Tae-Sun Chung et al., A Survey of Flash Translation Layer, Journal of Systems Architecture 55, pp. 332-343, 2009.  
 Seagate Technology LLC, The Transition to Advanced Format 4K Sector Hard Drives, Apr. 2010.  
 Roberto Bez et al., Introduction to Flash Memory, Proceedings of the IEEE, vol. 91, No. 4, Apr. 2003.  
 Qingsing Wei et al., WAFTL: A Workload Adaptive Flash Translation Layer with Data Partition, IEEE 27th Symposium on Massive Storage Systems and Technologies (MSST), May 23-27, 2011.  
 Taeho Kgil et al., Improving NAND Flash Based Disk Caches, International Symposium on Computer Architecture, Copyright 2008 IEEE.  
 Samsung Electronics Co., Ltd., 7th International Symposium on Advanced Gate Stack Technology, RPAM Technology from an Industrial Perspective, Process Development Team/RPAM PJT In-Gyu Baek, Sep. 2010.  
 Paolo Pavan et al., Flash Memory Cells—An Overview, Proceedings of the IEEE, vol. 85, No. 8, Aug. 1997.  
 Yoshihisa Iwata et al., A High-Density NAND EEPROM with Block-Page Programming for Microcomputer Applications, IEEE Journal of Solid-State Circuits, vol. 25, No. 2, Apr. 1990.  
 Tae-Sung Jung et al., A 117-mm<sup>2</sup> 3.3-V Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications, IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996.  
 Masayoshi Ohkawa et al., A 98 mm<sup>2</sup> Die Size 3.3V 64-Mb Flash Memory with FN-NOR Type Four-Level Cell, IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996.  
 Masaki Momodomi et al., An Experimental 4-Mbit CMOS EEPROM with a NAND-Structured Cell, IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989.  
 Ken Takeuchi et al., A Multipage Cell Architecture for High-Speed Programming Multilevel NAND Flash Memories, IEEE Journal of Solid-State Circuits, vol. 33, No. 8, Aug. 1998.  
 Shigeru Atsumi et al., A Channel-Erasing 1.8-V-Only 32-Mb NOR Flash EEPROM with a Bitline Direct Sensing Scheme, IEEE Journal of Solid-State Circuits, vol. 35, No. 11, Nov. 2000.  
 Taehee Cho et al., A Dual-Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes, IEEE Journal of Solid-State Circuits, vol. 36, No. 11, Nov. 2001.  
 Douglas J. Lee et al., Control Logic and Cell Design for a 4K NVRAM, IEEE Journal of Solid-State Circuits, vol. SC-18, No. 5, Oct. 1983.  
 Duane H. Oto et al., High-Voltage Regulation and Process Considerations for High-Density 5 V-Only E2PROM's, IEEE Journal of Solid-State Circuits, vol. SC-18, No. 5, Oct. 1983.  
 Gheorghe Samachisa et al., A 128K Flash EEPROM Using Double-Polysilicon Technology, IEEE Journal of Solid-State Circuits, vol. SC-18, No. 5, Oct. 1983.  
 Nelson Duann, Silicon Motion, Inc., Flash Memory Summit, SIC & MIC Hybrid, Santa Clara, CA, Aug. 2008.  
 Simona Boboia, et al., Write Endurance in Flash Drives: Measurements and Analysis, Usenix Conference on File and Storage Technologies, San Jose, CA, Feb. 2010.  
 Simona Boboia, et al., Write Endurance in Flash Drives: Measurements and Analysis, Handout at Usenix Conference on File and Storage Technologies, San Jose, CA, Feb. 2010.  
 Silicon Systems, Increasing Flash SSD Reliability, StorageSearch.com, Apr. 2005.

(56)

**References Cited**

## OTHER PUBLICATIONS

Hynix, 32Gb NAND Flash, HY27UK08BGM, Product Description Sheet, Feb. 2007.

Chris Evans, Consultant with Langton Blue, SearchStorage.co.UK, Enterprise MLC; How flash vendors are boosting MLC write endurance, Jun. 3, 2011.

Jesung Kim et al., A Space-Efficient Flash Translation Layer for Compactflash Systems, IEEE Transactions on Consumer Electronics, vol. 48, No. 2, May 2002.

Garth Goodson et al., Design Tradeoffs in a Flash Translation Layer, HPCA West 2010 (High Perf Comp Arch Conference, Bangalore, India.

Adbul Rub Aamer Mohammed, Improving Hot Data Identification for Hybrid SLC/MLC Device; CSci 8980-Advanced Storage Systems, Spring 2009.

Ynag Hu, Achieving Page-Mapping FTL Performance at Block-Mapping FTL Cost by Hiding Address Translation, 26th EIII Symposium on Massive Storage Systems and Technologies (MSST) May 3-7, 2010.

Clinton W. Smullen, IV et al., Accelerating Enterprise Solid-State Disks with Non-Volatile Merge Caching, 2010 International Green Computing Conference, Aug. 15-18, 2010.

Monolithic 3D, Inc. Introducing our monolithic 3D resistive memory architecture, <http://www.monolithic3d.com/2/post/2011/06/introducing-our-3d-resistive-memory-architecture.html>, Jun. 27, 2011.

Song Jiang et al., S-FTL: An Efficient Address Translation for Flash Memory by Exploiting Spatial Locality, Proceedings of the MSST 2011, May 2011.

Greg Atwood et al., Intel Strata Flash TM Memory Technology Overview, Intel Technology Journal Q4 1997.

Moinuddin K. Qureshi et al., Morphable Memory System: A Robust Architecture for Exploiting Multi-Level Phase Change Memories, International Symposium on Computer Architecture, Saint-Malo, France, Jun. 19-23, 2010.

Abhishek Rajimwale et al., Block Management in Solid-State Devices, Usenix Conference, Jun. 14-19, 2009.

Brendan Gregg et al, Sun Storage 7000 Unified Storage System L2ARC: Second Level Adaptive Replacement Cache, Oracle White Paper—Sun Storage 7000 Unified Storage System L2ARC, May 2010.

Chunqiang Tang, FVD: a High-Performance Virtual Machine Image Format for Cloud, USENIX Conference, Jun. 2011.

Anand Lal Shimpi, AnandTech, The Crucial m4 (Micron C400) SSD Review, Mar. 31, 2011.

Anand Lal Shimpi, AnandTech, The Intel SSD 320 Review: 25nm G3 is Finally Here, Mar. 28, 2011.

Micron Technology, Inc., TN-29-42: Wear-Leveling Techniques in NAND Flash Devices Introduction, Oct. 2008.

\* cited by examiner




FIG. 1

LOGICAL ADDRESS RANGE	PHYSICAL ADDRESS RANGE
R0	MLC/Block 0
R1	MLC/Block 1
R2	MLC/Block 2
R3	MLC/Block 3
R4	MLC/Block 4
RN	MLC/Block N

Failed Data Integrity Test →

FIG. 2A

LOGICAL ADDRESS RANGE	PHYSICAL ADDRESS RANGE
R0	MLC/Block 0
R1	MLC/Block 1
R2	SLC/Block 0
R3	MLC/Block 3
R4	MLC/Block 4
RN	MLC/Block N

Remapping to SLC flash module →

FIG. 2B

# Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

## API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

## LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

## FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

## E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.