UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

APPLE INC. Petitioner

V.

FUTURE LINK SYSTEMS, LLC Patent Owner

Case No. IPR2021-01488 U.S. Patent No. 6,807,505

PETITION FOR *INTER PARTES* REVIEW OF U.S. PATENT NO. 6,807,505



TABLE OF CONTENTS

I.	INTRODUCTION	1
II.	SUMMARY OF THE '505 PATENT	1
A. B. C. D.	THE '505 PATENT'S ALLEGED INVENTION THE '505 PATENT'S PROSECUTION OVERVIEW OF PROPOSED GROUNDS A PERSON HAVING ORDINARY SKILL IN THE ART	8 9
III.	REQUIREMENTS FOR IPR UNDER 37 C.F.R. § 42.104	10
A. B. C.	STANDING UNDER 37 C.F.R. § 42.104(A)	11
IV.	THE CHALLENGED CLAIMS ARE UNPATENTABLE	14
A.	GROUND 1: CLAIMS 1, 6, AND 8 WOULD HAVE BEEN OBVIOUS UNDER PRE-AIA 35 U.S.C. § 103 OVER <i>HONG</i> IN VIEW OF THE KNOWLEDGE OF A POSITA	
V.	DISCRETIONARY CONSIDERATIONS	14
A.	THE FINTIV FACTORS FAVOR INSTITUTION	14
VI.	CONCLUSION	54
VII.	MANDATORY NOTICES UNDER 37 C.F.R. § 42.8(A)(1)	55
A. B. C.	REAL PARTY-IN-INTEREST	55
APP	ENDIX OF EXHIBITS5	56

I. INTRODUCTION


Petitioner Apple Inc. ("Petitioner") requests an *Inter Partes* Review ("IPR") of claims 1, 6, and 8 (the "Challenged Claims") of U.S. Patent No. 6,807,505 ("the '505 Patent").

II. SUMMARY OF THE '505 PATENT

A. The '505 Patent's Alleged Invention

The '505 Patent describes an alleged improvement to existing boundary scan circuit testing. '505 Patent (Ex. 1001), 2:17-24. Boundary scan circuit testing was developed in the 1980s by a group of manufacturers called the "Joint Test Action Group," or JTAG, who in 1990 codified a testing technique in Institute of Electrical and Electronics Engineers ("IEEE") Standard 1149.1 that has since evolved into a family of related standards published as recently as 2013. See JTAG boundary-scan, firmly based on IEEE standards," JTAG Technologies, (last visited Sep. 1, 2021), https://www.jtag.com/jtag-boundary-scan-firmly-based-on-ieee-standards/ (explaining the history and evolution of the original IEEE 1149.1 standard) (Ex. 1002). The '505 Patent describes the standard by citing to an article co-authored by inventor Franciscus G. M. De Jong ("De Jong Article"). '505 Patent (Ex. 1001), 1:24-28. Figure 1-19 of that article depicts the IEEE standard for boundary scan circuitry on an integrated circuit ("IC"):





De Jong Article (Ex. 1003), 13 (annotated). As depicted in the figure, the typical boundary scan circuity is designed to test interconnects (*i.e.*, buses)¹ that feed information to and from a circuit using four dedicated testing pins collectively referred to as the Test Access Port to the circuit and a test controller (also called a



¹ A POSITA would have considered buses to be interconnects. *Liu Dec.* (Ex. 1004), ¶ 33 (explaining that the '505 Patent at 1:7-15 and 2:25-49 describes its object as testing interconnects between electronic circuits, which the patent specifies as the address and data buses between them at 6:18-7:25 and 7:26-54).

state machine) that controls the serial shift of test data through boundary-scan cells connected to the input and output ("I/O") nodes of a circuit. '505 Patent (Ex. 1001), 1:28-61.

According to the '505 Patent, synchronous dynamic random access memory ("SDRAM") devices had "highly standardised pin lay-out[s]" incompatible with the dedicated TDI, TDO, TMS, and TCK test pins required in a conventional boundary scan architecture. *Id.* at 5:56-6:1 (describing the structured pin layout² of an SDRAM device obstructed by typical boundary scan test pins); *see also id.* at 4:19-24 (describing pin count and compatibility constraints). To avoid the need for these additional test pins, the '505 Patent proposes an "alternative" to the traditional boundary scan testing standard that replaces its state machine and dedicated test pins for a "low complexity memory" that can be used to accomplish much of the same interconnect testing. *Id.* at 2:25-44 (describing interacting with such low-complexity



² A POSITA would have recognized circuit pins as circuit input and output nodes. *Liu Dec.* (Ex. 1004), ¶ 34 (explaining that the '505 Patent at Fig. 1 and 5:46-59 discloses an SDRAM device "pin lay-out" that also "schematically shows which I/O nodes are generally present on an SDRAM device" and concluding the '505 Patent refers to pins and I/O nodes interchangeably).

DOCKET

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

