

Preliminary Information

AMD-756™

Peripheral Bus Controller Data Sheet

Publication # 22548
Issue Date: August 1999

Rev: B

Preliminary Information

© 1999 Advanced Micro Devices, Inc. All rights reserved.

The contents of this document are provided in connection with Advanced Micro Devices, Inc. (“AMD”) products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD’s Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

AMD’s products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD’s product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.

Trademarks

AMD, the AMD logo, AMD Athlon, and combinations thereof, AMD-750, AMD-751, and AMD-756 are trademarks of Advanced Micro Devices, Inc.

Microsoft and Windows are registered trademarks of Microsoft Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Contents

1	Features	1
1.1	PCI-to-ISA Bridge	3
1.2	Enhanced IDE Controllers	3
1.3	Universal Serial Bus Controller	4
1.4	Plug-n-Play Support	4
1.5	Power Management	4
2	Overview	7
2.1	PCI-to-ISA Bridge	9
2.1.1	PCI Bus Master Mode	9
2.1.2	PCI Bus Target Mode	10
2.2	ISA Bus Controller	11
2.3	EIDE Controller	12
2.4	Universal Serial Bus (USB)	13
2.5	Power Management	13
3	Ordering Information	15
4	Signal Descriptions	17
4.1	Signal Terminology	17
4.2	Processor Interface	18
4.2.1	A20M# (Processor A20 Mask)	18
4.2.2	CPURST# (Processor Reset)	18
4.2.3	FERR# (Floating Point Error)	18
4.2.4	IGNNE# (Ignore Numeric Exception)	19
4.2.5	INIT# (Initialization)	19
4.2.6	INTR (Processor Interrupt)	19
4.2.7	NMI (Non-Maskable Interrupt)	20

4.2.8	SMI# (System Management Interrupt)	20
4.2.9	PICCLK (Interrupt Message Bus Clock)	20
4.2.10	PICD0# and PICD1# (Interrupt Message Data Bits)	20
4.2.11	WSC# (Write Snoop Complete)	21
4.2.12	STPCLK# (Stop Clock)	21
4.3	PCI Bus Interface	22
4.3.1	AD[31:0] (PCI Address/Data Bus) Summary	22
4.3.2	C/BE[3:0]# (PCI Command/Byte Enable)	22
4.3.3	DEVSEL# (PCI Bus Device Select)	23
4.3.4	FRAME# (PCI Bus Cycle Frame)	24
4.3.5	IDSEL (PCI Initialization Device Select)	24
4.3.6	IRDY# (PCI Bus Initiator Ready)	24
4.3.7	PAR (PCI Bus Parity)	25
4.3.8	PCIRST# (PCI Reset)	26
4.3.9	PCLK (PCI Bus Clock)	26
4.3.10	PGNT# (PCI Grant)	26
4.3.11	PIRQ[D:A]# (PCI Interrupt Requests)	27
4.3.12	PREQ# (PCI Request)	27
4.3.13	SERR# (System Error)	27
4.3.14	STOP# (Stop)	28
4.3.15	TRDY# (PCI Target Ready)	28
4.4	ISA Bus Interface	29
4.4.1	AEN (Address Enable)	29
4.4.2	BALE (Bus Address Latch Enable)	29
4.4.3	BCLK (Bus Clock)	29
4.4.4	DACK[7:5]#, DACK[3:0]# (DMA Acknowledge)	30
4.4.5	DRQ[7:5], DRQ[3:0] (DMA Request)	30
4.4.6	IOCHCK# (I/O Channel Check)	30
4.4.7	IOCHRDY (I/O Channel Ready)	31
4.4.8	IOCS16# (16-Bit I/O Chip Select)	31
4.4.9	IOR# (I/O Read)	32
4.4.10	IOW# (I/O Write)	32
4.4.11	IRQ15, IRQ14, IRQ[12:9], IRQ[7:3] (Interrupt Requests)	32
4.4.12	NMPIRQ (Native Mode Primary IDE Port IRQ)	33
4.4.13	NMSIRQ (Native Mode Secondary IDE Port IRQ)	33
4.4.14	LA[23:17] (Unlatched Address)	33
4.4.15	MASTER# (ISA Master Cycle Indicator)	33
4.4.16	MEMCS16# (16-Bit Memory Chip Select)	34
4.4.17	MEMR# (Memory Read)	34
4.4.18	MEMW# (Memory Write)	34
4.4.19	OSC (Oscillator)	35
4.4.20	REFRESH# (Refresh)	35
4.4.21	ROM_KBCS# (ROM and Keyboard Chip Select)	35
4.4.22	RSTDRV (Reset Drive)	35

4.4.23	SA[16:0] (System Address Bus)	36
4.4.24	SBHE# (System Byte High Enable)	36
4.4.25	SD[15:0] (ISA System Data)	36
4.4.26	SMEMR# (Standard Memory Read)	36
4.4.27	SMEMW# (Standard Memory Write)	37
4.4.28	SPKR (Speaker)	37
4.4.29	TC (Terminal Count)	37
4.5	Ultra DMA Enhanced IDE Interface	38
4.5.1	DADDRP[2:0] (Primary IDE Address)	38
4.5.2	DADDRS[2:0] (Secondary IDE Address)	38
4.5.3	DCS1P# (Primary Port Chip Select)	38
4.5.4	DCS1S# (Secondary Port Chip Select)	39
4.5.5	DCS3P# (Primary Port Chip Select)	39
4.5.6	DCS3S# (Secondary Port Chip Select)	39
4.5.7	DDATAP[15:0] (Primary IDE Data Bus)	39
4.5.8	DDATAS[15:0] (Secondary IDE Data Bus)	40
4.5.9	DDACKP# (Primary IDE DMA Acknowledge)	40
4.5.10	DDACKS# (Secondary IDE DMA Acknowledge)	41
4.5.11	DDMARDYP# (Primary Device DMA Ready, Ultra DMA Mode)	41
4.5.12	DDMARDYS# (Secondary Device DMA Ready, UltraDMA Mode)	41
4.5.13	DDRQP (Primary IDE DMA Request)	41
4.5.14	DDRQS (Secondary IDE DMA Request)	42
4.5.15	DIORP# (Primary I/O Read)	42
4.5.16	DIORS# (Secondary I/O Read)	42
4.5.17	DIOWP# (Primary I/O Write)	42
4.5.18	DIOWS# (Secondary I/O Write)	43
4.5.19	DRDYP# (Primary Device Ready)	43
4.5.20	DRDYS# (Secondary Device Ready)	43
4.5.21	DSTROBEP (Primary Device Strobe, Ultra DMA Mode)	44
4.5.22	DSTROBES (Secondary Device Strobe, Ultra DMA Mode)	44
4.5.23	HDMARDYP# (Primary Host DMA Ready, Ultra DMA Mode)	44
4.5.24	HDMARDYS# (Secondary Host DMA Ready, Ultra DMA Mode)	45
4.5.25	HSTROBEP (Primary Host Strobe, Ultra DMA Mode)	45
4.5.26	HSTROBES (Secondary Host Strobe, Ultra DMA Mode)	45
4.5.27	STOPP	46
4.5.28	STOPS	46
4.6	System Management Pins	47
4.6.1	C32KHZ	47
4.6.2	CACHE_ZZ	47
4.6.3	PNPIRQ1 (Plug and Play Interrupt Request 1)	47

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.