## CMOS, the Ideal Logic Family

Fairchild Semiconductor Application Note 77 January 1983



#### INTRODUCTION

Let s talk about the characteristics of an ideal logic family t should dissipate no power have zero propagation delay controlled rise and fall times and have noise immunity equal to 50% of the logic swing

The properties of CMOS (complementary MOS) begin to ap proach these ideal characteristics

First CMOS dissipates low power Typically the static power dissipation is 10 nW per gate which is due to the flow of leak age currents. The active power depends on power supply voltage frequency output load and input rise time but typi cally gate dissipation at 1 MHz with a 50 pF load is less than 10 mW.

Second the propagation delays through CMOS are short though not quite zero. Depending on power supply voltage the delay through a typical gate is on the order of 25 ns to 50 ns.

Third rise and fall times are controlled tending to be ramps rather than step functions Typically rise and fall times tend to be 20 to 40% longer than the propagation delays

Last but not least the noise immunity approaches 50% be ing typically 45% of the full logic swing

Besides the fact that it approaches the characteristics of an ideal logic family and besides the obvious low power battery applications why should designers choose CMOS for new systems? The answer is cost

On a component basis CMOS is still more expensive than TTL However system level cost may be lower The power supplies in a CMOS system will be cheaper since they can be made smaller and with less regulation Because of lower currents the power supply distribution system can be sim pler and therefore cheaper Fans and other cooling equip ment are not needed due to the lower dissipation Because of longer rise and fall times the transmission of digital sig nals becomes simpler making transmission techniques less expensive Finally there is no technical reason why CMOS prices cannot approach present day TTL prices as sales vol ume and manufacturing experience increase So an engi neer about to start a new design should compare the system level cost of using CMOS or some other logic family. He may find that even at today's prices CMOS is the most economi cal choice

Fairchild is building two lines of CMOS. The first is a number of parts of the CD4000A series. The second is the 54C/74C series which Fairchild introduced and which will become the industry standard in the near future.

The 54C/74C line consists of CMOS parts which are pin and functional equivalents of many of the most popular parts in the 7400 TTL series This line is typically 50% faster than the 4000A series and sinks 50% more current For ease of de sign it is spec d at TTL levels as well as CMOS levels and there are two temperature ranges available 54C –55°C to +125°C or 74C –40°C to +85°C Table 1 compares the port parameters of the 54C/74C CMOS line to those of the 54L/74L low power TTL line

#### CHARACTERISTICS OF CMOS

The aim of this section is to give the system designer not fa miliar with CMOS a good feel for how it works and how it be haves in a system Much has been written about MOS de vices in general Therefore we will not discuss the design and fabrication of CMOS transistors and circuits

The basic CMOS circuit is the inverter shown in Figure 1 to consists of two MOS enhancement mode transistors the upper a P channel type the lower an N channel type




FIGURE 1. Basic CMOS Inverter

The power supplies for CMOS are called  $V_{DD}$  and  $V_{SS}$  or  $V_{CC}$  and Ground depending on the manufacturer  $V_{DD}$  and  $V_{SS}$  are carryovers from conventional MOS circuits and stand for the drain and source supplies. These do not apply directly to CMOS since both supplies are really source supplies  $V_{CC}$  and Ground are carryovers from TTL logic and that nomenclature has been retained with the introduction of the 54C/74C line of CMOS  $V_{CC}$  and Ground is the nomen clature we shall use throughout this paper

The logic levels in a CMOS system are  $V_{\rm CC}$  (logic "1") and Ground (logic "0") Since "on" MOS transistor has virtually no voltage drop across it if there is no current flowing through it and since the input impedance to CMOS device is so high (the input characteristic of an MOS transistor is essentially capacitive looking like a  $10^{12}\Omega$  resistor shunted by a 5 pF capacitor) the logic levels seen in a CMOS system will be essentially equal to the power supplies

© 1998 Fairchild Semiconductor Corporation AN006019



TABLE 1. Comparison of 54L/74L Low Power TTL and 54C/74C CMOS Port Parameters


Family	VCC	V <sub>IL</sub> Max	l <sub>IL</sub> Max	V <sub>IH</sub> Min	l <sub>IH</sub> 2.4V	V <sub>OL</sub> Max	loL	V <sub>OH</sub> Min	ЮН	<sup>t</sup> pd0 Typ	<sup>t</sup> pd1 Typ	PDISS/Gate Static	PDISS/Gate 1 MHz, 50 pF Load
54L/74L	5	0.7	0.18 mA	2.0	10 µA	0.3	2.0 mA	2.4	100 µA	31	35	1 mW	2.25 mW
54C/74C	5	8.0	<del>-</del> 6	3.5	-	0.4	360 µA (Note 1)	2.4	100 µA (Note 1)	60	45	0.00001 mW	1.25 mW
54C/74C	10	2.0	575	8.0	S757	1.0	10 μA (Note 2)	9.0	10 μA (Note 2)	25	30	0.00003 mW	5 mW

Note 1 Assumes interfacing to low power TTL.

Note 2 Assumes interfacing to CMOS.

Now let s look at the characteristic curves of MOS transistors to get an idea of how rise and fall times propagation delays and power dissipation will vary with power supply voltage and capacitive loading *Figure 2* shows the characteristic curves of N channel and P channel enhancement mode transistors

There are a number of important observations to be made from these curves Refer to the curve of  $V_{GS} = 15V$  (Gate to Source Voltage) for the N channel transistor Note that for a constant drive voltage V<sub>GS</sub> the transistor behaves like a cur rent source for V<sub>DS</sub> s (Drain to Source Voltage) greater than V<sub>GS</sub> - V<sub>T</sub> (V<sub>T</sub> is the threshold voltage of an MOS transistor) For VDS s below VGS - VT the transistor behaves essentially like a resistor Note also that for lower VGS s there are simi lar curves except that the magnitude of the DS s are signifi cantly smaller and that in fact DS increases approximately as the square of increasing V<sub>GS</sub> The P channel transistor exhibits essentially identical but complemented characteristics






FIGURE 2. Logical "1" Output Voltage vs Source Current

f we try to drive a capacitive load with these devices we can see that the initial voltage change across the load will be ramp like due to the current source characteristic followed by a rounding off due to the resistive characteristic dominating as  $V_{\rm DS}$  approaches zero. Referring this to our basic CMOS inverter in Figure 1 as  $V_{\rm DS}$  approaches zero.  $V_{\rm OUT}$  will approach  $V_{\rm CC}$  or Ground depending on whether the P channel or N channel transistor is conducting

Now if we increase  $V_{CC}$  and therefore  $V_{GS}$  the inverter must drive the capacitor through a larger voltage swing However for this same voltage increase the drive capability ( $_{DS}$ ) has increased roughly as the square of  $V_{GS}$  and there fore the rise times and the propagation delays through the inverter as measured in Figure 3 have decreased

So we can see that for a given design and therefore fixed capacitive load increasing the power supply voltage will in crease the speed of the system ncreasing  $V_{\rm CC}$  increases speed but it also increases power dissipation This is true for two reasons First CV $^2{\rm f}$  power increases This is the power dissipated in a CMOS circuit or any other circuit for that mat ter when driving a capacitive load




FIGURE 3. Rise and Fall Times and Propagation Delays as Measured in a CMOS System

For a given capacitive load and switching frequency power dissipation increases as the square of the voltage change across the load

The second reason is that the V power dissipated in the CMOS circuit increases with  $V_{\rm CC}$  (for  $V_{\rm CC}$ s> 2V<sub>T</sub>). Each time the circuit switches a current momentarily flows from  $V_{\rm CC}$  to Ground through both output transistors. Since the threshold voltages of the transistors do not change with in creasing  $V_{\rm CC}$  the input voltage range through which the up per and lower transistors are conducting simultaneously in creases as  $V_{\rm CC}$  increases At the same time the higher  $V_{\rm CC}$  provides higher  $V_{\rm GS}$  voltages which also increase the magnitude of the  $J_{\rm DS}$  currents incidently if the rise time of the in put signal was zero there would be no current flow from  $V_{\rm CC}$  to Ground through the circuit. This current flows because the input signal has a finite rise time and therefore the input

voltage spends a finite amount of time passing through the region where both transistors conduct simultaneously Obvi ously input rise and fall times should be kept to a minimum to minimize V power dissipation

Let's look at the transfer characteristics Figure 5 as they vary with V<sub>CC</sub> For the purposes of this discussion we will as sume that both transistors in our basic inverter have identical but complementary characteristics and threshold voltages Assume the threshold voltages  $V_T$  to be 2V  $f V_{CC}$  is less than the threshold voltage of 2V neither transistor can ever be turned on and the circuit cannot operate f V<sub>CC</sub> is equal to the threshold voltage exactly then we are on the curve shown on Figure 5a We appear to have 100% hysteresis However it is not truly hysteresis since both output transis tors are off and the output voltage is being held on the gate capacitances of succeeding circuits f V<sub>CC</sub> is somewhere between one and two threshold voltages (Figure 5b) then we have diminishing amounts of "hysteresis" as we ap proach V<sub>CC</sub> equal to 2V<sub>T</sub> (Figure 5c) At V<sub>CC</sub> equal to two thresholds we have no "hysteresis" and no current flow through both the upper and lower transistors during switch ing As V<sub>CC</sub> exceeds two thresholds the transfer curves be gin to round off (Figure 5d) As V N passes through the region where both transistors are conducting the currents flowing through the transistors cause voltage drops across them giving the rounded characteristic

Considering the subject of noise in a CMOS system we must discuss at least two specs noise immunity and noise margin

Fairchild's CMOS circuits have a typical noise immunity of 0.45  $V_{\rm CC}$ . This means that a spurious input which is 0.45  $V_{\rm CC}$  or less away from  $V_{\rm CC}$  or Ground typically will not propagate through the system as an erroneous logic level. This does not mean that no signal at all will appear at the output of the first circuit in fact there will be an output signal as a result of the spurious input but it will be reduced in am plitude. As this signal propagates through the system it will

be attenuated even more by each circuit it passes through until it finally disappears. Typically it will not change any signal to the opposite logic level in a typical flip flop a 0.45  $V_{\rm CC}$  spurious pulse on the clock line would not cause the flop to change state.

Fairchild also guarantees that its CMOS circuits have a 1V DC noise margin over the full power supply range and tem perature range and with any combination of inputs This is simply a variation of the noise immunity spec only now a specific set of input and output voltages have been selected and guaranteed Stated verbally the spec says that for the output of a circuit to be within 0.1  $V_{\rm CC}$  volts of a proper logic level ( $V_{\rm CC}$  or Ground) the input can be as much as 0.1  $V_{\rm CC}$  plus 1V away from power supply rail. Shown graphically we have





FIGURE 4. Guaranteed CMOS DC margin over temperature as a function of V<sub>CC</sub>. CMOS Guarantees 1V.

This is similar in nature to the standard TTL noise margin spec which is 0.4 V






FIGURE 6. Guaranteed TTL DC margin over temperature as a function of V<sub>CC</sub>. TTL Guarantees 1V.

For a complete picture of  $\rm V_{OUT}$  vs  $\rm V_{N}$  refer to the transfer characteristic curves in Figure 5

#### SYSTEM CONSIDERATIONS

This section describes how to handle many of the situations that arise in normal system design such as unused inputs paralleling circuits for extra drive data bussing power con siderations and interfaces to other logic families

**Unused inpute:** Simply stated unused inputs should not be left open Because of the very high impedance ( $\sim 10^{12}\Omega$ ) a floating input may drift back and forth between a "0" and "1" creating some very intriguing system problems All unused inputs should be tied to  $V_{\rm CC}$  Ground or another used input The choice is not completely arbitrary however since there will be an effect on the output drive capability of the circuit in question Take for example a four input NAND gate being used as a two input gate The internal structure is shown in Figure 7 Let inputs A and B be the unused inputs

f we are going to tie the unused inputs to a logic level inputs A and B would have to be tied to  $V_{CC}$  to enable the other in puts to function That would turn on the lower A and B transistors and turn off the upper A and B transistors At most only two of the upper transistors could ever be turned on However if inputs A and B were tied to input C the input ca pacitance would triple but each time C went low the upper A B and C transistors would turn on tripling the available source current f input D was low also all four of the upper transistors would be on

So tying unused NAND gate inputs to V<sub>CC</sub> (Ground for NOR gates) will enable them but tying unused inputs to other used inputs guarantees an increase in source current in the case of NAND gates (sink current in the case of NOR gates)

There is no increase in drive possible through the series transistors By using this approach a multiple input gate could be used to drive a heavy current load such as a lamp or a relay




FIGURE 7. MM74C20 Four Input NAND gate

Parallel gates: Depending on the type of gate tying inputs together guarantees an increase in either source or sink cur rent but not both To guarantee an increase in both currents a number of gates must be paralleled as in *Figure 8* This in sures that there are a number of parallel combinations of the series string of transistors (*Figure 7*) thereby increasing drive in that direction also



FIGURE 8. Paralleling Gates or Inverters Increases Output Drive in Both Directions.

Data bussing: There are essentially two ways to do this First connect ordinary CMOS parts to a bus using transfer gates (Part No CD4016C) Second and the preferred way is to use parts specifically designed with a CMOS equivalent of a 3 STATE output

Power supply filtering: Since CMOS can operate over a large range of power supply voltages (3V to 15V) the filter ing necessary is minimal. The minimum power supply volt

age required will be determined by the maximum frequency of operation of the fastest element in the system (usually only a very small portion of any system operates at maximum frequency). The filtering should be designed to keep the power supply voltage somewhere between this minimum voltage and the maximum rated voltage the parts can toler ate. However if power dissipation is to be kept to a minimum the power supply voltage should be kept as low as possible while still meeting all speed requirements.

Minimizing system power dissipation: To minimize power consumption in a given system it should be run at the minimum speed to do the job with the lowest possible power supply voltage AC and DC transient power consumption both increase with frequency and power supply voltage The AC power is described as  $\mathrm{CV}^{2}$  power This is the power dissipated in a driver driving a capacitive load Obviously AC power consumption increases directly with frequency and as the square of the power supply t also increases with capacitive load but this is usually defined by the system and is not alterable The DC power is the V power dissipated during switching in any CMOS device during switching there is a momentary current path from the power supply to ground (when  $\mathrm{V}_{\mathrm{CC}} > 2\mathrm{V}_{\mathrm{T}})$  Figure 9



# DOCKET

## Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## **Real-Time Litigation Alerts**



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## **Advanced Docket Research**



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## **Analytics At Your Fingertips**



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

### API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

### **LAW FIRMS**

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

### **FINANCIAL INSTITUTIONS**

Litigation and bankruptcy checks for companies and debtors.

## **E-DISCOVERY AND LEGAL VENDORS**

Sync your system to PACER to automate legal marketing.

