



Intel486™ FAMILY OF MICROPROCESSORS LOW POWER VERSION DATA SHEET

Low Power Intel486™ SX CPU/Intel487™ SX MCP
Low Power Intel486 DX CPU

- **Lower Power Dissipation**
 - Dynamic Frequency Scalability
 - $I_{CC(max)}$ Reduced to 150 mA at 2 MHz
 - Improved V_{CC} Rating ($\pm 10\%$)
- **Binary Compatible with Large Software Base**
 - MS-DOS*, OS/2**, Windows*
 - UNIX*** System V/386
 - IRMX®, IRMK Kernels
- **High Integration Enables On-Chip**
 - 8 KByte Code and Data Cache
 - Floating Point Unit on the Intel486 DX CPU and Intel487™ SX Math CoProcessor
 - Paged, Virtual Memory Management
- **Easy to Use**
 - Built-in Self Test
 - Hardware Debugging Support
 - Intel Software Support
 - Extensive Third Party Software Support
- **168-Lead Pin Grid Array Package for Intel486 DX Microprocessor**
- **168-Lead Pin Grid Array for Intel486™ SX Microprocessor**
- **196-Lead Plastic Quad Flat Package for Intel486™ SX Microprocessor**
- **169-Pin Grid Array Package for Intel487™ SX Math CoProcessor**
- **High Performance Design**
 - Intel486™ One Clock Instruction Core
 - 16/20/25 MHz Operation for Intel486™ SX
 - 25 MHz Operation for Intel486™ DX
 - 64 MByte/Sec Burst Bus
 - CMOS IV Process Technology
 - Dynamic Bus Sizing for 8-, 16- and 32-Bit Buses
- **Complete 32-Bit Architecture**
 - Address and Data Buses
 - Registers
 - 8-, 16- and 32-Bit Data Types
- **Multiprocessor Support**
 - Multiprocessor Instructions
 - Cache Consistency Protocols
 - Support for Second Level Cache

The data sheet describes both the Low Power Intel486 SX and the Low Power Intel486 DX microprocessors. The Intel487 SX Math CoProcessor will support the low power Intel486 SX microprocessor as an optional upgrade available through the retail channel.

The Low Power Intel486 family microprocessors meet today's need for high performance portables. Their combination of special features like dynamic frequency scaling, lower minimum frequency, improved V_{CC} operation and high integration contribute significantly to lower power dissipation and meet the needs of portable computing.

The Low Power capability is achieved by operating the Intel486 microprocessor in the 2X mode. The frequency can be varied dynamically between maximum to minimum as needed. The frequency change does not affect contents of the registers and data integrity is maintained. Power dissipation is reduced significantly at 2 MHz where I_{CC} is only 150 mA compared to 600 mA at 20 MHz. Low power versions are offered for both the Intel486 SX and the Intel486 DX microprocessors.

The Low Power Intel486 microprocessors are 100-percent compatible with all versions of the Intel386™ microprocessor family, assuring compatibility with the more than \$40 billion software base of MS-DOS, Windows, OS/2 and UNIX/System operating system applications. The Low Power Intel486 microprocessor integrates the same RISC-technology, one clock per instruction integer core, on-chip cache, and memory management unit as the standard Intel486 microprocessor.

The Intel487 SX Math CoProcessor provides optional math upgrade capability for the Intel486 SX microprocessor and supports low power operation; providing end-users increased floating point performance for more than 2100 software packages that were designed to use Intel Math CoProcessors. Note that the Intel OverDrive™ Processor does not work in systems based on the Low Power Intel486 CPU.

*MS-DOS and Windows are trademarks of Microsoft Corp.
**OS/2 is a trademark of International Business Machines.
***UNIX is a trademark of UNIX Systems Laboratories.

Intel486™ Family of Microprocessors Low Power Version Data Sheet

CONTENTS	PAGE	CONTENTS	PAGE
1.0 INTRODUCTION	2-818	2.0 D.C./A.C. SPECIFICATIONS	2-837
1.1 Pinout	2-819	2.1 D.C. Specifications	2-837
1.2 Pin Cross Reference (Intel486™ DX CPU)	2-824	2.2 Power Supply Current vs Frequency	2-840
1.3 Pin Cross Reference (Intel486™ SX CPU)	2-825	2.3 A.C. Specifications	2-840
1.4 Pin Cross Reference (Intel486™ SX CPU PQFP Version)	2-826	3.0 MATH UPGRADE FOR LOW POWER Intel486™ MICROPROCESSOR	2-846
1.5 Pin Description	2-827	3.1 Pinout	2-847
1.6 Signal Description	2-832	3.2 Pin Reference of Intel487™ SX Math CoProcessor	2-849
1.7 Architecture Overview	2-835	3.3 Intel487™ SX Math CoProcessor Pin Description	2-850
1.8 Variable CPU Frequency	2-835	4.0 REVISION HISTORY	2-851



I

2-817

Intel486™ MICROPROCESSORS



This document should be used in conjunction with the Intel486™ DX Microprocessor data sheet (order number 240440-004, June 1991) and the Intel486™ SX Microprocessor data sheet (order number 240950-002, October 1991).

1.0 INTRODUCTION

The Low Power Intel486 microprocessor brings Intel486 technology and performance to the portable computer market. The low power capability is achieved by a frequency scalability feature during normal operation. The operating frequency can be brought down dynamically resulting in lower power supply current (I_{CC}). This results in minimal power dissipation which ensures a longer battery life.

The Low Power Intel486 microprocessor integrates the same RISC-technology, one clock per instruction integer core, on-chip cache, and memory management unit as the standard Intel486 microprocessor.

The Low Power Intel486 microprocessor has the following special features:

- **Frequency Scalability**—This is achieved by operating the Intel486 microprocessor in the 2X clock mode. The frequency can be varied dynamically from maximum back to minimum or vice versa. The frequency change does not affect the register content of the CPU, thus data integrity is maintained.
- **Lower Minimum Frequency**—The Low Power Intel486 microprocessor can be operated at a minimum frequency of 2 MHz, at which $I_{CC(max)}$ is only 150 mA, compared to an $I_{CC(max)}$ of 600 mA at 20 MHz operation. The power dissipation is thus drastically reduced ensuring a longer battery life.
- **Improved V_{CC} Operation**—The Low Power Intel486 microprocessor has an improved V_{CC} rating of $\pm 10\%$. Again this feature makes it extremely attractive to portable battery powered applications.

The above three features ensure power savings for portable computer systems resulting in prolonged battery life.

Besides the above special features, the Low Power Intel486 microprocessor has an identical feature set to the standard Intel486 CPU. This includes:

- **Binary Compatibility**—The Low Power Intel486 CPU is binary compatible with the 8086, 8088, 80186, 80286, i386™ SX, i386™ DX, Intel486™ SX and Intel486™ DX CPUs.

- **Full 32-Bit Integer Processor**—The Low Power Intel486 CPU performs a complete set of arithmetic and logical operations on 8-, 16-, and 32-bit data types using a full-width ALU and eight general-purpose registers.
- **Separate 32-Bit Address and Data Paths**—Four gigabytes of physical memory can be addressed directly.
- **Single-Cycle Execution**—Many instructions execute in a single clock cycle.
- **On-Chip Floating Point Unit**—This is available on the Intel486 DX CPU. The 32-, 64-, and 80-bit formats specified in IEEE standard 754 are supported. The unit is binary compatible with the 8087, 80287, i387™, i387™ SX, and Intel487™ math coprocessors and the Intel486™ CPU.
- **On-Chip Memory Management Unit**—Address-management and memory-space protection mechanisms maintain the integrity of memory. This is necessary in multitasking and virtual-memory environments, like those implemented by the UNIX and OS/2 operating systems. Both memory segmentation and paging are supported.
- **On-Chip Cache with Cache Consistency Support**—The internal write-through cache can hold 8 KBytes of data or instructions. Cache hits are as fast as read accesses to a processor register. Bus activity is tracked to detect alterations in the memory which internal cache represents. The internal cache can be invalidated or flushed, so that an external cache controller can maintain cache consistency in multi-processor environments.
- **External Cache Control**—Write-back and flush controls over an external cache are provided so that the processor can maintain cache consistency in multi-processor environments.
- **Instruction Pipelining**—The fetching, decoding, execution and address translation of instructions are overlapped within the Low Power Intel486 microprocessor. This results in a continuous execution rate of one clock cycle per instruction, for most instructions.
- **Burst Cycles**—Burst transfers allow a new doubleword to be read from memory each clock cycle. With this capability the internal cache and instruction prefetch buffer can be filled very rapidly.
- **Write Buffers**—The processor contains write buffers to enhance the performance of consecutive writes to memory. The Low Power Intel486 CPU can continue operations internally after a write, without waiting for the write to be executed on the external bus.
- **Bus Backoff**—If another bus master needs control of the bus during a Low Power Intel486 microprocessor initiated bus cycle, the Low Power



Intel486™ MICROPROCESSORS


Intel486 microprocessor will float its bus signals, then restart its cycle when the bus becomes available again.

unsuccessful attempt to access memory. This feature is important for supporting demand-paged virtual memory applications.

- **Instruction Restart**—Programs can continue execution following an exception generated by an

- **Dynamic Bus Sizing**—External controllers can dynamically alter the effective width of the data bus. Bus widths of 8, 16 or 32 bits can be used.

1.1 Pinout



Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.