


COMPUTER

innovative technology for computer professionals

April 2001, Volume 34, Number 4



100 Demand for games rich in eye- and ear-candy forces designers to favor style over substance.



107 Documenting a consensus on good architectural description practices provides a foundation for future approaches.



112 Will computer professionals be nobles or vassals in the virtual organization's neofeudal system?

NEWS

- 14 Industry Trends**
New Technologies Place Video in Your Hand
George Lawton
- 18 Technology News**
Aspect-Oriented Programming Takes Aim at Software Complexity
Sandra Kay Miller
- 23 News Briefs**
Hacker Launches Cyberattack from Security Site * New Bus Technology Boosts Performance * Peer-to-Peer Goes Hand to Hand

MEMBERSHIP NEWS

- 84 Computer Society Connection**
Strategic Plan Maps Society's Goals * Student Winners Recognized for Technical Writing, Academics, and Involvement
- 88 Call and Calendar**

COLUMNS

- 100 Entertainment Computing**
The Curse of Fast Iron
James F. Dunnigan
- 104 Communications**
Packet Scheduling in Next-Generation Multiterabit Networks
Itamar Elhanany, Michael Kahane, and Dan Sadot
- 107 Standards**
Software Architecture: Introducing IEEE Standard 1471
Mark W. Maier, David Emery, and Rich Hilliard
- 112 The Profession**
Virtual Organization: The New Feudalism
Abbe Mowshowitz

DEPARTMENTS

- 4 Letters**
- 26 Article Summaries**
- 96 New Books**
- 97 Products**
- 10 IEEE Computer Society Membership Application**
- 91 Advertiser/Product Index**
- 92 Career Opportunities**

THE TRUTH ABOUT BIST

Looking for innovative ways to test embedded core-based chips? See the online tutorial "Built-In Self-Test for Systems-on-Chip" at <http://computer.org/DT-tutorials/BIST>.

Membership Magazine of the


IEEE
COMPUTER SOCIETY

IEEE Computer Society: <http://computer.org>
Computer: <http://computer.org/computer>
computer@computer.org
IEEE Computer Society Publications Office: +1 714 821 8380

ABOUT THIS ISSUE

While transaction processing and Web servers dominate the high-end computing market, multimedia and DSP applications are beginning to prevail in the desktop and mobile-computing markets. These applications exhibit behavioral

characteristics that are quite different from traditional general-purpose applications and require a new set of design constraints, such as very specialized performance at very low power and cost. This special issue captures some of these exciting trends in processor architecture.



COMPUTING PRACTICES

28 Itsy: Stretching the Bounds of Mobile Computing

William R. Hamburgen,
Deborah A. Wallach,
Marc A. Viredaz,
Lawrence S. Brakmo,
Carl A. Waldspurger,
Joel F. Bartlett,
Timothy Mann,
and Keith I. Farkas

PERSPECTIVES

38 The Cooler the Better: New Directions in the Nomadic Age

Tsugio Makimoto,
Kazuhiko Eguchi,
and Mitsugu Yoneyama

43 Foundries and the Dawn of an Open IP Era

Shang-yi Chiang

COVER

47 Early 21st Century Processors

Sriram Vajapeyam
and Mateo Valero

52 Power: A First-Class Architectural Design Constraint

Trevor Mudge

59 Instruction-Level Distributed Processing

James E. Smith

66 Speculative Multithreaded Processors


Gurindar S. Sohi
and Amir Roth

75 Embedded Computer Architecture and Automation

B. Ramakrishna Rau
and Michael S. Schlansker



28 The Itsy prototype pocket computer provides a useful tool for exploring the bounds of mobile computing.



38/43 Smaller, faster, cooler chips and the foundries that make them will shape mobile computing's future.

Cover design and artwork
by Dirk Hagner

NEXT MONTH

Software
Engineering on
Internet Time




COPYRIGHT © 2001 BY THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS INC. ALL RIGHTS RESERVED. ABSTRACTING IS PERMITTED WITH CREDIT TO THE SOURCE. LIBRARIES ARE PERMITTED TO PHOTOCOPY BEYOND THE LIMITS OF US COPYRIGHT LAW FOR PRIVATE USE OF PATRONS: (1) THOSE POST-1977 ARTICLES THAT CARRY A CODE AT THE BOTTOM OF THE FIRST PAGE, PROVIDED THE PER-COPY FEE INDICATED IN THE CODE IS PAID THROUGH THE COPYRIGHT CLEARANCE CENTER, 222 ROSEWOOD DR., DANVERS, MA 01923; (2) PRE-1978 ARTICLES WITHOUT FEE. FOR OTHER COPYING, REPRINT, OR REPUBLICATION PERMISSION, WRITE TO COPYRIGHTS AND PERMISSIONS DEPARTMENT, IEEE PUBLICATIONS ADMINISTRATION, 445 HOES LANE, P.O. BOX 1331, PISCATAWAY, NJ 08855-1331.

COMPUTING PRACTICES

Itsy: Stretching the Bounds of Mobile Computing

A prototype pocket computer that has enough processing power and memory capacity to run cycle-hungry applications such as continuous-speech recognition and real-time MPEG-1 movie decoding has proved to be a useful experimental tool for interesting applications, systems work, and power studies.



William R. Hamburgren
Deborah A. Wallach
Marc A. Viredaz
Lawrence S. Brakmo
Carl A. Waldspurger
Joel F. Bartlett
Timothy Mann
Keith I. Farkas
Compaq Computer Corporation,
Corporate Research

The advent of fast, power-thrifty microprocessors has made possible pocket-size computers with performance approaching that of desktop PCs. This new class of mobile computers enables applications and user-interface modalities not feasible with traditional personal digital assistants and cell phones, while placing new demands on batteries and power management. We built Compaq's Itsy pocket computer research prototype to explore the possibilities, demands, and limitations of mobile computing.

Our primary hardware goals were to attain high performance with minimal power consumption, size, and weight. At the same time, we needed a rich feature set to support user-interface and applications research and the flexibility to easily add new capabilities. To meet these goals, we used daughtercards to provide Itsy with comprehensive expansion capability. Fine-grain hardware control supports flexible power management and monitoring. Developers can use the Linux operating system with extensions for a flash file system, resource sharing, and power management to rapidly prototype operating system extensions and new applications. Itsy has sufficient processing power and memory capacity to run cycle-hungry applications such as continuous speech recognition, a full-fledged Java virtual machine, and real-time MPEG-1 movie decoding.

HARDWARE

We began our hardware effort by constructing 75 systems that we used to start software development.¹ The experience we gained in building and using these systems influenced our subsequent design, Itsy v2.

Figure 1 shows this design's general architecture, and Table 1 lists its primary specifications.

Our design focused on two goals: packing maximum performance into a unit that people can comfortably carry all day in a pocket or purse and enabling easy customization and extension of the system hardware and software. Itsy is only slightly larger than a credit card, but it incorporates these other desirable features. Criteria such as cost or suitability for volume manufacturing, which are critical for commercial products, played no significant role.

A small system's battery and display are generally its largest and heaviest components, so they establish a lower bound on the system's size and weight. For Itsy, we selected a lithium-ion cell just large enough to provide a full day of intermittent use, and the smallest available LCD with sufficient resolution for a rich graphical interface.

We ruthlessly excluded any features or components that would bloat the system. For example, version 1 users wanted a thumbwheel encoder, a cursor button, a good speaker, and a stylus slot, but because all four of these features would not fit within our space budget, we excluded the stylus slot. Similar considerations led us to omit a bulky stereo headphone jack and codec in favor of a smaller monaural headset jack and a monaural codec that includes a touch-screen controller. Finally, a radio transceiver was clearly desirable, but we found no obvious best choice to include in the base system. Therefore, we relegated experimental radios to the daughtercard or serial interfaces. As a result of these choices, the complete Itsy is only 70 percent larger in volume than it would be if it contained only the battery and display.




Figure 1. Itsy v2 architecture. Most of the hardware is implemented on the motherboard (depicted in blue). The LCD and the touch screen attach to the motherboard via dedicated connectors. Other parts of the hardware (shown in yellow) are implemented on a separate flexible circuit board. A daughtercard connector is available to interface with additional hardware. Daughtercards can use any of the features listed in the red box.

Processor

The StrongARM SA-1100 is a low-power 32-bit microprocessor that implements the ARM instruction set.^{2,3} This processor was a clear choice because its integer performance approaches that of desktop processors, but it uses an order of magnitude less power. It also provides a useful collection of peripheral devices, as well as power-saving features that researchers can exploit. To minimize energy use, the StrongARM supports software-controllable clock frequency and two low-power modes: idle and sleep. In idle mode, the clock to the processor core is gated off, saving power due to the CMOS circuit technology, while the rest of the chip remains powered and all peripherals remain enabled. In sleep mode, most of the processor is unpowered, and only the real-time clock and the wake-up circuit remain enabled. Optionally, the system clock can remain enabled for faster wake-up.

Display

In contrast to the usual power-saving passive-matrix displays developers commonly choose for small systems, Itsy's LCD has some particularly useful characteristics. Its 0.18-mm pixel pitch is 25 to 30 percent smaller than the typical pitch of small matrix displays, permitting dense text and crisp graphics. Its multiline addressing technology provides higher contrast than is typical of a passive display. Finally, the LCD's built-in 1-bit-per-pixel memory and a programmable-logic-device (PLD) auxiliary controller make it possible to display a static monochrome image while the processor is in sleep mode.

Memory

The most frequent complaint from Itsy v1 prototype users was the limitation of having only 4 Mbytes of flash memory, so we started the v2 motherboard design with the memory system. As Figure 2 shows, we chose a micro-ball-grid array package for the flash instead of a peripheral lead package. Although the micro-BGA calls for a more complicated assembly process, it offers three times the mounting density. We chose the motherboard width to allow dense tiling of the flash across the board's full width. We arranged the DRAMs on the opposite side to match the flash tiling. Itsy v2 has twice as much DRAM and eight times as much flash as Itsy v1, with only a 3 percent increase in board area.

Table 1. Itsy v2 specifications (without daughtercard).

Component or characteristic	Specification
Processor	StrongARM SA-1100 (59 MHz–191 MHz)*
Dynamic RAM (DRAM)	32 Mbytes (50 ns, extended data out)
Flash memory	32 Mbytes (90 ns)
Processor-core voltage	1.5 V or 1.23 V (selectable)
Main voltage	3.05 V
LCD	320 × 200 pixels, 15 gray levels
Battery	Rechargeable Li-ion (2.2 W × h)
Size	118 mm × 65 mm × 16 mm
Weight	130 gm

*The processor's manual guarantees operation up to a 191-MHz core frequency at 1.5 V, but all Itsy systems built to date function correctly at 206 MHz and even higher.

After choosing the number of DRAM chips (4) and their individual capacity (64 Mbits), we selected the device width. Our choices were to implement one bank using four 8-bit parts (32 Mbytes per bank) or two banks of two 16-bit parts each (16 Mbytes per bank). Because the StrongARM only supports up to four banks, the one-bank option offers better expansion capabilities. However, we chose the two-bank design for two reasons. First, refreshing the 16-bit parts consumes less power—about 5.2 mW versus 9.5 mW for 32 Mbytes—because 16-bit parts have a different internal topology. Second, reading data out of the 16-bit parts consumes less power because only two parts are active instead of four. For example, copying memory using eight-word bursts at 206 MHz requires about 490 mW rather than 630 mW.

Power system

Our DRAM selection demonstrates how we used architectural decisions and component selection to stretch battery life. However, to make the best use of limited battery energy, we had to consider both power supply and consumption.

Because battery voltage varies widely during use, the design needs voltage regulators to provide the sys-

tem with constant supply voltages. Linear regulators are small, cheap, and widely used in small devices, but they have poor efficiency, particularly when the input voltage is much larger than the output. Therefore, we used switching regulators for our two main supplies. However, because clean audio was a key requirement for speech recognition, we chose a small, low-noise, linear regulator for the analog circuitry.

Itsy uses logic specified to operate at 3.3 ± 0.3 V, but the power supply is set to 3.05 V, only slightly above the minimum. Because power consumption increases with the square of the voltage, this reduction from the usual 3.3 V, combined with the use of a switching regulator, results in an almost 15 percent power savings. Although a lower system voltage reduces noise margins, test systems have operated reliably at as low as 2.7 V, indicating that this design point was a reasonable trade-off.

Power-saving mechanisms

These power strategies were necessary but not sufficient, so we developed additional hardware features that allow the software to make the best use of available energy. The hardware does not automatically disable external peripherals when the processor enters




Figure 2. The (a) top and (b) bottom sides of the Itsy v2 motherboard. Using micro-ball-grid array packages for the processor and flash memory offers a very high mounting density.

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.