

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55

Proceedings

**International Conference on
Computer Design
VLSI in Computers and Processors**

October 12-15, 1997
Austin, Texas

Sponsored by

**IEEE Computer Society Technical Committee on Design Automation
IEEE Circuits and Systems Society**



Los Alamitos, California

Washington • Brussels • Tokyo

1
2
3
4 Copyright © 1997 by The Institute of Electrical and Electronics Engineers, Inc.
5 All rights reserved
6
7

8
9 *Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries may
10 photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that
11 carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid
12 through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

13 Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE
14 Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

15 *The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They*
16 *reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and*
17 *without change. Their inclusion in this publication does not necessarily constitute endorsement by the*
18 *editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.*

19
20
21 IEEE Computer Society Order Number PR08026
22 ISBN 0-8186-8026-X
23 ISBN 0-8186-8207-8 (case)
24 ISBN 0-8186-8208-6 (microfiche)
25 IEEE Order Plan Catalog Number 97CB36149
26 ISSN 1063-6404

27
28
29 *Additional copies may be ordered from:*

30 IEEE Computer Society
31 Customer Service Center
32 10662 Los Vaqueros Circle
33 P.O. Box 3014
34 Los Alamitos, CA 90720-1314
35 Tel: + 1-714-821-8380
36 Fax: + 1-714-821-4641
37 E-mail: cs.books@computer.org

38 IEEE Service Center
39 445 Hoes Lane
40 P.O. Box 1331
41 Piscataway, NJ 08855-1331
42 Tel: + 1-908-981-1393
43 Fax: + 1-908-981-9667
44 mis.custserv@computer.org

45 IEEE Computer Society
46 13, Avenue de l'Aquilon
47 B-1200 Brussels
48 BELGIUM
49 Tel: + 32-2-770-2198
50 Fax: + 32-2-770-8505
51 euro.ofc@computer.org

52 IEEE Computer Society
53 Ooshima Building
54 2-19-1 Minami-Aoyama
55 Minato-ku, Tokyo 107
56 JAPAN
57 Tel: + 81-3-3408-3118
58 Fax: + 81-3-3408-3553
59 tokyo.ofc@computer.org

60 Editorial production by Ian Torwick

61 Cover design by Joseph Daigle/Studio Productions

62 Printed in the United States of America by Technical Communication Services



1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55

Table of Contents

ICCD '97 Conference Program

1997 Technical Program

Welcome to ICCD'97	xiv
Program Committee	xvi
Additional Referees	xix
Session 1.1: Keynote Speech	
Intelligent RAM (IRAM): the Industrial Setting, Applications, and Architectures	2
<i>D. Patterson, K. Asanovic, A. Brown, R. Fromm, J. Golbus, B. Gribstad, K. Keeton, C. Kozyrakis, D. Martin, S. Perissakis, R. Thomas, N. Treuhft, and K Yelick, University of California at Berkeley, California</i>	
Session 1.2: CAD Plenary	
<i>Chair: Andreas Kuehlmann, IBM T. J. Watson Research Center</i>	
A Brief History of the Future of Semiconductor Electronic Design Automation	10
<i>Ron Rohrer, TBD Consultants</i>	
Concurrent Sessions 1.3	
Session 1.3.1: Special Session: Industrial Applications of Formal Verification	
<i>Organizer and Chair: Andreas Kuehlmann, IBM T. J. Watson Research Center</i>	
Formal Implementation Verification of the Bus Interface Unit for the Alpha 21264 Microprocessor	16
<i>G.P. Bischoff, K.S. Brace, S. Jain, and R. Razdan</i>	
Intertwined Development and Formal Verification of a 60x bus Model	25
<i>M. Kaufmann and C. Pixley</i>	
Formally Specifying and Mechanically Verifying Programs for the Motorola Complex Arithmetic Processor DSP	31
<i>B.C. Brock and W.A. Hunt, Jr.</i>	
BIST-Based Fault Diagnosis in the Presence of Embedded Memories	37
<i>J. Savir</i>	
Built-in Self Test for Content Addressable Memories.....	48
<i>Y.-S. Kang, J.-C. Lee, and S. Kang</i>	
Pseudo-Random Pattern Testing of Bridging Faults	54
<i>N.A. Toubas and E.J. McCluskey</i>	
Session 1.3.3: Simulation and Power Estimation	
<i>Chair: Teng-Sheng Moh, Silicon Valley Research, Inc.</i>	
Novel Simulation of Deep-Submicron MOSFET Circuits	62
<i>S. Bruma and R.H.J.M. Otten</i>	
Time-Stamped Transition Density for the Estimation of Delay Dependent Switching Activities	68
<i>H. Choi and S.H. Hwang</i>	

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55

Power Compiler: A Gate-Level Power Optimization and Synthesis System 74
B. Chen and I. Nedelchev

Session 1.3.4: Branch Prediction

Chair: Jim Bondi, Texas Instruments

Elastic History Buffer: A Low-Cost Method to Improve Branch
Prediction Accuracy 82

M.-D. Tarlescu, K.B. Theobald, and G.R. Gao

Design Optimization for High-Speed Per-address Two-level Branch Predictors 88
I.-C.K. Chen, C.-C. Lee, M.A. Postiff, and T.N. Mudge

PA-8000: A Case Study of Static and Dynamic Branch Prediction 97
C. Burch

Concurrent Sessions 1.4

Session 1.4.1: New Techniques for Gate-Sizing and Retiming

Chair: Derek Beatty, Motorola, Inc.

Discrete Drive Selection for Continuous Sizing 110
R. Haddad, L.P.P.P. van Ginneken, and N. Shenoy

Continuous Retiming: Algorithms and Applications 116
P. Pan

Optimal Clock Period Clustering for Sequential Circuits with Retiming 122
A.K. Karandikar, P. Pan, and C.L. Liu

Session 1.4.2: Circuit Modeling

Chair: Sandip Kundu, IBM Corp.

Comparison between nMOS Pass-Transistor logic style vs. CMOS
Complementary Cells 130

R. Mehrotra, M. Pedram, and X. Wu

Circuit-Based Description and Modeling of Electromagnetic Noise Effects
in Packaged Low-Power Electronics 136

A.C. Cangellaris, W. Pinello, and A. Ruehli

Transistor-Level Sizing and Timing Verification of Domino Circuits in the
Power PC Microprocessor 143

A. Dharchoudhury, D. Blaauw, J. Norton, S. Pullela, and J. Dunning

Session 1.4.3: Novel Architectures

Chair: Greg Fisher, Printronix Corporation

Architectural Adaptation for Application-Specific Locality Optimization 150
X. Zhang, A. Dasdan, M. Schulz, R.K. Gupta, and A.A. Chien

A New Processor Architecture for Digital Signal Transport Systems 157
M. Inamori, K. Ishii, A. Tsutsui, K. Shirakawa H. Nakada, and T. Miyazaki

Short Papers

PROPHID: A Heterogeneous Multi-Processor Architecture for Multimedia 164
J.A. Leijten, J.L. van Meerbergen, A.A. Timmer, and J.A.G. Jess

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56

Enhanced Compression Techniques to Simplify Program Decompression
and Execution 170
M. Breternitz, Jr. and R. Smith

Session 1.4.4: Low Power Architectures

Chair: Tim Brodnax, IBM

A Low Power Approach to Floating Point Adder Design 178
R.V.K. Pillai, D. Al-Khalili, and A.J. Al-Khalili

Design and Implementation of Low-Power Digit-Serial Multipliers 186
Y.-N. Chang, J.H. Satyanarayana, and K.K. Parhi

On Complexity Reduction of FIR Digital Filters Using Constrained
Least Squares Solution..... 196
K. Muhammad and K. Roy

Concurrent Session 1.5

Session 1.5.1: Timing Optimization for Deep Submicron Technology

Chair: Masahiro Fujita, Fujitsu Laboratories of America

An Integrated Placement and Synthesis Approach for Timing Closure of
PowerPC™ Microprocessors 206
S. Hojat and P. Villarrubia

Post-Layout Circuit Speed-up by Event Elimination..... 211
H. Vaishnav, C.-K. Lee, and M. Pedram

Clustering and Load Balancing for Buffered Clock Tree Synthesis..... 217
A.D. Mehta, Y.-P. Chen, N. Menezes, D.F. Wong, and L.T. Pileggi

CMOS Gate Delay Models for General RLC Loading 224
R. Arunachalam, F. Dartu, and L.T. Pileggi

Session 1.5.2: Special Session: The G4 S/390 Microprocessor

Organizer: Andreas Kuehlmann, IBM T. J. Watson Research Center

Chair: Sumit Dasgupta, IBM

Design Methodology for the High-Performance G4 S/390 Microprocessor 232
K.L. Shepard, S. Carey, D.K. Beece, R. Hatch, and G. Northrop

A High-Frequency Custom CMOS S/390 Microprocessor 241
C.F. Webb and J.S. Liptay

High Performance CMOS Circuit Techniques for the G-4 S/390 Microprocessor 247
J. Warnock, L. Sigal, B. Curran, and Y. Chan

A 400 MHz, 144Kb CMOS ROM MACRO for an IBM S/390-Class Microprocessor..... 253
A. Tuminaro

Session 1.5.3: Multiprocessor Communication

Chair: Wai-Chi Fang, Jet Propulsion Laboratory

A Comparative Evaluation of Hierarchical Network Architecture of the
HP-Convex Exemplar 258
R. Castaneda, X. Zhang, and J.M. Hoover, Jr.

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.