and is optimized based on the memory needs of a specific program running on the reconfigurable processor.

As per claims 3 and 14, Paulraj teaches in paragraph 23 that a specific [cache] line size of contiguous data is not retrieved since the data line size is optimized based on the memory needs of the program when executing on the reconfigurable processor. Refer also to paragraph 29. Further, it is therefore inherent that the second memory have a charactersitic line size since Paulraj teaches in ¶¶22-23 that a best line size for the memory arrangement for a particular program is determined and utilzied when that program is run. For example, a line-size characteristic would be ultized when transferring data from the L2 cache to the L1 cache.

As per claim 4, Paulraj teaches that a load/store unit is used to access the caches (L1-L3) in order to determine if cache data is present in the cache hierarchy (paragraph 6). Since the functional unit 102 (figure 6) is responsible for accessing the programmable memory unit 104, the Examiner is therefore considering the load/store unit logic of the programmable memory unit that is responsible for for accessing the L1 and L2 caches (first and second memory types) to be a memory controller. It can be seen that the memory controller, as defined by the Examiner, controls the transfer of data between the memory (assuming second memory L2) and the data prefetch unit, since the memory controller (load/store unit logic) is responsible for retrieving the data from the cache if a hit occurs (paragraph 4).

As per claim 5, as taught in paragraph 1, an external memory (element 18, figure 1) is generaly coupled to a microprocessor and holds data to be used by the microcontroller during program execution. The Examiner is considering the process of writing data back to the external memory from the FPGA memory 104 containing the caches (on-board memory), such as during

a write-back scheme as known in the art, to be performed by the data prefetch unit portion of the functional logic as defined above by the Examiner. The data prefetch logic, as defined above, is responsible for all of the transfer of data into, out of, and between the FPGA memory 104.

As per claim 6, the Examiner is regarding a --register-- in its broadest reasonable sense and it thus considering it be to be a unit of logic. Therefore, the portion of the function logic that is responsible for the movement of data (as defined above to be the data prefetch unit) is being considered by the Examiner as containing a --register-- portion of the reconfigurable processor since, for instance, the blocking factor and line size of the programmable memory 112 can change, a --register-- or portion of the reconfigurable processor must be set in order to indicate the currnet line size and blocking factor when a given application is being run on the reconfigurable processor at a given point in time. Refer to paragraph 23.

As per claim 7, the Examiner is considering the process of --disassembling the data prefetch unit-- as modifying the data prefetch unit logic of the fucntion logic 102 every time the program being executed by the reconfigurable processor changes. It can be seen that the data prefetch unit changes during these intervals since the cache line size, blocking factor, and associativity of the FPGA changes when optimal for the next program to be executed (refer to paragraph 23). Thus it can be seen that the data prefetch unit logic is --disassembled-- when another program is executed by the reconfigurable processor of Paulraj.

As per claim 8, as can be seen that the FPGA memory 112, that comprises the first and second memories (L1 and L2) and which is accessed by the data prefetch unit of the functional unit 102 as discussed above, is a --processor memory-- (part of cpu 110). It can also be seen that the --second memory-- (L2) is also a --processor memory-- since it is contained within

reconfigurable processor 110. Therefore, since the data pretech unit can access the L2 cache as discussed above in the rejection of claim 1, the data prefetch unit can retrive data from the L2 portion of --processor memory--112.

As per claim 9, as shown in figure 1 and taught in paragraph 1 of Paulraj, the system 10 is actually a microprocessor, which contains a memory controller 14. The main difference between the prior art of figure 1 and the invention of Paulraj in figure 6 is that the memroy hierarchy is configurable and accessed by a fucntional unit in lieu of a separate memory controller logic (paragraph 9). Therefore, since the memory controller logic for accessing the cache hierarchy is still contained within cpu 110 of figure 6, it can be seen that the cpu 110 is actually a microprocessor. It follows that the --processor memory-- 112 is therefore a --microprocessor memory--.

As per claim 10, since the cpu 110 of figure 6 is a reconfigurable processer (able to reconfigure its memory heirarchy to match the needs of the application it is currently running), it can be seen that the cpu memory 112 is a reconfigurable processor memory.

As per claim 11, Paulraj depicts a reconfigurable hardware system in figure 6. Paulraj further teaches in paragraph 26 that when a particular application is to be run by the reconfigrable processor 110, a configuration vector is retrieved to program the programmable memory 112 (figure 6). As shown in figure 6, the step of accessing the configuration vector is executed outside of the reconfigurable processor 110. Therefore, the Examiner is considering the memory that contains the configuration vectors to be a--common memory-- and a data prefetch unit (reconfiguration unit 106 executing on the reconfigurable processor 110) accessing the common memory in order to determine how to program the memory 112 (paragraph 29).

The data prefetch unit 106 is --configured-- by an application to be excuted on the sysem 110 since when a new application is to be executed, the data prefetch unit is called upon (or configured) to access the configuration vector for the particular application.

The reconfigurable processor of Paulraj has the ability to collect memory usage statistics for a particular application and based on those statistics, create a configuration vector as taught in ¶¶23-24. This vector allows the programmable memory module 104 of Paulraj to be reconfigured to the most optimal memory configuration for that specific software program (¶26). As defined by the Applicant in ¶55 of the originally filed specification, a software program or application is a collection of "algorithms"; therefore, the configuration vector for a particular software program allows the system of Paulraj to instantiate a software program as hardware since the configuration vector represents optimal configuration of the hardware (programmable memory module 104 - element 112 of figure 6).

As per claim 12, the Examiner is considering a --memory controller-- to be the system portion utilized when creating a new configuration vector for an application. Such a process occurs in figure 5 and taught in paragraghs 23-25 of Paulraj. When a new configuration vector is created by analizing performance information that has been collected for the application. The Examiner is thereby considering the --memory controller-- to be the element of the reconfigurable hardware system that is associated with storing the new configuration vector into the common memory so that the vector can be accessed later when the same application is run again.

As per claim 15, the Examiner is considering the reconfiguration module 106 of the reconfigurable processor 110, as comprising two distinct elements: a --computational unit-- and

a --data access unit--. The data access unit is the element that is responsible for accessing the configuration vector as taught in paragraph 29 of Paulraj; or in other words, the Examiner is considering the --data access unit-- to be the same as the --memory controler-- defined in the rejection of claim 12. The Examiner is further considering the --computational unit-- of the rconfiguration module 106 to be the element that sets up the programmable memory module 104 using the configuration vector that was accessed by the --data access unit-- (paragraph 29).

As per claim 16, as taught by Paulraj in paragraph 29, the --data access unit-- supplies the configuration vector to the --computational unit-- in order to set up the programmable memory 104 as required by the application to be run on the reconfurable processor 110.

As per claim 17, the Examiner is considering a --data prefetch unit-- to be the reconfiguration unit 106 of reconfigurable processor 110 (figure 6). As taught in paragraph 26 and 29 of Paulraj, the --data prefetch unit-- accesses a memory in order to determine if a configuration vector is known for a given application, and if so, the vector is retrieved (from the memory). If this --data-- (configuration vector) is not known then a simulation is performed with the application in order to collect performance information. The Examiner is considering the element that executes and collects the performance data as being a --computational unit-- and the element of Paulraj that stores the configuration vector, once determined, to be a --data access unit-- since it stores the vector into the --memory-- from which it can be later retrieved (step 212 of figure 5).

All of the computational, data access, and data prefetch units are configured by a program, as immediately discussed. As defined by the Examiner, the "computational unit" of Paulraj is being considered to be the element of the system of Paulraj that executes and collects

the performance data regarding how a specific application utilizes memory in order to determine an optimal memory configuration as discusses in ¶27. Figure 5 of Paulraj shows a method for creating a configuration vector by using the --computational unit-- in steps 204-206. The Examiner is considering the inherent *program* that is being executed in order to perform the steps of figure 5 to be the *program* that configures the computational unit. Therefore, it can be seen that Paulraj suggests configuring the computational unit by a program. The *program* of figure 5 *configures* the computational unit to collect data for a specific application's memory usage statistics in order to create a configuration vector that allows the system of Paulraj to optimally reconfigure the programmable memory module 104. Thus the computational unit can be configured to collect memory usage statistics for a plurality of applications that are to be executed by the reconfigurable processor 100 of Paulraj (¶23).

The same reasoning applies to the data access and data prefetch units. The *program* that is executing the steps of figure 5 (i.e. running on the system of Paulraj that implements the method) *configures* the data access unit to retrieve/store a configuration vector (step 212) based on if a new configuration vector had to be created and further *configures* the data prefetch unit to search for a configuration vector and retrieve that vector if found (steps 200 and 212).

As per claim 18, the --data-- (configuration vector) is transferred from the --computational unit-- to the --data access unit-- when the configuration unit has created a configuration vector (step 208 of figure 5). The --data-- is written to the memory --from-- the --data prefetch unit-- since the data prefetch unit (reconfiguration unit 106) is the element that executed the beginning of the configuration vector creation process (step 200 of figure 5). Refer

to paragraph 26. Thus the Examiner is considering the data as being written --from-- the data prefetch unit.

As per claim 19, as taught in paragraph 26, if the configuration vector is known, the vector is retrieved from the memory to the data prefetch unit (reconfiguration unit 106). The data is read directly from the data prefetch unit when a request to create a configuration vector is made for a new application as shown in figure 6 since the data prefetch unit is responsible for being the vector creation process. The data is directed from the data prefetch unit (reconfigure logic) to be read from the memory by the data access unit to the computational unit where it is processed to produce a configuration vector.

As per claim 20, as stated above, the configuration vector (--data--) is created by the computational unit via acquired simulation data. The configuration vector is the resultant product that is transferred from the memory to the data prefect unit when it is determined that the configuration vector for the application is available (paragraph 26). Thus --all-- of the data that is transferred is processed by the computational unit (albeit before the transfer occurs) since the data prefetch unit required the entire configuration vector in order to set up the programmable memory 112.

As per claim 21, Paulraj shows in paragraph 26 that an explicit request for the configuration vector for the current application results in the data (if it exists) selected for the optimal configuration of the programmable memory 112 for that application.

As per claim 22, the Examiner is not considering the data (configuration vector) to be the size of a complete cache line since the data is used to create a cache hierarchy. In other words, the caches (L1-L3) of the programmable memory 112 are not programmed when the data is

transferred from the memory to the data prefetch unit; therefore, the data cannot be a complete cache line.

As per claim 23, since the Examiner defined the portion of the reconfiguration unit that accesses the configuration file (data) from the memory, the Examiner is defining the logic that controls the actual transfer of that data to the data prefetch unit (portion of the reconfiguration unit that executes the fetch of the configuration vector and then programs the programmable memory 112) to be a --memory controller--. Thus the data access unit determines whether a configuration vector exists for an application and if so, the memory controller sends that data to the data prefetch unit.

As per claim 24, Paulraj shows a reconfigurable processor in figure 6 that comprises a computation unit 110 and a data access unit (elements 120 and 114, which comprise the reconfiguration unit 106 of figure 4 - ¶28). In figure 6, the data access unit can be seen as being coupled to the computational unit. The data access unit retrieves data (configuration vector) from a memory internal to the data access unit (i.e. reconfiguration unit) and supplies the data to the computation unit in the form of modifications to the cache FPGA module 112. Refer to ¶23.

The Examiner is considering the inherent *program* that is being executed in order to perform the steps of figure 5 to be the *program* that configures the computational unit. Therefore, it can be seen that Paulraj suggests configuring the computational unit by a program. The *program* of figure 5 *configures* the computational unit to collect data for a specific application's memory usage statistics in order to create a configuration vector that allows the system of Paulraj to optimally reconfigure the programmable memory module 104. Thus the

computational unit can be configured to collect memory usage statistics for a plurality of applications that are to be executed by the reconfigurable processor 100 of Paulraj (¶23).

The data access unit (specifically the memory portion used to store configuration profiles for the different application programs) is configured by the *program* that is responsible for running the method of figure 5 of Paulraj as discussed supra. When a new application is to be run, [as a result] the *program* performs the steps 204-206 to configure the reconfiguration unit to collect statistics regarding the memory usages (caches L1, L2, and L3) of the application and a configuration vector is associated with the respective application and stored in the reconfiguration unit. Refer to ¶23-24. When an application is known, the program executing the method of figure 5 [as a result] configures the data access unit (reconfiguration unit) to retrieve the associated configuration vector and apply it to the FPGA memory of the reconfigurable processor (¶29).

In other words, once the software program has been loaded into the computational unit, a variety of simulations are performed and memory usage statistics are gathered by the computational unit in order to create a configuration vector as taught in ¶¶23-24. This vector allows the programmable memory module 104 of Paulraj to be reconfigured to the most optimal memory configuration for that specific software program (¶26). As discussed supra, a software program or application is a collection of "algorithms"; therefore, the configuration vector for a particular software program allows the system of Paulraj to instantiate a software program as hardware since the configuration vector represents optimal configuration of the hardware (programmable memory module 104 - element 112 of figure 6).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shane M. Thomas whose telephone number is (571) 272-4188. The examiner can normally be reached on M-F 8:30 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt M. Kim can be reached on (571) 272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Shane M. Thomas

HONG CHONG KIM PRIMARY EXAMINER

					<u> </u>	F (sin	10						A	ppl	ica	tio	n No) .				A	pp	lica	nt(s)			
		,, 11111)		/3 						1)/8e	69.	20	0					F	oz	NA		SVI	IC E	ET A	AL.
															E	xan	nin	er						A	rt l	Jni	t				
															s	har	ne	M.	The	mas				2	186	3					
																		•••											l		
		1	R	eie	cte	ed				(1	hro	ugh	nur	ner	al)				No	n-Ele	cte	d			Δ	nn	eal				
		È									C	anc	elle	d		_	ļ						A	-					_		
		=	A	llo	we	d			÷		R	estri	icte	d				1	Inte	erfer	ence	e	C		0	ojeo	cted	t			
		L	I]	L]									
	Claim	-	r—		1	Date)				C	laim					ate			-		Claim		T	ГТ	D	ate			-	
	nal ginal	105	105	5/05							la l	linal										nal Indi									
	ŭ ji	1/5	7/6	101							l iE	jõ									Ï	- č	5								
	1	V	V	V								51										10	1								
-	2	V	V									52										10	2	+	$\left \right $	-	+	+	+-		
	4	V	V	V				·		_		54				_						10	4							\square	I
	6	V	V	V	-			_	+	-	-	55	+	-	$\left \cdot \right $	+	+	+		+	\vdash	10	6		$\left - \right $		-		+	+	I
	7	V	1	1	_				_	_		57				_			1		F	10	7				\mp	\mp	1	Ħ	I
	9	V	V	V				_		-		58	+			-	+	-				10	9							+	1
	10	V	V	V								60										11	0			_	_	_			1
	12	V	V	V								62										11	2								1
	43	- V J	V							-		63					_		_			11	3				_	_	_		1
	15	Ì	V	V								65										. 11	5								1
	16	1	1	V	-			_	_	_		66	+		$\left - \right $						-	11	6 7	+	$\left - \right $	•	+	+	+	+	1
	18	V	V	V								68						1				11	8				1				*
-	20	V	V	V	-		-		+	-	_	69	+			+	+	+	+	\square	-	11	9	+	$\left \right $		+	+		-	1
	21	V	V	V								71	1									12	1	1					1		
	22	V	V	N √	├	$\left \right $				-		73	-					+				12	2	+						-	1
	24	1	V	1						_		74	_	-				_		\square	F	12	4					_			1
	25										•	76				-		-				12	6								1
	27	-		-								77				-+	_	_		+	-	12	7			-	-	-			1
	29											79										12	9			1					1
	30	┣	┢	\vdash		$\left \right $		\neg	+	-	\vdash	80	+	\vdash	$\left \cdot \right $	+	+	+	+	$\left \right $	-	13	0	┢	$\left \right $	-+	+	_		$\left - \right $	I
	32	ŀ						_				82		-		_		1				13	2	1						Ħ	I
-	33							_		_		83						-				13	3				_			$\left - \right $	
	35	<u> </u>	_				_					85	_					_	_			13	5	_			_	-	-	\square	
-	30									_	E	87										13	7		H						
	38	-							-	-		88	-			-		-	-	\square	-	13	8					-			
	40											90									L	14	0								
	41					-	_	_		_		91					-			\square		14	$\frac{1}{2}$	-		\neg	T	-	1	П	
	43											93								\square	L	14	3								
	44	-				$\left - \right $	_	_		-		94		$\left - \right $		-	_	-		$\left - \right $	-	14	4				_	_	_	$\left - \right $	
	46		<u> </u>						_			96										14	6							Ħ	
	47	<u> </u>	-			$\left - \right $			_	-		97		-		-+		-	_	+	\vdash	14	7		-	-	_	_	+	\vdash	
	49	 	-									99	T	1		1		1				14	9						\uparrow	曰	
	50	1			L	I I					L	1100	<u>1</u>									15	0	L,							

U.S. Patent and Trademark Office

Part of Paper No. 10152005

Search Notes						Reex	amination	. under		
				10/8 Exan	69,200	POZ Art U	NANOVIC ET	VIC ET AL.		
				Shar	ne M. Thomas	2186				
				1 01101			<u></u>			
	SEARC	HED			SEA (INCLUDING	RCH NO	TES	v		
Class	Subclass	Date	Examiner	ф.	(INCLODING	JEANO	DATE	EXM		
				к 1 ₁	Updated East Search		10/15/2005	SMT		
	+		· · ·		711/170-173 (text search o search printout)	nly - see	10/15/2005	SMT		
		÷			· · · · · · · · · · · · · · · · · · ·					
- at 						<u></u>				
		eriter th				5				
				•						
	ERFERENC	ESEARC	HED		* *					
Class	Subclass	Date	Examiner							
		3								
-		• »								
				2						

Jan-05-2006 14:57

· · · ·

.

RECEIVED CENTRAL FAX CENTER

JAN 0 5 2006

PTO/SB/25 (06/03 Approved for use through 07/31/2008, OMB 0651-003 Patent and Trademark Office: U.S. DEPARTMENT OF COMMERC! Under the Paperwork Reduction Act of 1995, as parsons are required to respect to a collection of information unders in Subscript a value number)) 1 E
Certificate of Transmission under 37 CFR 1.8]
Serial No. 10/869,200	
Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes	
Filed: June 16, 2004	
Art Unit: 2186	1
Examiner: Thomas, Shane M.	
Attorney Docket No. SRC028	
For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	
Confirmation No.: 5929	5825
Customer No.: 25235	
I hereby certify that this correspondence is being facsimile transmitted to the United States Patent and Trademark Office	
1. Amendment in response to the Office Action dated October 19, 2005.	
on <u>5 Janvan 2006</u> Date <u>9</u> No. of Pages (incl. Coversheet)	
to centralized fax number: 571-273-8300	
Signature	
Julie Lange Typed or printed name of person signing Certificate	
Note: Each paper must have its own certificate of transmission, or its certificate must identify each submitted paper.	
Client Reference No. 80404.0033.001 Fax No. 719-448-5922	

MCS - 77287 v1

PAGE 1/9* RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

T-910 P.002/009 F-082

From-HOGAN & HARTSON

Jan-05-2006 14:57

RECEIVED CENTRAL FAX CENTER

JAN 0 5 2006

Client Matter No. 80404.0033.001 Via Facsimile

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200	Confirmation No.: 5929
Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes	Customer No.: 25235
Filed: June 16, 2004	
Art Unit: 2186	
Examiner: Thomas, Shane M.	
Attorney Docket No. SRC028	
For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	

AMENDMENT

MAIL STOP AMENDMENT Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In response to the office communication mailed October 19, 2005, please

amend the above-identified application as follows:

Amendments to the Claims are reflected in the listing of claims which

begins on page 2 of this paper.

Remarks/Arguments begin on page 6 of this paper.

WCS - 77287 v1

PAGE 2/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

÷

Listing of Claims:

 (Previously Presented) A reconfigurable processor that instantiates an algorithm as hardware comprising:

a first memory having a first characteristic memory bandwidth and/or memory utilization; and

a data prefetch unit coupled to the first memory, wherein the data prefetch unit retrieves data from a second memory of second characteristic memory bandwidth and/or memory utilization and place the retrieved data in the first memory and wherein at least the first memory and data prefetch unit are configured by a program.

- 2. (Cancelled)
- 3. (Cancelled)

4. (Previously Presented) The reconfigurable processor of claim 1, wherein the data prefetch unit is coupled to a memory controller that controls the transfer of the data between the second memory and the data prefetch unit.

 (Previously Presented) The reconfigurable processor of claim 1, wherein the data prefetch unit receives processed data from on-processor memory and writes the processed data to an external off-processor memory.

MCS - 77207 v1

PAGE 3/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

 (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit comprises at least one register from the reconfigurable processor.

ŧ

 (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit is disassembled when another program is executed on the reconfigurable processor.

 (Previously Presented) The reconfigurable processor of claim 1 wherein said second memory comprises a processor memory and said data prefetch unit is operative to retrieve data from the processor memory.

 (Original) The reconfigurable processor of claim 8 wherein said processor memory is a microprocessor memory.

10. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a reconfigurable processor memory.

11. (Previously Presented) A reconfigurable hardware system, comprising:

a common memory; and

one or more reconfigurable processors that can instantiate an algorithm as hardware coupled to the common memory, wherein at least one of the reconfigurable processors includes a data prefetch unit to read and write data between the data prefetch unit and the common memory, and wherein the data prefetch unit is configured by a program executed on the system.

12. (Original) The reconfigurable hardware system of claim 11, comprising a memory controller coupled to the common memory and the data prefetch unit.

INCS . 77287 v1

PAGE 4/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

T-910 P.005/009 F-082

Serial No. 10/869,200 Reply to Office Action of October 19, 2005

13. (Cancelled)

14. (Cancelled)

15. (Previously Presented) The reconfigurable hardware system of claim 11, wherein the at least one of the reconfigurable processors also includes a computational unit coupled to a data access unit.

ŧ

16. (Original) The reconfigurable hardware system of claim 15, wherein the computational unit is supplied the data by the data access unit.

17. (Previously Presented) A method of transferring data comprising:

transferring data between a memory and a data prefetch unit in a reconfigurable processor; and

transferring the data between a computational unit and a data access unit, wherein the computational unit and the data access unit, and the data prefetch unit are configured by a program.

18. (Original) The method of claim 17, wherein the data is written to the memory, said method comprising:

transferring the data from the computational unit to the data access unit; and

writing the data to the memory from the data prefetch unit.

19. (Previously Presented) The method of claim 17, wherein the data is read from the memory, said method comprising:

transferring the data from the memory to the data prefetch unit; and

reading the data directly from the data prefetch unit to the computational unit through the data access unit.

WLCS - 77287 v1

4

PAGE 5/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

20. (Original) The method of claim 19, wherein all the data transferred from the memory to the data prefetch unit is processed by the computational unit.

÷

21. (Original) The method of claim 19, wherein the data is selected by the data prefetch unit based on an explicit request from the computational unit.

22. (Original) The method of claim 17, wherein the data transferred between the memory and the data prefetch unit is not a complete cache line.

23. (Original) The method of claim 17, wherein a memory controller coupled to the memory and the data prefetch unit, controls the transfer of the data between the memory and the data prefetch unit.

24. (Cancelled)

mcs - 77287 v1

5

PAGE 6/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+* DURATION (mm-ss):02-12

REMARKS/ARGUMENTS

÷

Claims 1, 4-12, and 15-24 were presented for examination and are pending in this application. In an Official Office Action dated October 19, 2005, claims 1, 4-12, and 15-24 were rejected. Claim 24 is canceled without prejudice and no new claims are presently added. Claims 1, 4-12, and 15-23 remain pending. The Applicants thank the Examiner for his consideration and address the Examiner's comments concerning the claims pending in this application below.

Rejection of the Claims under 35 U.S.C. §102(e)

Claims 1, 3, 4, 7-10, and 12-18 were rejected under 35 U.S.C. §102(e) as being anticipated by U.S. Patent Application Publication No. 2003/0084244 ("Paulraj"). Applicants respectfully traverse these rejections in light of the following remarks.

MPEP §2131 provides:

"A claim is anticipated only if each and every element as set forth in the claim is found, either expressly or inherently described, in a single prior art reference." *Verdegall Bros. v. Union Oil Co. of California*, 814 F.2d 628, 631, 2 U.S.P.Q.2d 1051, 1053 (Fed. Cir.1987). "The identical invention must be shown in as complete detail as contained in the claim." *Richardson v. Suzuki Motor Co.*, 868 F.2d 1226, 1236, 9 U.S.P.Q.2d 1913, 1920 (Fed. Cir. 1989).

Paulraj fails to disclose each and every limitation recited in the claims. The Examiner reasons that Paulraj discloses a system having a program that reconfigures computational units, data access units, and pre-fetch units. The Applicants disagree.

The Examiner's logic in making the above assertion is faulty. Assume for argument sake (as does the Examiner) that the computational unit is the element of the Paulraj system that executes and collects performance data regarding an

PAGE 7/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

application to determine an optimal memory configuration. The program operating on the Paulraj system depicted in Figure 5 of Paulraj "configures" the collection process so as to ascertain information about a specific application. In this sense the Examiner uses the term configure to state that the program executed by the Paulraj system modifies, directs, and/or controls the collection means (the computational unit) to properly assess the target application so that the memory can be optimally configured.

+

The Examiner then extends this argument to the data access units and prefetch units. While such an extension is perhaps conceivable today given the present invention, it is not, nonetheless, disclosed by Paulraj. Nor is it reasonable to conclude that such an extension would be apparent to one skilled in the art at the time of the Applicants' invention.

As the Examiner points out, Paulraj discloses creating a "configuration vector containing data relating to the optimal configuration to the necessary instruction for programming the programmable memory module." Paulraj [0024]. Paulraj also discloses a reconfiguration module that uses the vector to configure the programmable memory module. Once the Paulraj system collects information about the target application and creates the configuration vector for optimal memory module configuration, "the configuration vector is then retrieved (step 212), used to program the FPGA module (step 214), and the application is executed with the optimal memory configuration for that application (step 216)." Paulraj [0026].

The "program" that the Examiner considers to configure the computational unit does not, according to Paulraj, "configure" the data access unit nor the prefetch unit. The Examiner restates that he considers the reconfiguration unit of Paulraj to be a data pre-fetch unit. The Examiner also correctly states that Paulraj discloses that the reconfiguration unit retrieves the configuration vector and sets up a programmable memory module. It is conceivable to argue that the "program" of Figure 5 of Paulraj configures the configuration vector to configure the

WCS - 77287 v1

7

PAGE 8/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

programmable memory module but once the vector is configured Paulraj discloses that the vector is simply retrieved and used by the reconfiguration unit to program the FPGA module. No configuration by the "program" of the reconfiguration module is even implied let alone disclosed. The Examiner expands Paulraj beyond the four corners of the document and what is literally presented so as to craft an argument for anticipation. Such a creation is not contemplated nor allowable under 35 U.S.C. § 102(e). As the rules governing anticipation are clear, the Applicants submit that Paulraj does not disclose a pre-fetch unit and a memory unit that is configured by a program as is recited in claim 1.

+

For at least the same aforementioned reasons, claims 11 and 17 are not anticipated by Paulraj. As Claims 4-10, 12, 15, 16, and 18-23 depend from claims 1, 11, or 17 and carry with them the limitations recited in those independent claims, claims 4-10, 12, 15, 16, and 18-23 are also not anticipated by Paulraj. The Applicants respectfully request withdrawal of the rejections and reconsideration of the claims.

In view of all of the above, the claims are now believed to be allowable and the case in condition for allowance which action is respectfully requested. Should the Examiner be of the opinion that a telephone conference would expedite the prosecution of this case, the Examiner is requested to contact Applicants' attorney at the telephone number listed below.

No fee is believed due for this submittal. However, any fee deficiency associated with this submittal may be charged to Deposit Account No. 50-1123.

Joney 5 , 200

Respectfully submitted 014

Michael/C. Martensen, No. 46,901 Hogan & Hartson LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5910 Tel (303) 899-7333 Fax

WCS - 77287 v1

PAGE 9/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

8

-	1 5	-			Contraction of the local division of the loc	-	No. of Concession, Name	-		No. of Concession, name	-	No. of Concession, name	
7							2/223			Applicat	ion or	Docket Nu	mber
	PATENT APPLICATION FEE DETERMINATION NECT Effective October 1. 2003									108	69	200	
			CLAIMS	AS FILE	D - PART	l (Co	ատո 2)		SMALL		OF	OTHE SMALL	R THAN
	TOTAL CLAIM	S		2	4	1	• •		RATE	FEE		RATE	FEE
	OR		·	MUSIC	BER FILED	-	SER EXTRA		BASIC	EE 385.0	0 01	BASIC FE	£ 770.00
Ŀ	TOTAL CHARG	EABL	E CLAIMS	24	minus 20=	·	4		X\$ 9		OF	X\$18=	72
10	DEPENDENT	CLAI	MS	1 ú	minus 3 =	•	i.		X43=			X86-	186
E	WLTIPLE DEPI	END	ENT CLAIM	PRESENT					+145			+290+	-
ŀ	If the difference	e in	column 1 is	s less tha	n zero, enter	"0" in	column 2		TOTAL	+		TOTAL	1928
		CL	MMS AS	AMEND	ED - PAR	TN					_	OTHE	THAN
4	41-05		Cotumn 1)		(Cotur	nn 2)	(Column 3)		SMAU	LENTITY	OR	SMALL	ENTITY
ENT A			CLAINS REMAINING AFTER MENDMENT		PREVIO PAID I	est Jer Iusly For	PRESENT		RAJE	ADDI- TIONAL FEE].	RATE	ADDI- TIONAL FEE
Dail	Total	ŀ	24	Minus	- 2	+	K		XS 9-	T		X\$18=	
	Independent	•	.4	Minurs	- /	4	•	ł	X43.			X86=	
Ľ	FIRST PRES	ENT	ATION OF N	NULTIPLE	DEPENDENT	CLAIN		ŀŀ		+			
L								L	+145=		RO	+290=	
								• •	DOIT. FEI		JOR	ADDIT. FEE	
-		- (Column 1)	1	(Colum	10 2)	(Column 3)					_	
ENT B			LEMAINING AFTER MENCMENT		PREVIO PALD F	ER USLY OR	PRESENT		RATE	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
Į	Total	ŀ	20.	Minus	- 2'	1	•	Γ	X\$ 9=		OR	X\$18=	
I	Independent	ŀ	ч	Minus	- 4		• -	T	X43.	1.		X86=	
Ľ	FIRST PRES	INTA	TION OF M	ULTIPLE D	EPENDENT	CLAIM		F				-	
								L	+143=	<u> </u>	OR	+2505	
2								AL	DITL FEE		OR .	DOT FEE	
-		10	Column 1)		(Colum	n 2)	(Column 3)	<u>.</u>	•				
ENT C	•.	R	EMAINING APTER LENDMENT		PREVIOU PAID R	IR ISLV DR	PRESENT	F	RATE	ADDI- TIONAL	ľ.	RATE	ADDI- TIONAL
NDW	Total		19	Minus	1- 2	4			X\$ 9=			X\$18-	
MEA	Independent	•	3	Minus	- 4	L	• \	F	¥43.	-	-	Sec	
4	FIRST PRESE	NTA	TION OF MIL	LTIPLE D	EPENDENT	MIAL		F	~~~~		OR	~~~~	
	the entry in only	1 1 M	s less than th	antry is co	hann 2. write Y			Ŀ	145=		OR	+290=	/
	I the "Highest Number Previously Paid For" IN THIS SPACE is task than 20, error "20, I the "Highest Number Previously Paid For" BY THIS SPACE is team than 1, error "1."								DIT. FEE		ORA	DOIT, FEEL	
i	he Highest Num	ter P	reviously Pak	For (Total	or independent) is the	highest number (lound	in the app	propriete boi	i in colu	mn 1.	
-		-											

.

.

٠

.

۰.

.

gev .

an a const			UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	TMENT OF COMMERCI Trademark Office OR PATENTS 13-1450
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929
25235 75	90 03/23/2006		EXAM	INER
HOGAN & H	ARTSON LLP		THOMAS,	SHANE M
ONE TABOR (CENTER, SUITE 1500	· • ·	ART UNIT	PAPER NUMBER
DENVER, CO	80202		2186	
			DATE MAILED: 03/23/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 10/03)

AND A

	1	Application No.	Applicant(s)
		10/869,200	POZNANOVIC ET AL.
Office Action Summary	·	Examiner	Art Unit
		Shane M. Thomas	2186
The MAILING DATE of this comm Period for Reply	nunication app	ears on the cover sheet	with the correspondence address
A SHORTENED STATUTORY PERIOD WHICHEVER IS LONGER, FROM THI - Extensions of time may be available under the provis after SIX (6) MONTHS from the mailing date of this of - If NO period for reply is specified above, the maximu - Failure to reply within the set or extended period for Any reply received by the Office later than three mon earned patent term adjustment. See 37 CFR 1.704(D FOR REPLY E MAILING DA ions of 37 CFR 1.13 ommunication. m statutory period w reply will, by statute, ths after the mailing b).	ATE OF THIS COMMUN 36(a). In no event, however, may nill apply and will expire SIX (6) Mic cause the application to become date of this communication, even	MONTH(S) OR THIRTY (30) DAYS, IICATION. a reply be timely filed ONTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133). if timely filed, may reduce any
Status			
1) Responsive to communication(s)	filed on 05 Ja	nuary 2006.	
2a) This action is FINAL.	2b) This	action is non-final.	
3) Since this application is in condit	ion for allowar	nce except for formal ma	atters, prosecution as to the merits is
closed in accordance with the pra	actice under E	x parte Quayle, 1935 C	D. 11, 453 O.G. 213.
Disposition of Claims			
4) Claim(s) 1.4-12 and 15-23 is/are	pending in the	e application.	
4a) Of the above claim(s)	s/are withdrav	vn from consideration.	
5) Claim(s) is/are allowed.			
6) Claim(s) 1.4-12 and 15-23 is/are	rejected.		
7) Claim(s) is/are objected to).		
8) Claim(s) are subject to res	striction and/or	election requirement.	
A			
Application Papers			
9) The specification is objected to by	the Examine	r.	
10) The drawing(s) filed on is/a	are: a) acce	epted or b) objected t	o by the Examiner.
Applicant may not request that any c	bjection to the	drawing(s) be held in abey	ance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) inclue	ding the correction	on is required if the drawir	ng(s) is objected to. See 37 CFR 1.121(d).
11) The oath or declaration is objecte	d to by the Ex	aminer. Note the attach	ed Office Action or form PTO-152.
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a cla	im for foreign	priority under 35 U.S.C	§ 119(a)-(d) or (f).
a) All b) Some * c) None o	f:		
1. Certified copies of the prior	rity documents	s have been received.	
2. Certified copies of the prior	rity documents	s have been received in	Application No
3. Copies of the certified copi	es of the prior	ity documents have bee	n received in this National Stage
application from the Interna	ational Bureau	(PCT Rule 17.2(a)).	
* See the attached detailed Office a	ction for a list	of the certified copies no	bt received.
Attachment(s)			
1) Notice of References Cited (PTO-892)		4) Interview	Summary (PTO-413)
2) Notice of Draftsperson's Patent Drawing Review	w (PTO-948)	5) Notice o	f Informal Patent Application (PTO-152)
Paper No(s)/Mail Date		6) 🗌 Other: _	
S. Patent and Trademark Office PTOL-326 (Rev. 7-05)	Office Ac	tion Summary	Part of Paper No /Mail Date 03162006

DETAILED ACTION

This Office action is responsive to the response filed 1/5/2006. Claims 1,4-12, and 15-23 remain pending; claims 2,3,13,14, and 24 have been canceled.

Response to Arguments

Applicant's arguments filed 1/5/2006 have been fully considered but they are not persuasive for the reasons stated herein.

Applicant does not argue the rejections of claims 1-10 and appears to be arguing the rejection of claim 17 (page 7, ¶2, of the response):

"The Examiner then extends this argument to the data access units and prefetch units" Examiner notes that only one --data access unit-- and one --prefetch unit-- are claimed.

"While such an extension is perhaps conceivable today given the present invention, it is not, nonetheless, disclosed by Paulraj. Nor is it reasonable to conclude that such an extension would be apparent to one skilled in the art at the time of Applicant's invention,"

The Examiner respectfully traverses and states that the Applicant has mischaracterized the prior rejection made by the Examiner with regard to claim 17. The following is a more detailed explanation of the Examiner's previous interpretation of the claims that clearly shows that each limitation of Applicant's clam 17 is anticipated by Paulraj or necessarily inherent, based on the teachings of Paulraj taken by one having ordinary skill in the art.

While the Examiner does state on page 5, lines 4-8, of the prior Office action (filed 10/19/2005) that the same program that "modifies, directs, and/or controls the collection means

(i.e. the computation unit) to properly assess the target application so that the memory can be optimally configured" is extended to the data access unit and the data prefetch unit, the Examiner was merely stating that different portions of the --program-- (*entire* figure 5 that is running on the system of Paulraj in order to perform the cache optimization when a new application is started) are responsible for --configuring-- the computational unit, the data access unit, and the data prefetch unit, so as to perform their unique procedures in order to optimize the reconfigurable cache.

The Examiner is considering the entirety of figure 5 of Paulraj to be an "access program." In other words, because Applicant does not specifically claim any limitations on specifics of the "program" [that does the configuring], the Examiner is broadly interpreting the term "program" to simply be a "collection of processes working together to accomplish a common task" - which is coherent with the IEEE definition of a "program" (refer to cited *IEEE 100*, page 874). Further, as it well known in the art, for a computer system to implement a method, computer instructions (either low-level or high-level) must be executed in order to perform the execution of the steps of the method. The --program--, as related to Paulraj figure 5, is being considered by the Examiner to be the steps required to implement a cache configured exclusively for a specific application, such as will be shown below.

The first portion (which is being considered by the Examiner to be performed by the --prefetch unit--) of the program of figure 5 of Paulraj (steps START through 200) determines (1) whether the operation of the program of figure 5 should run (i.e. when a new application is to be run that requires cache optimization - an inherent step since it can be argued that only if a new application is to be executed by the system of Paulraj will the operation of the program of figure

5 be executed. Refer to ¶21 of Paulraj which states that a wide range of applications can be used" and that the "cache architecture ... reconfigure itself for optimal performance"; therefore, in order to be *reconfigured*, a first configuration must be present and if a change to that configuration is to occur, it is necessarily inherent that a new application is to be run to trigger the reconfiguration. Secondly, the first portion (prefetch unit) of the program of figure 5 of Paulraj (steps START through 200) determines (2) whether a vector is known for a given application that is to be executed on the system of Paulraj. It can be seen and argued herein, that in order to determine whether or not a given vector is known for a specific application, the first portion must perform a lookup or access of the memory comprising the vectors; therefore, it is necessarily inherent that the program configure the data prefetch unit to access and index the vector memory in order to ascertain whether or not the program should perform the steps of collecting and analyzing application data (steps 202-210 of figure 5). Without the program's configuration, the data prefetch unit would not know which application to search for when indexing the memory for the corresponding application vector. In other words, the program portion that is to perform the lookup of the vector *must* configure the data prefetch unit accordingly by sending the unique application identification and instructing the data prefetch unit to perform the search of the vector memory.

Further, if the memory vector is known (right path of step 200) the data prefetch unit is *configured* by the program as shown in figure 5, to retrieve the vector by accessing and reading the vector memory and subsequently, relaying the vector so the program can configure the FPGA to the vector's cache specification. Yet further, it can be seen in figure 5, that the data prefetch

unit is *configured* to not read from the vector memory if a determination is made that the application does not have a corresponding vector entry (left path of step 200).

Simply put, the data prefetch unit must be configured to (1) be able to access the vector memory when a new application is to be executed and (2) to respond with either a vector or a "vector not found" indication so that the program may either program the FPGA module (step 214) or begin the process of collecting performance data (step 204), respectively.

Similarly, the --data access unit-- (the unit that takes the vector data and accesses the vector memory to store the vector in an available location within the memory) is *configured* by the program of figure 5 to receive the vector created by the computational unit (in step 208) and then store the vector (step 210). It can be seen that the data access unit requires configuration, since if a vector is not created, a store by the data access unit would not have been required. Only when a new vector is created is the data access unit configured to execute a storage/write routine.

Finally, the "program" that is being executed by the --computational unit-- of Paulraj (steps 202-208) is shown as being only a *portion* of the *program* of figure 5 (i.e. the program that performs the *configurations* based on the decision block 200). The program of Paulraj configures the prefetch unit to check the vector data for a particulat application to be executed and retrieve the vector if available. If not available, the program configures the computational unit to collect and analyze application data and configures the data access unit to store the vector in the memory.

As argued herein, the prior art of Paulraj anticipates the claims as presented by the Applicant and interpreted by the Examiner. The Examiner does not "extend Paulraj beyond the

four corners of the document" since each limitation, as argued by the Applicant in the response

filed 1/5/2006, is shown as being met in relation to figure 5 of Paulraj. Each of the

computational unit, data access unit, and the prefetch unit (as defined by the Examiner in relation

to Paulraj) are configured by the program of the steps of figure 5 in order to correctly implement

the cache reconfiguration system of Paulraj. Without program configuration,

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1,4-12, and 15-23, are rejected under 35 U.S.C. 102(e) as being anticipated by

Paulraj (U.S. Patent Application Publication No. 2003/0084244).

As per claim 1, Paulraj shows a reconfigurable processor in figure 6 and a first memory (L1) having a first characteristic memory utilization and a second memory (L2) having a second characteristic memory utilization. It is well known in the art that L1 caches have a higher utilization rate than a lower-level cache such as L2. Paulraj teaches in ¶1 that upon a command from a processor, a search for the requested data is begines with the highest level cache (L1) and [if a miss occurs] continues next to the next level cache (L2). Thus it is inherent that the memory utilization characteristic of the L1 cache of the reconfigurable processor 110 in figure 6 is greater

than the memory utilization characteristic of the L2 cache (and likewise for the L3 cache) as the L2 cache would only be utilized when a miss to the L1 cache occurred. In other words, the reconfigurable processor *always* utilizes the L1 cache for a memory access and the *only* utilizes the L2 cache for requested data when the data is not in the L1 cache. Therefore, the cache utilization characteristics of the --first memory-- and the --second memory-- are different.

Paulraj further teaches a functional unit 102 that executes applications using the memories L1 and L2 (paragraph 9). As is known in the art, a cache memory controller is often used to access and move data between a memory hierarchy. The Examiner is considering a data prefetch unit to be the logic assocatied with the moving, and only the moving, of data between the first and second memories (L1 and L2) since Paulraj shows a connection between the levels of cache in figure 6. This logic as well as the first and second memory types (L1 and L2) are configued by a program – refer to paragraphs 23-24. The data prefetch unit as defined by the Examiner must be configued as well by the program when moving data since the cache line size and blocking factor can change, so different amounts of data can be exchanged for the same access when different programs run.

The reconfigurable processor of Paulraj has the ability to collect memory usage statistics for a particular application and based on those statistics, create a configuration vector as taught in ¶23-24. This vector allows the programmable memory module 104 of Paulraj to be reconfigured to the most optimal memory configuration for that specific software program (¶26). As defined by the Applicant in ¶55 of the originally filed specification, a software program or application is a collection of "algorithms"; therefore, the configuration vector for a particular software program allows the system of Paulraj to instantiate a software program as hardware

since the configuration vector represents optimal configuration of the hardware (programmable memory module 104 - element 112 of figure 6).

As per claim 4, Paulraj teaches that a load/store unit is used to access the caches (L1-L3) in order to determine if cache data is present in the cache hierarchy (paragraph 6). Since the functional unit 102 (figure 6) is responsible for accessing the programmable memory unit 104, the Examiner is therefore considering the load/store unit logic of the programmable memory unit that is responsible for for accessing the L1 and L2 caches (first and second memory types) to be a memory controller. It can be seen that the memory controller, as defined by the Examiner, controls the transfer of data between the memory (assuming second memory L2) and the data prefetch unit, since the memory controller (load/store unit logic) is responsible for retrieving the data from the cache if a hit occurs (paragraph 4).

As per claim 5, as taught in paragraph 1, an external memory (element 18, figure 1) is generaly coupled to a microprocessor and holds data to be used by the microcontroller during program execution. The Examiner is considering the process of writing data back to the external memory from the FPGA memory 104 containing the caches (on-board memory), such as during a write-back scheme as known in the art, to be performed by the data prefetch unit portion of the functional logic as defined above by the Examiner. The data prefetch logic, as defined above, is responsible for all of the transfer of data into, out of, and between the FPGA memory 104.

As per claim 6, the Examiner is regarding a --register-- in its broadest reasonable sense and it thus considering it be to be a unit of logic. Therefore, the portion of the function logic that is responsible for the movement of data (as defined above to be the data prefetch unit) is being considered by the Examiner as containing a --register-- portion of the reconfigurable processor

since, for instance, the blocking factor and line size of the programmable memory 112 can change, a --register-- or portion of the reconfigurable processor must be set in order to indicate the currnet line size and blocking factor when a given application is being run on the reconfigurable processor at a given point in time. Refer to paragraph 23.

As per claim 7, the Examiner is considering the process of --disassembling the data prefetch unit-- as modifying the data prefetch unit logic of the fucntion logic 102 every time the program being executed by the reconfigurable processor changes. It can be seen that the data prefetch unit changes during these intervals since the cache line size, blocking factor, and associativity of the FPGA changes when optimal for the next program to be executed (refer to paragraph 23). Thus it can be seen that the data prefetch unit logic is --disassembled-- when another program is executed by the reconfigurable processor of Paulraj.

As per claim 8, as can be seen that the FPGA memory 112, that comprises the first and second memories (L1 and L2) and which is accessed by the data prefetch unit of the functional unit 102 as discussed above, is a --processor memory-- (part of cpu 110). It can also be seen that the --second memory-- (L2) is also a --processor memory-- since it is contained within reconfigurable processor 110. Therefore, since the data pretech unit can access the L2 cache as discussed above in the rejection of claim 1, the data prefetch unit can retrive data from the L2 portion of --processor memory--112.

As per claim 9, as shown in figure 1 and taught in paragraph 1 of Paulraj, the system 10 is actually a microprocessor, which contains a memory controller 14. The main difference between the prior art of figure 1 and the invention of Paulraj in figure 6 is that the memroy hierarchy is configurable and accessed by a fucntional unit in lieu of a separate memory

controller logic (paragraph 9). Therefore, since the memory controller logic for accessing the cache hierarchy is still contained within cpu 110 of figure 6, it can be seen that the cpu 110 is actually a microprocessor. It follows that the --processor memory-- 112 is therefore a --microprocessor memory--.

As per claim 10, since the cpu 110 of figure 6 is a reconfigurable processer (able to reconfigure its memory heirarchy to match the needs of the application it is currently running), it can be seen that the cpu memory 112 is a reconfigurable processor memory.

As per claim 11, Paulraj depicts a reconfigurable hardware system in figure 6. Paulraj further teaches in paragraph 26 that when a particular application is to be run by the reconfigrable processor 110, a configuration vector is retrieved to program the programmable memory 112 (figure 6). As shown in figure 6, the step of accessing the configuration vector is executed outside of the reconfigurable processor 110. Therefore, the Examiner is considering the memory that contains the configuration vectors to be a--common memory-- and a data prefetch unit (reconfiguration unit 106 executing on the reconfigurable processor 110) accessing the common memory in order to determine how to program the memory 112 (paragraph 29). The data prefetch unit 106 is --configured-- by an application to be excuted on the sysem 110 since when a new application is to be executed, the data prefetch unit is called upon (or configured) to access the configuration vector for the particular application.

The reconfigurable processor of Paulraj has the ability to collect memory usage statistics for a particular application and based on those statistics, create a configuration vector as taught in ¶¶23-24. This vector allows the programmable memory module 104 of Paulraj to be reconfigured to the most optimal memory configuration for that specific software program (¶26).

As defined by the Applicant in ¶55 of the originally filed specification, a software program or application is a collection of "algorithms"; therefore, the configuration vector for a particular software program allows the system of Paulraj to instantiate a software program as hardware since the configuration vector represents optimal configuration of the hardware (programmable memory module 104 - element 112 of figure 6).

As per claim 12, the Examiner is considering a --memory controller-- to be the system portion utilized when creating a new configuration vector for an application. Such a process occurs in figure 5 and taught in paragraghs 23-25 of Paulraj. When a new configuration vector is created by analizing performance information that has been collected for the application. The Examiner is thereby considering the --memory controller-- to be the element of the reconfigurable hardware system that is associated with storing the new configuration vector into the common memory so that the vector can be accessed later when the same application is run again.

As per claim 15, the Examiner is considering the reconfiguration module 106 of the reconfigurable processsor 110, as comprising two distinct elements: a --computational unit-- and a --data access unit--. The data access unit is the element that is responsible for accessing the configuration vector as taught in paragraph 29 of Paulraj; or in other words, the Examiner is considering the --data access unit-- to be the same as the --memory controler-- defined in the rejection of claim 12. The Examiner is further considering the --computational unit-- of the rconfiguration module 106 to be the element that sets up the programmable memory module 104 using the configuration vector that was accessed by the --data access unit-- (paragraph 29).

As per claim 16, as taught by Paulraj in paragraph 29, the --data access unit-- supplies the configuration vector to the --computational unit-- in order to set up the programmable memory 104 as required by the application to be run on the reconfurable processor 110.

As per claim 17, the Examiner is considering a --data prefetch unit-- to be the reconfiguration unit 106 of reconfigurable processor 110 (figure 6). As taught in paragraph 26 and 29 of Paulraj, the --data prefetch unit-- accesses a memory in order to determine if a configuration vector is known for a given application, and if so, the vector is retrieved (from the memory). If this --data-- (configuration vector) is not known then a simulation is performed with the application in order to collect performance information. The Examiner is considering the element that executes and collects the performance data as being a --computational unit-- and the element of Paulraj that stores the configuration vector, once determined, to be a --data access unit-- since it stores the vector into the --memory-- from which it can be later retrieved (step 212 of figure 5).

All of the computational, data access, and data prefetch units are configured by a program, as immediately discussed. As defined by the Examiner, the "computational unit" of Paulraj is being considered to be the element of the system of Paulraj that executes and collects the performance data regarding how a specific application utilizes memory in order to determine an optimal memory configuration as discusses in ¶27. Figure 5 of Paulraj shows a method for creating a configuration vector by using the --computational unit-- in steps 204-206. The Examiner is considering the inherent *program* that is being executed in order to perform the steps of figure 5 to be the *program* that configures the computational unit. Therefore, it can be seen that Paulraj suggests configuring the computational unit by a program. The *program* of

figure 5 *configures* the computational unit to collect data for a specific application's memory usage statistics in order to create a configuration vector that allows the system of Paulraj to optimally reconfigure the programmable memory module 104. Thus the computational unit can be configured to collect memory usage statistics for a plurality of applications that are to be executed by the reconfigurable processor 100 of Paulraj (¶23).

The same reasoning applies to the data access and data prefetch units. The *program* that is executing the steps of figure 5 (i.e. running on the system of Paulraj that implements the method) *configures* the data access unit to retrieve/store a configuration vector (step 212) based on if a new configuration vector had to be created and further *configures* the data prefetch unit to search for a configuration vector and retrieve that vector if found (steps 200 and 212).

In order to prevent repetition, a full discussion of the rejection of claim 17 is found above in response to the Applicant's arguments filed in the response.

As per claim 18, the --data-- (configuration vector) is transferred from the --computational unit-- to the --data access unit-- when the configuration unit has created a configuration vector (step 208 of figure 5). The --data-- is written to the memory --from-- the --data prefetch unit-- since the data prefetch unit (reconfiguration unit 106) is the element that executed the beginning of the configuration vector creation process (step 200 of figure 5). Refer to paragraph 26. Thus the Examiner is considering the data as being written --from-- the data prefetch unit.

As per claim 19, as taught in paragraph 26, if the configuration vector is known, the vector is retrieved from the memory to the data prefetch unit (reconfiguration unit 106). The data is read directly from the data prefetch unit when a request to create a configuration vector is
Application/Control Number: 10/869,200 Art Unit: 2186

made for a new application as shown in figure 6 since the data prefetch unit is responsible for being the vector creation process. The data is directed from the data prefetch unit (reconfigure logic) to be read from the memory by the data access unit to the computational unit where it is processed to produce a configuration vector.

As per claim 20, as stated above, the configuration vector (--data--) is created by the computational unit via acquired simulation data. The configuration vector is the resultant product that is transferred from the memory to the data prefect unit when it is determined that the configuration vector for the application is available (paragraph 26). Thus --all-- of the data that is transferred is processed by the computational unit (albeit before the transfer occurs) since the data prefetch unit required the entire configuration vector in order to set up the programmable memory 112.

As per claim 21, Paulraj shows in paragraph 26 that an explicit request for the configuration vector for the current application results in the data (if it exists) selected for the optimal configuration of the programmable memory 112 for that application.

As per claim 22, the Examiner is not considering the data (configuration vector) to be the size of a complete cache line since the data is used to create a cache hierarchy. In other words, the caches (L1-L3) of the programmable memory 112 are not programmed when the data is transferred from the memory to the data prefetch unit; therefore, the data cannot be a complete cache line.

As per claim 23, since the Examiner defined the portion of the reconfiguration unit that accesses the configuration file (data) from the memory, the Examiner is defining the logic that controls the actual transfer of that data to the data prefetch unit (portion of the reconfiguration

Application/Control Number: 10/869,200 Art Unit: 2186

unit that executes the fetch of the configuration vector and then programs the programmable memory 112) to be a --memory controller--. Thus the data access unit determines whether a configuration vector exists for an application and if so, the memory controller sends that data to the data prefetch unit.

Page 15

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shane M. Thomas whose telephone number is (571) 272-4188. The examiner can normally be reached on M-F 8:30 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt M. Kim can be reached on (571) 272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300

Application/Control Number: 10/869,200 Art Unit: 2186

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

m

Shane M. Thomas

HOTOS SHONG KIM

Notice of References Cited	Application/Control No. 10/869,200	Applicant(s)/Patent Under Reexamination POZNANOVIC ET AL.				
Notice of References Cited	Examiner	Art Unit				
	Shane M. Thomas	2186	Page 1 of 1			

U.S. PATENT DOCUMENTS

*		Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	В	US-			
	с	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	н	US-			
	1	US-			
	J	US-			
	к	US-			
	L	US-			
	м	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q				na o na contra accordina -	
	R					
	s					
	т					

	NON-PATENT DOCUMENTS					
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	U	IEEE 100: The Authoritative Dictionary of IEEE Standards Terms, Standards Information Network, 2000, pp. 874.				
	v					
	w					
	x					

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 03162006

		In	10	le		of	CI	aiı	ns		-				Τ	Ap	plic	atio	on	No			11		A	ppl	ica	nt(s	;)		
H			1								11					10/	86	9,2	00)					P	ΟZ	NA	NO	VI	СE	T A
															Î	Exa	ami	ner					.		A	rt U	Init	(
			I													Ch		- 14	- 7	The					1	100					
															_	Sn	ane	e IVI	.	no	mas				2	186	<u>)</u>				
	٢		_		-	- 11	٦		r	r	/ 71					-1)	٦°		1								-		1	٦	
	ŀ	1	R	eje	ect	ed			-		(11	C	ign r ance	lled	era	1])		N	1	Non	-Ele	cted	1	A		A	ppe	eal			
	ł	-	-						┝						2		+	H	\vdash				-	H	-					1	
		=	A	Allo	w	ed			÷			Re	estri	cted	l,			15	1	Inte	rfere	ence	6.	0		Ob	jec	ted			
	L	_		550	-		1		-		-					1	<u>_</u>		-	25		-								1	
Claim	1				_	Dat	e		_		[Cla	aim	L .			Da	te	<i>.</i>	,			Claim			_,	Da	ate	.,		
- 2	a	2	2	02	90							-	lal										al la								
Fina	ligit	1/5/0	7/6/0	0/15/	1171							Fina	rigir									Eine	rigir								
	2			Ĕ	~	<u>'</u>							0						L				0				_				
1	1	1	1	V	1	-		-		\square			51	\square	-		-	+	-	-		-	101	-		-	-	+	-	-	
2	3	V	V	-	+	+	+	-	-	H			53	\vdash	+	-	-	-	+	-		-	102	-	\vdash	-	+	+	-	-	Η
4	4	1	V	V	V		T		-				54					1		1			104	1					1	1	
5	5	1	1	V	V					\square			55	\square			T			1			105				T	1			
6	7	V	VJ	V	V	-	-	-	-	H			56	\vdash	+	-	-	+	-	+	-	-	106	-	\vdash	-	+	-	+	-	\square
	B	1	1	V	1	-	-	+	1-	\vdash		_	58	+	+	-	+		-	+			108		\vdash	-		+	-	1	\square
9	9	1	1	V	V						I		59										109								
1	0	1	V	V	V					П		5	60	H	1	_				-		-	110	1			_	-	-	1	
1	1	V	VJ	V	N		+-		-				61		+	-	+	-	-	+	-	. –	111	-	\vdash	-	-	+	+	+	
1	3	1	V	+	ť	+		\vdash	\vdash	Η		-	63	\vdash	+	+	+		1			F	113	-		+		+	+	+	
1.	4	V	1								Ì		64										114	-			-				
1	5	V	V	V	1	-			-	\square			65		_		-	-	-			-	115			-		-	-		
1	7	V	V	V	1 V	-		-	-	\vdash		-	67	\vdash	+	-	+	+	-	-	-	+	117	-		-	-	+	+	+	
1	8	1	1	V	V								68										118						1		
1	9	1	V	V	V	<u> </u>		-					69				-						119				_				
2	0	J	V	V	1 y		-	-	-	\square			70	$\left \right $	-+		+-	-	-	-		+	120					+-	-		
2	2	V	1	V	V	1							72				-	10				F	122							1	
2	3	1	V	V	V								73							_			123		-		_	_	_		_
2	4	V	1	V	+	+	-	-	+	\square			74	\vdash	+	-	+	+	-	-		-	124	+		+	-	-	-	+	
2	6	+			+	+			\vdash	Η		_	76		+	+	+	t			\square		126				+		-	+	
2	7										l		77										127				-		-	-	
2	8	-			-	-		-		\square			78		-		-	-		-		-	128	-	\square	_	-	-	-	-	$\left - \right $
3	0	+	-	-	+	+	-	+	\vdash	Η		-	80	\vdash	+	-	+	+	-	-	-	1	129	-		-		-	+	+-	-
3	1		Ì										81				1					L	131						1	1	
3	2					-	-	-				201	82		-	-	-	-		-			132							1	
3	3	+		-	+	-		-		\square			84		+		+	+-	-	+	-		133	+	\vdash	-	+	+	+	+	\vdash
3	5			1	t					-			85		1	-	1	1	1	-	-	-	135	-							
3	6												86				1						136								
3	7	-	-	-	\vdash	-	-	-	-	\vdash			87	\square	-	_	-	-	-	-	-	-	137			-			+		$\left - \right $
3	9	+		+	+	+	1	+	\vdash	Н			89	\vdash	+	+	+	1	-	+	-	1	130	-	-	-	+	-	+	-	H
4	0										t		90										140								
4	1	1									ļ		91		1	_	-	-	_	1	_		141						1		
4	2	+		-	+	+	-	-	-	\square	}		92	$\left \right $	+	-	-	-	-	-	-	-	142		\vdash	-	-	+	+	-	\square
4.	4	+			+	-	-	+	1	\square	ł		94		+	-	+	1		1		-	143		+		+	1	+	-	H
4	5										t		95										145								
4	6			-	-	-		-	-	\square	-		96		-		-	-	-	+-	_		146				-	-	-		
4	8	+		+	+	-	-	-	-	-	ł		9/	-+	-		+	+	-	-	-	-	147		\vdash	+	+	1	+		Η
4	9	1				1				-	ł		99			-	1	1	-	T			149								
5	0	T											100		1								150								

U.S. Patent and Trademark Office

Part of Paper No. 03162006

			UNITED STATES DEPAR United States Patent and Adress: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	IMENT OF COMMERC Frademark Office OR PATENTS 13-1450
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929
25235 7	590 05/12/2006		EXAM	INER
HOGAN & H	ARTSON LLP		THOMAS,	SHANE M
ONE TABOR	CENTER, SUITE 1500		ART UNIT	PAPER NUMBER
DENVER, CO	80202	10°	2186	

Ø

Please find below and/or attached an Office communication concerning this application or proceeding.

.

**

PTO-90C (Rev. 10/03)

Patent and Trademark Office	Pulau Cummany		Dener	No. 05082000
Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.	Ē	xaminer's sign	nature, if required	
		(1	and.	1
			/	n [.]
́.	2			
	N.			
NTERVIEW. (See MPEP Section 713.04). If a reply to SIVER A NON-EXTENDABLE PERIOD OF THE LONG NTERVIEW DATE, OR THE MAILING DATE OF THIS ILE A STATEMENT OF THE SUBSTANCE OF THE equirements on reverse side or on attached sheet.	to the last Office action GER OF ONE MONT S INTERVIEW SUMM INTERVIEW. See S	THOR THIRT THOR THIRT MARY FORM, ummary of Re	y been filed, APP Y DAYS FROM 1 WHICHEVER IS ecord of Interview	LICANT IS THIS LATER, TO
THE FORMAL WRITTEN REPLY TO THE LAST OFFI	ICE ACTION MUST		E SUBSTANCE (
A fuller description, if necessary, and a copy of the an allowable, if available, must be attached. Also, where	mendments which th no copy of the amer	e examiner ag idments that	greed would rend would render the	er the claim claims
Substance of Interview including description of the ge eached, or any other comments: <u>See Continuation Sec</u>	neral nature of what <u>heet</u> .	was agreed to	o if an agreement	was
Agreement with respect to the claims f) was reache	ed. g)⊠ was not rea	iched. h)	N/A.	
dentification of prior art discussed: Paulraj (US Pre-G	arant Pub 2003/0084	<u>244)</u> .		
Claim(s) discussed: <u>1,11 and 17</u> .				
Exhibit shown or demonstration conducted: d) Ye If Yes, brief description:	es e)⊠ No.			
Type: a)⊠ Telephonic b) Video Conference c) Personal [copy given to: 1) applican	ant 2)∏ applicant's	representativ	e]	
Date of Interview: 08 May 2006.				
2) <u>Mike C. Martensen (Reg. No. 46,901)</u> .	(4)			
1) <u>Shane M. Thomas</u> .	(3)			
All participants (applicant, applicant's representative,	PTO personnel):			
	Shane M. Thon	las	2186	
	Examiner		Art Unit	
Interview Summary	10/869,200		POZNANOVIC E	T AL.
	Application its		(approxim(s)	

Manual of Patent Examining Procedure (MPEP), Section 713.04, Substance of Interview Must be Made of Record A complete written statement as to the substance of any face-to-face, video conference, or telephone interview with regard to an application must be made of record in the application whether or not an agreement with the examiner was reached at the interview

Title 37 Code of Federal Regulations (CFR) § 1.133 Interviews

Paragraph (b)

In every instance where reconsideration is requested in view of an interview with an examiner, a complete written statement of the reasons presented at the interview as warranting favorable action must be filed by the applicant. An interview does not remove the necessity for reply to Office action as specified in §§ 1.111, 1.135. (35 U.S.C. 132)

37 CFR §1.2 Business to be transacted in writing.

All business with the Patent or Trademark Office should be transacted in writing. The personal attendance of applicants or their attorneys or agents at the Patent and Trademark Office is unnecessary. The action of the Patent and Trademark Office will be based exclusively on the written record in the Office. No attention will be paid to any alleged oral promise, stipulation, or understanding in relation to which there is disagreement or doubt.

The action of the Patent and Trademark Office cannot be based exclusively on the written record in the Office if that record is itself incomplete through the failure to record the substance of interviews.

It is the responsibility of the applicant or the attorney or agent to make the substance of an interview of record in the application file, unless the examiner indicates he or she will do so. It is the examiner's responsibility to see that such a record is made and to correct material inaccuracies which bear directly on the question of patentability. Examiners must complete an Interview Summary Form for each interview held where a matter of substance has been discussed during the

interview by checking the appropriate boxes and filling in the blanks. Discussions regarding only procedural matters, directed solely to restriction requirements for which interview recordation is otherwise provided for in Section 812.01 of the Manual of Patent Examining Procedure, or pointing out typographical errors or unreadable script in Office actions or the like, are excluded from the interview recordation procedures below. Where the substance of an interview is completely recorded in an Examiners Amendment, no separate Interview Summary Record is required.

The Interview Summary Form shall be given an appropriate Paper No., placed in the right hand portion of the file, and listed on the "Contents" section of the file wrapper. In a personal interview, a duplicate of the Form is given to the applicant (or attorney or agent) at the conclusion of the interview. In the case of a telephone or video-conference interview, the copy is mailed to the applicant's correspondence address either with or prior to the next official communication. If additional correspondence from the examiner is not likely before an allowance or if other circumstances dictate, the Form should be mailed promptly after the interview rather than with the next official communication.

The Form provides for recordation of the following information:

- Application Number (Series Code and Serial Number)
- Name of applicant
- Name of examiner -
- Date of interview
- Type of interview (telephonic, video-conference, or personal)
- Name of participant(s) (applicant, attorney or agent, examiner, other PTO personnel, etc.)
- An indication whether or not an exhibit was shown or a demonstration conducted
- An identification of the specific prior art discussed
- An indication whether an agreement was reached and if so, a description of the general nature of the agreement (may be by attachment of a copy of amendments or claims agreed as being allowable). Note: Agreement as to allowability is tentative and does not restrict further action by the examiner to the contrary.
- The signature of the examiner who conducted the interview (if Form is not an attachment to a signed Office action)

It is desirable that the examiner orally remind the applicant of his or her obligation to record the substance of the interview of each case. It should be noted, however, that the Interview Summary Form will not normally be considered a complete and proper recordation of the interview unless it includes, or is supplemented by the applicant or the examiner to include, all of the applicable items required below concerning the substance of the interview.

A complete and proper recordation of the substance of any interview should include at least the following applicable items:

- 1) A brief description of the nature of any exhibit shown or any demonstration conducted,
- 2) an identification of the claims discussed,
- 3) an identification of the specific prior art discussed,
- 4) an identification of the principal proposed amendments of a substantive nature discussed, unless these are already described on the Interview Summary Form completed by the Examiner.
- 5) a brief identification of the general thrust of the principal arguments presented to the examiner,
 - (The identification of arguments need not be lengthy or elaborate. A verbatim or highly detailed description of the arguments is not required. The identification of the arguments is sufficient if the general nature or thrust of the principal arguments made to the examiner can be understood in the context of the application file. Of course, the applicant may desire to emphasize and fully describe those arguments which he or she feels were or might be persuasive to the examiner.)
- 6) a general indication of any other pertinent matters discussed, and

7) if appropriate, the general results or outcome of the interview unless already described in the Interview Summary Form completed by the examiner.

Examiners are expected to carefully review the applicant's record of the substance of an interview. If the record is not complete and accurate, the examiner will give the applicant an extendable one month time period to correct the record.

Examiner to Check for Accuracy

If the claims are allowable for other reasons of record, the examiner should send a letter setting forth the examiner's version of the statement attributed to him or her. If the record is complete and accurate, the examiner should place the indication, "Interview Record OK" on the paper recording the substance of the interview along with the date and the examiner's initials.

Continuation Sheet (PTOL-413)

Application No. 10/869,200

Continuation of Substance of Interview including description of the general nature of what was agreed to if an agreement was reached, or any other comments: Representative for Applicant, Mr. Martensen, initiated the interview in order to discuss the claims' rejections and for clarification regarding how the Paulraj reference teaches the claim limitations as interpreted by the Examiner. The Examiner explained how the entirety of figure 5 of Paulraj was being considered by the Examiner to be a --program--, as defined by the IEEE definition of a --program--, and how figure 5 was being used to teach the claim limitations of claim 17. Rep. Martensen agreed that the claims could be reworded in order to more clearly convey the subject matter which Applicant considered his invention and to draft such limitations in a forth-coming amendment.

AATTHEW KIM SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100

3

Client Matter No. 80404.0033.001 EFS-Web

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200	Confirmation No.: 5929					
Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes	Art Unit: 2186					
Filed: June 16, 2004	Examiner: THOMAS, Shane M.					
Attorney Docket No. SRC028	Customer No.: 25235					
For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE						

AMENDMENT AND RESPONSE PURSUANT TO FINAL OFFICE ACTION DATED MARCH 23, 2006

MAIL STOP AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In response to the final office communication mailed March 23, 2006,

please amend the above-identified application as follows:

Amendments to the Claims are reflected in the listing of claims which

begins on page 2 of this paper.

Remarks/Arguments begin on page 6 of this paper.

Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

Listing of Claims:

1. (Currently Amended) A reconfigurable processor that instantiates an algorithm as hardware comprising:

a first memory having a first characteristic memory bandwidth and/or memory utilization; and

a data prefetch unit coupled to the first memory, wherein the data prefetch unit retrieves <u>only computational</u> data <u>required by the algorithm</u> from a second memory of second characteristic memory bandwidth and/or memory utilization and places the retrieved <u>computational</u> data in the first memory <u>wherein the data</u> <u>prefetch unit operates independent of and in parallel with logic blocks using the</u> <u>computational data</u>, and wherein at least the first memory and data prefetch unit are configured by a program to conform to needs of the algorithm, and the data <u>prefetch unit is configured to match format and location of data in the second</u> <u>memory</u>.

- 2. (Cancelled)
- 3. (Cancelled)

4. (Currently Amended) The reconfigurable processor of claim 1, wherein the data prefetch unit is coupled to a memory controller that controls the transfer of the data between the second memory and the data prefetch unit and transmits only portions of data desired by the data prefetch unit and discards other portions of data prior to transmission of the data to the data prefetch unit.

 (Previously Presented) The reconfigurable processor of claim 1, wherein the data prefetch unit receives processed data from on-processor memory and writes the processed data to an external off-processor memory.

 (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit comprises at least one register from the reconfigurable processor.

7. (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit is disassembled when another program is executed on the reconfigurable processor.

8. (Previously Presented) The reconfigurable processor of claim 1 wherein said second memory comprises a processor memory and said data prefetch unit is operative to retrieve data from the processor memory.

9. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a microprocessor memory.

10. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a reconfigurable processor memory.

11. (Currently Amended) A reconfigurable hardware system, comprising:

a common memory; and

one or more reconfigurable processors that can instantiate an algorithm as hardware coupled to the common memory, wherein at least one of the reconfigurable processors includes a data prefetch unit to read and write <u>only</u> data <u>required for computations by the algorithm</u> between the data prefetch unit and the common memory <u>wherein the data prefetch unit operates independent</u>

of and in parallel with logic blocks using the computational data., and wherein the data prefetch unit is configured by a program executed on the system to conform to needs of the algorithm and match format and location of data in the common memory.

12. (Currently Amended) The reconfigurable hardware system of claim 11, comprising a memory controller coupled to the common memory and the data prefetch unit that transmits to the prefetch unit only data desired by the data prefetch unit as required by the algorithm.

13. (Cancelled)

14. (Cancelled)

15. (Previously Presented) The reconfigurable hardware system of claim 11, wherein the at least one of the reconfigurable processors also includes a computational unit coupled to a data access unit.

16. (Original) The reconfigurable hardware system of claim 15, wherein the computational unit is supplied the data by the data access unit.

17. (Currently Amended) A method of transferring data comprising:

transferring data between a memory and a data prefetch unit in a reconfigurable processor; and

transferring the data between a computational unit and a data access unit, wherein the computational unit and the data access unit, and the data prefetch unit are configured by a program to conform to needs of an algorithm implemented on the computational unit and transfer only data necessary for computations by the computational unit, and wherein the prefetch unit operates independent of and in parallel with the computational unit.

18. (Original) The method of claim 17, wherein the data is written to the memory, said method comprising:

transferring the data from the computational unit to the data access unit; and

writing the data to the memory from the data prefetch unit.

19. (Currently Amended) The method of claim 17, wherein the data is read from the memory, said method comprising:

transferring <u>only</u> the data <u>desired</u> by the data <u>prefetch</u> unit as required by the computational unit from the memory to the data prefetch unit; and

reading the data directly from the data prefetch unit to the computational unit through the data access unit.

20. (Original) The method of claim 19, wherein all the data transferred from the memory to the data prefetch unit is processed by the computational unit.

21. (Original) The method of claim 19, wherein the data is selected by the data prefetch unit based on an explicit request from the computational unit.

22. (Original) The method of claim 17, wherein the data transferred between the memory and the data prefetch unit is not a complete cache line.

23. (Original) The method of claim 17, wherein a memory controller coupled to the memory and the data prefetch unit, controls the transfer of the data between the memory and the data prefetch unit.

24. (Cancelled)

IIICS - 80404/0033 - 80526 v1

5

REMARKS/ARGUMENTS

Claims 1, 4-12 and 15-23 were presented for examination and are pending in this application. In an Official Final Office Action dated March 23, 2006, claims 1, 4-12 and 15-23 were rejected. The Applicants thank the Examiner for his consideration and address the Examiner's comments concerning the claims pending in this application below.

Rejection of the Claims under 35 U.S.C. §102(e)

Claims 1, 4-12 and 15-23 were rejected under 35 U.S.C. §102(e) as being anticipated by U.S. Patent Application Publication No. 2003/0084244 ("Paulraj"). In light of the aforementioned amendments, the Applicants traverse these rejections and request reconsideration. Independent claims 1, 11 and 17 have been amended to further describe the nature of the data retrieved by the prefetch unit. Support for the amendments can be found in the specification beginning generally at paragraph [0055] and continuing to paragraph [0064]. Paulraj discloses a system for cache optimization that configures a computational unit for a particular application. The Applicants' invention claims a system having a prefetch unit that retrieves computational data needed to complete the algorithm instantiated on the reconfigurable processor during processing. The retrieval of this data is done such that only data necessary for computations by the computational unit is accomplished in a manner so that the prefetch unit operates independent of and in parallel with the computational unit.

In view of all of the above, the claims are now believed to be allowable and the case in condition for allowance which action is respectfully requested. Should the Examiner be of the opinion that a telephone conference would expedite the prosecution of this case, the

Examiner is requested to contact Applicants' attorney at the telephone number listed below.

No fee is believed due for this submittal. However, any fee deficiency associated with this submittal may be charged to Deposit Account No. 50-1123.

<u>Mag 16</u>, 2006

Respectfully sobmitted

Michael C. Martensen, No. 46,901 Hogan & Hartson LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5910 Tel (303) 899-7333 Fax

Electronic Acknowledgement Receipt						
EFS ID:	1049173					
Application Number:	10869200					
Confirmation Number:	5929					
Title of Invention:	System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware					
First Named Inventor:	Daniel Poznanovic					
Customer Number:	25235					
Filer:	Michael Christian Martensen/Julie Lange					
Filer Authorized By:	Michael Christian Martensen					
Attorney Docket Number:	SRC028					
Receipt Date:	16-MAY-2006					
Filing Date:	16-JUN-2004					
Time Stamp:	18:15:36					
Application Type:	Utility					
International Application Number:						

Payment information:

Submitted with Payment	no
------------------------	----

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part	Pages
1		DOC077.PDF	51635	yes	7

	Multipart Description	1	
	Doc Desc	Start	End
	Amendment After Final	1	1
	Amendment Copy Claims/Response to Suggested Claims	2	5
	Applicant Arguments/Remarks Made in an Amendment	6	7
Warnings:	14	- 192	
Information:			
	Total Files Size (in bytes):	51	635

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

10/80

.

Approved for use through 7/31/2006. OMB 0651-0032 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE



1

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 US.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, US. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

	ed States Paten	T AND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 22: www.uspto.gov	TMENT OF COMMERCE Trademark Office OR PATENTS 13-1450	90 -
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	1
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929	-
25235 75	590 05/24/2006		EXAM	INER	ן
HOGAN & H	ARTSON LLP		THOMAS,	SHANE M	
1200 SEVENT	EENTH ST		ART UNIT	PAPER NUMBER]
DENVER, CO	80202		2186		-
			DATE MAILED: 05/24/200	6	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
Advisory Action	10/869,200	POZNANOVIC ET AL.
Before the Filing of an Appeal Brief	Examiner	Art Unit
	Shane M. Thomas	2186
The MAILING DATE of this communication app	ears on the cover sheet with the	correspondence address
THE REPLY FILED 16 May 2006 FAILS TO PLACE THIS APP	LICATION IN CONDITION FOR A	LLOWANCE.
 The reply was filed after a final rejection, but prior to or o this application, applicant must timely file one of the follop places the application in condition for allowance; (2) a Nu a Request for Continued Examination (RCE) in compliant time periods: The period for reply expires <u>3</u> months from the mailing date 	n the same day as filing a Notice of wing replies: (1) an amendment, at otice of Appeal (with appeal fee) in ce with 37 CFR 1.114. The reply m e of the final rejection.	Appeal. To avoid abandonment of fidavit, or other evidence, which compliance with 37 CFR 41.31; or (3) just be filed within one of the following
b) I he period for reply expires on: (1) the mailing date of this no event, however, will the statutory period for reply expire Examiner Note: If box 1 is checked, check either box (a) or TWO MONTHS OF THE FINAL REJECTION. See MPEP 7 Extensions of time may be obtained under 37 CFR 1.136(a). The date have been filed is the date for purposes of determining the period of example.	Advisory Action, or (2) the date set fortr later than SIX MONTHS from the mailin (b). ONLY CHECK BOX (b) WHEN TH 706.07(f). e on which the petition under 37 CFR 1. ktension and the corresponding amount	and the final rejection, whichever is later. In ng date of the final rejection. IE FIRST REPLY WAS FILED WITHIN 136(a) and the appropriate extension fee of the fee. The appropriate extension fee
under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the set forth in (b) above, if checked. Any reply received by the Office late may reduce any earned patent term adjustment. See 37 CFR 1.704(b) NOTICE OF APPEAL	shortened statutory period for reply origer than three months after the mailing dialog	ginally set in the final Office action; or (2) as ate of the final rejection, even if timely filed,
 I he Notice of Appeal was filed on A brief in com filing the Notice of Appeal (37 CFR 41.37(a)), or any exter a Notice of Appeal has been filed, any reply must be filed <u>AMENDMENTS</u> 	pliance with 37 CFR 41.37 must be ension thereof (37 CFR 41.37(e)), t d within the time period set forth in	a nied within two months of the date of o avoid dismissal of the appeal. Since 37 CFR 41.37(a).
 3. In proposed amendment(s) filed after a final rejection, (a) They raise new issues that would require further control (b) They raise the issue of new matter (see NOTE below) 	but prior to the date of filing a briet onsideration and/or search (see NC ow);	f, will <u>not</u> be entered because)TE below);
 (c) ☐ They are not deemed to place the application in be appeal; and/or (d) ☐ They present additional claims without canceling a 	corresponding number of finally re	educing or simplifying the issues for jected claims.
NOTE: See Continuation Sheet. (See 37 CFR 1.	116 and 41.33(a)).	
4. The amendments are not in compliance with 37 CFR 1.	21. See attached Notice of Non-Co	ompliant Amendment (PTOL-324).
 Applicant's reply has overcome the following rejection(s Newly proposed or amended claim(s) would be a non-allowable claim(s).): Illowable if submitted in a separate	, timely filed amendment canceling the
7. For purposes of appeal, the proposed amendment(s): a) how the new or amended claims would be rejected is pro The status of the claim(s) is (or will be) as follows:	i will not be entered, or b) □ w wided below or appended.	ill be entered and an explanation of
Claim(s) allowed: Claim(s) objected to: Claim(s) rejected: <u>1.4-12 and 15-25</u> . Claim(s) withdrawn from consideration:		
AFFIDAVIT OR OTHER EVIDENCE		
 The affidavit or other evidence filed after a final action, b because applicant failed to provide a showing of good ar was not earlier presented. See 37 CFR 1.116(e). 	ut before or on the date of filing a N nd sufficient reasons why the affida	lotice of Appeal will <u>not</u> be entered vit or other evidence is necessary and
9. The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to showing a good and sufficient reasons why it is necessar	g a Notice of Appeal, but prior to the overcome <u>all</u> rejections under appe ry and was not earlier presented.	e date of filing a brief, will <u>not</u> be eal and/or appellant fails to provide a See 37 CFR 41.33(d)(1).
10. The affidavit or other evidence is entered. An explanation <u>REQUEST FOR RECONSIDERATION/OTHER</u>	on of the status of the claims after e	entry is below or attached.
	ut uses NOT place the application	in condition for allowance because:
 12. Note the attached Information Disclosure Statement(s). 13. Other: 	(PTO/SB/08 or PTO-1449) Paper	No(s)
		2
J.S. Patent and Trademark Office TOL-303 (Rev. 7-05) Advisory Action Before	the Filing of an Appeal Brief	Part of Paper No. 05182006

Continuation Sheet (PTO-303)

Application No. 10/869,200

Continuation of 3. NOTE: Independent claims 1,11, and 17, all contain new limitations that were not previously considered by the Examiner; thus, a further search and additional consideration is required.

fm

C AMINER 13

Do Not ENTER. SM 5/18/06.

Client Matter No. 80404.0033.001 EFS-Web

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200	Confirmation No.: 5929		
Application of: Daniel Poznanovic, David E.	Art Unit: 2186		
Caliga, and Jenrey Hammes	Examiner: THOMAS, Shane M.		
Filed: June 16, 2004			
Attorney Docket No. SRC028	Customer No.: 25235		
For: SYSTEM AND METHOD OF			
ENHANCING EFFICIENCY AND			
UTILIZATION OF MEMORY BANDWIDTH IN			
RECONFIGURABLE HARDWARE			

AMENDMENT AND RESPONSE PURSUANT TO FINAL OFFICE ACTION DATED MARCH 23, 2006

MAIL STOP AF **Commissioner for Patents** P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In response to the final office communication mailed March 23, 2006,

please amend the above-identified application as follows:

Amendments to the Claims are reflected in the listing of claims which

begins on page 2 of this paper.

Remarks/Arguments begin on page 6 of this paper.

PTO/SB	(30 (04-05)
pproved for use through 07/31/2006. OMB	0651-0031
demark Office: U.S. DEPARTMENT OF CO	MAMERCE

/ App Patent and Trade

Under the Paperwork Reduction Act of 199	95, no persons are required to respond to a collection of informatic	on unless it displays a valid. OMB control nu
REQUEST	Application Number	10/869,200
FOR	Filing Date	June 16, 2004
CONTINUED EXAMINATION (R	CE) First Named Inventor	Daniel Poznanovic et al.
TRANSMITTAL	Group Art Unit	2186
Mail Stop RCE	Examiner Name	THOMAS, Shane M.
Commissioner for Patents P.O. Box 1450	Attorney Docket Number	SRC028
Alexandria, VA 22313-1450		
This is a Request for Continued Examination Request for Continued Examination (RCE) practice under 37 CFR 1 See Instruction Sheet for RCEs (not to be submitted to the USPTO) of	(RCE) under 37 C.F.R. 1.114 of the abov 114 does not apply to any utility or plant application filed prior to on page 2.	e-identified application. June 8, 1995, or to any design application.
 Submission required under 37 C.F.R. 1.114 amendments enclosed with the RCE will be entere applicant does not wish to have any previously file such amendment(s). a.	Note: If the RCE is proper, any previously filed d in the order in which they were filed unless a d unentered amendment(s) entered, applicant action is outstanding, any amendments filed aft	d unentered amendments and applicant instructs otherwise. If must request non-entry of ter the final Office Action may
be considered as a submission even if	this box is not checked.	
i. Consider the arguments in the App	eal Brief or Reply Brief previously filed on	
ii. 🗌 Other		
b. 🗌 Enclosed		
i. 🔲 Amendment/Reply	iii. 🔲 Information Disclosu	re Statement (IDS)
ii. 🔲 Affidavit(s)/Declaration(s)	iv. 🗌 Other	
2. Miscellaneous		
a. Suspension of action on the above-ide months. (Period of sus	ntified application is requested under 37 C.F.R pension shall not exceed 3 months; Fee under 37 C.F.R	 1.103(c) for a period of 1.17(i) required)
b. 🗌 Other		
B. Fees The RCE fee under 37 C.F.R. 1.17(e)	is required by 37 C.F.R. 1.114 when the RCE	is filed.
a. X The Director is hereby authorized to ch overpayments, to Deposit Account No.	arge the following fees, any underpayment of 50-1123.	fees, or credit any
i. 🛛 RCE fee required under 37 C.F.R	1.17(e)	
ii. 🔲 Extension of time fee (37 C.F.R 1.*	136 and 1.17)	
iii. 🛛 Other: Charge any additional fees o	or credit any overpayments for this filing	
b. Check in the amount of \$ enclosed	, Participation	
c. Payment by credit card (Form PTO-203	38 enclosed)	
WARNING: Information on this form r	nav become public. Credit card information should	not be included on
this form. Provide c	redit card information and authorization on PTO-203	8.
SIGNATURE OF APPL	LICANT, ATTORNEY, OR AGENT REQUIR	RED
Name (Print/Type) Michael C. Martensen	Registration No. (Attorney)	Agent) 46.901
Signature	Data /	/
14 CILCULANSA	Date 6/14/0	6

CERTIFICATE OF MAILING OR TRANSMISSION

Name (Print/Type)	Julie Lange				
Signature		Date	15 June	2006	

Electronic Patent Application Fee Transmittal					
Application Number:	lication Number: 10869200				
Filing Date:	16	16-Jun-2004			
Title of Invention: System and method of enhancing efficiency and utilization bandwidth in reconfigurable hardware					zation of memory
irst Named Inventor: Daniel Poznanovic					
Filer: Michael Christian Martensen					
Attorney Docket Number: SRC028					
Filed as Large Entity					
Utility Filing Fees					
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Basic Filing:					
Pages:					
Claims:					
Miscellaneous-Filing:					
Petition:					
Patent-Appeals-and-Interference:					
Post-Allowance-and-Post-Issuance:					
Extension-of-Time:					

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Miscellaneous:		Y		~
Request for continued examination	1801	1	790	790
	Tota	al in USD	(\$)	790

Electronic Acknowledgement Receipt					
EFS ID:	1079525				
Application Number:	10869200				
Confirmation Number:	5929				
Title of Invention:	System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware				
First Named Inventor:	Daniel Poznanovic				
Customer Number:	25235				
Filer:	Michael Christian Martensen				
Filer Authorized By:					
Attorney Docket Number:	SRC028				
Receipt Date:	15-JUN-2006				
Filing Date:	16-JUN-2004				
Time Stamp:	10:54:20				
Application Type:	Utility				
International Application Number:					

Payment information:

Submitted with Payment	yes				
Payment was successfully received in RAM	\$790				
RAM confirmation Number	626				
Deposit Account	501123				
The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows: Charge any Additional Fees required under 37 C.F.R. Section 1.16 and 1.17					

File Listing:

Γ

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part	Pages		
1	Request for Continued Examination (RCE)	DOC182.PDF	28871	no	1		
Warnings:							
Information							
2	Fee Worksheet (PTO-875)	fee-info.pdf	8207	no	2		
Warnings:		· · · · · · · · · · · · · · · · · · ·					
Information			_				
		Total Files Size (in bytes):	37	7078			
Total Files Size (in bytes): 37078 This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503. New Applications Under 35 U.S.C. 111 If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application. National Stage of an International Application under 35 U.S.C. 371 If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.							

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L2	2258	711/154.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 12:14
L3	11	2 and memory and ((reconfigurable reconfigurability configurable configurability) near5 (processor microprocessor CPU controller cache)) and (pre-fetch\$3 prefetch\$3)	US-PGPUB; USPAT	OR	ON	2006/07/24 12:18
S16 5	1675	reconfigur\$4 near2 processor	US-PGPUB; USPAT	OR	ON	2006/07/24 10:27
S16 6	138	S165 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 10:20
S16 7	1854	reconfigur\$4 near2 (processor microprocessor micro-processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 10:28
S16 8	144	S167 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 10:28
S16 9	3355	(reconfigur\$4 adaptive) near2 (processor microprocessor micro-processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:34
S17 0	156	S169 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 10:40
S17 1	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 10:58
S17 2	4	"021492".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:20
S17 3	2217	711/170.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:20
S17 4	5	S173 and (algorithm application task instructions computation arithmetic program) near3 (reconfigur\$5) and (prefetch\$3 pre-fetch\$3)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:22
S17 5	28	S173 and (algorithm application task instructions computation arithmetic program) same (reconfigur\$5) and (prefetch\$3 pre-fetch\$3)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:30
S17 6	7	712/207.ccls. and prefetch\$3 near5 computation\$2	US-PGPUB; USPAT	OR	ON	2006/07/24 11:31
S17 7	100	712/207.ccls. and prefetch\$3 with (configur\$5 reconfig\$5)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:32
S17 8	81	712/207.ccls. and prefetch\$3 with (configur\$5 reconfig\$5) same (process algorithm program instructions calculation application)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:33

7/24/2006 12:22:12 PM C:\Documents and Settings\sthomas\My Documents\EAST\Workspaces\10869200.wsp

Page 1

		Set 1991 A state of the set of	32 Strategic Address for State and Strategic Address for St	- 1		NAME AND ADDRESS OF A DESCRIPTION OF A D
\$17 9	3	712/207.ccls. and prefetch\$3 with (configur\$5 reconfig\$5) same (process algorithm program instructions calculation application) same parallel	US-PGPUB; USPAT	OR	ON	2006/07/24 11:33
S18 0	1118	(configurable) near2 (processor microprocessor micro-processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:35
S18 1	977	S180 not S169	US-PGPUB; USPAT	OR	ON	2006/07/24 11:35
S18 2	58	S181 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:35
S18 3	161	reconfigur\$3 adj (processor micro-processor CPU processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 4	190	reconfigur\$3 adj (processor micro-processor CPU microprocessor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 5	8	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 6	0	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and prefetch	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 7	13	711/170-173.ccls. and dynamic near3 logic	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 8	999	smc.as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 9	0	smc.as. and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 0	0	smc.as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 1	0	(smc and computers) .as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 2	0	(smc and computers) .as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 3	0	(smc and computers).as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 4	16	(src and computers).as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 5	114	711/170.ccls. and dynamic\$4 near3 configur\$5	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 6	6	711/170.ccls. and dynamic\$4 near3 configur\$5 with cache	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 7	438	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46

Vi Cont Line	and the second se			COLUMN TRACK AND A DESCRIPTION		
S19 8	6	"206189".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 9	1	"5024031".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 0	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 1	2217	711/170.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 2	598	711/170.ccls. and (reconfigur\$5 rearrang\$4 application adj specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 3	126	711/170.ccls. and matrix	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 4	81	711/170.ccls. and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 5	214	712/15.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 6	378	711/170.ccls. and (application near2 specific application-specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 7	438	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 8	298	S207 and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 9	12	S208 and memory with reconfiguring	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 0	57	711/170.ccls. and ((reconfigur\$5 rearrang\$4) and application adj specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 1	81	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 2	314	711/170.ccls. and reconfig\$7	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 3	1	"6779131".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 4	1	("6779131").URPN.	USPAT	OR	ON	2006/07/24 11:46
S21 5	9	("5892896" "6060339" "6081463" "6154851" "6204562" "6363502" "6405324" "6483755" "6530005").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S21 6	29	direct adj execution adj logic	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S21 7	4	711/170.ccls. and programmable adj logic adj blocks	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46

7/24/2006 12:22:12 PM C:\Documents and Settings\sthomas\My Documents\EAST\Workspaces\10869200.wsp

Page 3

S21 8	6	"869200".ap.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S21 9	8	711/171-172.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 0	81	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 1	81	711/170.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S22 2	8	711/171-172.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S22 3	17	711/173.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S22 4	106	711/170.ccls. and reprogram\$5	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 5	93	711/171-172.ccls. and (reprogram\$5 reconfig\$6)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 6	82	S225 not S224	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 7	527	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 8	19	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and prefetch	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 9	113	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and bandwidth	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 0	7	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and vhdl	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 1	47	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and matrix	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 2	15	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and parallelism	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 3	1	"6553477".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 4	6	711/170-173.ccls. and reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46

S23 5	9	("20030046530" "5737524" "5872919" "5915104" "5953512" "6000014" "6104415" "6216219" "6339819").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S23 6	445	reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S23 7	812	reconfigurable adj2 processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S23 8	367	S237 not S236	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S23 9	160	S237 and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 0	11	(adaptive adj processor) and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 1	5	S240 not S239	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 2	0	"008128".pa.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 3	6	"008128".ap.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
524 4	49	src adj computers	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 5	7	711/117.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S24 6	19	711/118.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S24 7	4	"859051".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S24 8	1	"6678790".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S24 9	4	"021492".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 0	1	"6563746".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 1	2	("6574682" "5860111").pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46

7/24/2006 12:22:12 PM C:\Documents and Settings\sthomas\My Documents\EAST\Workspaces\10869200.wsp

Page 5

S25 2	4	("6026402" "6633515").pn. "20030169283" "20030136846"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 3	3	"20030208658" "20030194458"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 4	161	reconfigur\$3 adj (processor micro-processor CPU processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 5	0	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and prefetch	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 6	999	smc.as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 7	0	smc.as. and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 8	0	smc.as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 9	0	(smc and computers) .as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 0	0	(smc and computers) .as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 1	0	(smc and computers).as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 2	2217	711/170.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 3	438	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 4	1	("6779131").URPN.	USPAT	OR	ON	2006/07/24 11:46
S26 5	8	711/171-172.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 6	81	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 7	81	711/170.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S26 8	527	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 9	113	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and bandwidth	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 0	445	reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S27 1	11	(adaptive adj processor) and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46

7/24/2006 12:22:12 PM C:\Documents and Settings\sthomas\My Documents\EAST\Workspaces\10869200.wsp

Page 6

S27 2	0	"008128".pa.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S27 3	1	"5024031".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 4	1	"6779131".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 5	1	"6553477".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 6	1	"6678790".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
527 7	1	"6563746".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 8	8	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
527 9	13	711/170-173.ccls. and dynamic near3 logic	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
528 0	16	(src and computers).as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S28 1	114	711/170.ccls. and dynamic\$4 near3 configur\$5	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S28 2	6	711/170.ccls. and dynamic\$4 near3 configur\$5 with cache	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 3	6	"206189".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 4	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 5	81	711/170.ccls. and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 6	298	S263 and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 7	12	S286 and memory with reconfiguring	US-PGPUB; USPAT	OR '	ON	2006/07/24 11:47
S28 8	57	711/170.ccls. and ((reconfigur\$5 rearrang\$4) and application adj specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 9	81	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S29 0	9	("5892896" "6060339" "6081463" "6154851" "6204562" "6363502" "6405324" "6483755" "6530005").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47

S29 1	29	direct adj execution adj logic	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 2	4	711/170.ccls. and programmable adj logic adj blocks	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 3	6	"869200".ap.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 4	8	711/171-172.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 5	17	711/173.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 6	106	711/170.ccls. and reprogram\$5	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S29 7	93	711/171-172.ccls. and (reprogram\$5 reconfig\$6)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S29 8	82	S297 not S296	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S29 9	19	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and prefetch	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S30 0	7	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and vhdl	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S30 1	47	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and matrix	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S30 2	15	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and parallelism	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S30 3	6	711/170-173.ccls. and reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S30 4	9	("20030046530" "5737524" "5872919" "5915104" "5953512" "6000014" "6104415" "6216219" "6339819").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S30 5	812	reconfigurable adj2 processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S30 6	160	S305 and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
	a state of the sta		the second s	and the second se		
----------	--	--	--	---	----	------------------
S30 7	5	S271 not S306	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S30 8	6	"008128".ap.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S30 9	49	src adj computers	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S31 0	7	711/117.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 1	19	711/118.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 2	4	"859051".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 3	4	"021492".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 4	2	("6574682" "5860111").pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 5	4	("6026402" "6633515").pn. "20030169283" "20030136846"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 6	3	"20030208658" "20030194458"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 7	190	reconfigur\$3 adj (processor micro-processor CPU microprocessor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 8	126	711/170.ccls. and matrix	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 9	214	712/15.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 0	298	S263 and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 1	160	S305 and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S32 2	438	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 3	378	711/170.ccls. and (application near2 specific application-specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 4	314	711/170.ccls. and reconfig\$7	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 5	367	S305 not S270	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47

7/24/2006 12:22:12 PM C:\Documents and Settings\sthomas\My Documents\EAST\Workspaces\10869200.wsp

Page 9

S32 6	598	711/170.ccls. and (reconfigur\$5 rearrang\$4 application adj specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 7	812	reconfigurable adj2 processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S32 8	2	("20030070055" "20030217244")	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 9	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 0	707	(configurable reconfigurable "re-configurable") adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 1	789	(configurable reconfigurable "re-configurable") adj (processor (processing adj unit) CPU microprocessor "micro-processor")	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 2	57	((configurable reconfigurable "re-configurable") adj (processor (processing adj unit) CPU microprocessor "micro-processor")). ti.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 3	393	S331 and (FPGA PLD)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 4	359	S333 not S332	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 5	1	"6507213".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 6	4	("6507213").URPN.	USPAT	OR	ON	2006/07/24 11:47
S33 7	957	((configurable reconfigurable "re-configurable") adj (processor (processing adj unit) CPU microprocessor "micro-processor" cache))	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 8	391	S337 and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 9	15	S338 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
534 0	30	direct adj execut\$3 adj logic	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 1	20	memory adj algorithm adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 2	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 3	3363	711/170-173.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47

7/24/2006 12:22:12 PM C:\Documents and Settings\sthomas\My Documents\EAST\Workspaces\10869200.wsp

S34 4	35	S343 and reconfigurable near3 (processor multiprocessor cache CPU (processing adj unit))	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 5	3	"682579".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 6	1	"20030088610"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 7	0	"2003004117"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 8	1	"20030004117"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 9	10	hoyle.in. and operating adj system	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S35 0	1	"6507898".pn.	USPAT	OR	OFF	2006/07/24 12:06
S35 1	1	"6507898".pn.	USPAT	OR	OFF	2006/07/24 12:06



Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L5	26	(processor and prefetch\$3 and memory and algorithm).clm.	US-PGPUB; USPAT	OR	ON	2006/07/24 12:19

.

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

25235 7590 07/26/2006 HOGAN & HARTSON LLP ONE TABOR CENTER, SUITE 1500 1200 SEVENTEENTH ST DENVER, CO 80202

EX	AMINER
THOMA	AS, SHANE M
ART UNIT	PAPER NUMBER
2186	

DATE MAILED: 07/26/2006

				_
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO. CONFIRMATION NO.	3
10/869,200	06/16/2004	Daniel Poznanovic	SRC028 5929	
TITLE OF INVENTION: RECONFIGURABLE HAR	SYSTEM AND METHOD DWARE	OF ENHANCING EFFICIENCY AND UTILIZATION	OF MEMORY BANDWIDTH IN	

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	\$0	\$1700	10/26/2006

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED</u>. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:	If the SMALL ENTITY is shown as NO:
A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.	A. Pay TOTAL FEE(S) DUE shown above, or
B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or	B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

Page 1 of 3

PTOL-85 (Rev. 07/06) Approved for use through 04/30/2007.

		PART	B - FEE(S) TRA	NSMITTAL		
Complete and se	nd this form, toget	her with applicable	e fee(s), to: <u>Mail</u> or <u>Fax</u>	Mail Stop ISSUE Commissioner fo P.O. Box 1450 Alexandria, Virg (571)-273-2885	FEE r Patents inia 22313-1450	
INSTRUCTIONS: This appropriate. All further indicated unless correctu	form should be used f correspondence includir ed below or directed oth	for transmitting the ISS ing the Patent, advance of herwise in Block 1, by (UE FEE and PUBLIC orders and notification (a) specifying a new c	CATION FEE (if requ of maintenance fees v correspondence address	ired). Blocks 1 through 5 s vill be mailed to the current and/or (b) indicating a sep	should be completed where correspondence address as arate "FEE ADDRESS" for
CURRENT CORRESPOND	ENCE ADDRESS (Note: Use BI	ock 1 for any change of address)		Note: A certificate of Fee(s) Transmittal. Th papers. Each additiona	mailing can only be used for is certificate cannot be used I paper, such as an assignme of mailing or transmission	or domestic mailings of the for any other accompanying ent or formal drawing, must
25235	7590 07/26	/2006		have its own certificate		
HOGAN & HARTSON LLP ONE TABOR CENTER, SUITE 1500 1200 SEVENTEENTH ST				I hereby certify that the States Postal Service v addressed to the Mai transmitted to the USP	tritcate of Mailing or Trans is Fee(s) Transmittal is bein vith sufficient postage for fin Stop ISSUE FEE address TO (571) 273-2885, on the c	mission g deposited with the United st class mail in an envelope above, or being facsimile late indicated below.
DENVER, CO 8	0202					(Depositor's name)
						(Signature)
						(Date)
APPLICATION NO.	FILING DATE		FIRST NAMED INVEN	ITOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004		Daniel Poznanovi	ic	SRC028	5929
RECONFIGURABLE H	ARDWARE		DUBLICATION FEED			
AFTEN, TITE	SMALL ENTIT	1330E TEE DOE	FOBLICATION FEEL	000 TREV. FAID 1330	CIZOO	DATEDOE
nonprovisional	NU	\$1400	\$300		\$1700	10/26/2006
EXAM	INER	ART UNIT	CLASS-SUBCLASS	5		
THOMAS,	SHANE M	2186	711-137000			
1. Change of corresponde CFR 1.363)	ence address or indication	n of "Fee Address" (37	2. For printing on	the patent front page, lis	st 1	
Change of corresp	ondence address (or Cha	nge of Correspondence	(1) the names of u or agents OR, alter	up to 3 registered paten rnatively,	t attorneys 4	
Address form PTO/SE	3/122) attached.	Indication form	(2) the name of a storney	single firm (having as a	member a 2	
PTO/SB/47; Rev 03-0 Number is required.	2 or more recent) attach	ed. Use of a Customer	2 registered patent listed, no name wi	attorneys or agents. If Il be printed.	no name is 3	
3. ASSIGNEE NAME A	ND RESIDENCE DATA	TO BE PRINTED ON	THE PATENT (print of	or type)		
PLEASE NOTE: Unl recordation as set fort	ess an assignee is identi h in 37 CFR 3.11. Comp	fied below, no assignee letion of this form is NC	data will appear on t T a substitute for filing	he patent. If an assign g an assignment.	ee is identified below, the d	ocument has been filed for
(A) NAME OF ASSIC	GNEE .		(B) RESIDENCE: (C	CITY and STATE OR C	OUNTRY)	
142						
Please check the appropri	ate assignee category or	categories (will not be p	rinted on the patent) :		orporation or other private gr	oup entity Government
4a. The following fee(s) a	are submitted:	4	b. Payment of Fee(s): ((Please first reapply ar	y previously paid issue fee	shown above)
Publication Fee (N	o small entity discount n	ermitted)	Payment by credi	it card Form PTO-2038	is attached	
Advance Order - #	of Copies		The Director is he	ereby authorized to char	ge the required fee(s), any de	eficiency, or credit any
			overpayment, to I	Deposit Account Number	er (enclose a	n extra copy of this form).
5. Change in Entity Stat	tus (from status indicated	above)		longer claiming SMAI	L ENTITY status See 37 C	FR 1 27(g)(2)
NOTE: The Issue Fee and	Publication Fee (if requ	uired) will not be accepte	d from anyone other th	han the applicant; a regi	stered attorney or agent: or th	he assignee or other party in
nterest as shown by the r	ecords of the United Stat	tes Patent and Trademark	Office.			1

(2). or other party in Authorized Signature Date _ Typed or printed name Registration No. This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

OMB 0651-0033 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

	ted States Patent at	ND TRADEMARK OFFICE	UNITED STATES DEPART United States Patent and T Address: COMMISSIONER FC P.O. Box 1450 Alexandria, Virginia 2231 www.uspto.gov	MENT OF COMMERCE rademark Office OR PATENTS 3-1450
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929
25235 759	0 07/26/2006		EXAMI	NER
HOGAN & HAR	TSON LLP		THOMAS, S	SHANE M
ONE TABOR CEN	TER, SUITE 1500		ART UNIT	PAPER NUMBER
1200 SEVENTEEN DENVER, CO 8020	TH ST 02		2186 DATE MAILED: 07/26/2006	j

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b) (application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 0 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 0 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

Page 3 of 3

	Application No	Applicant/s)					
	Application No.	Applicant(s)					
Notice of Allowability	10/869,200	POZNANOVIC ET AL.					
Notice of Anowability	Examiner	Art Unit					
	Shane M. Thomas	2186					
The MAILING DATE of this communication ap All claims being allowable, PROSECUTION ON THE MERITS herewith (or previously mailed), a Notice of Allowance (PTOL-8 NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT of the Office or upon petition by the applicant. See 37 CFR 1.3	pears on the cover sheet with the IS (OR REMAINS) CLOSED in this IS) or other appropriate communicat RIGHTS. This application is subject 13 and MPEP 1308.	e correspondence address application. If not included tion will be mailed in due course. THIS of to withdrawal from issue at the initiative					
1. X This communication is responsive to <u>RCE / Amendment</u>	1. X This communication is responsive to <u>RCE / Amendment filed 6/15/2006</u> .						
2. X The allowed claim(s) is/are <u>1,4-12,15-23 (renumbered 1</u>	<u>-19)</u> .						
 3. ☐ Acknowledgment is made of a claim for foreign priority a) ☐ All b) ☐ Some* c) ☐ None of the: 	under 35 U.S.C. § 119(a)-(d) or (f).						
1. Certified copies of the priority documents ha	ive been received.						
2. Certified copies of the priority documents ha	ive been received in Application No	··					
3. Copies of the certified copies of the priority of	documents have been received in th	his national stage application from the					
International Bureau (PCT Rule 17.2(a)).							
* Certified copies not received:							
Applicant has THREE MONTHS FROM THE "MAILING DATE noted below. Failure to timely comply will result in ABANDON THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	E" of this communication to file a rep NMENT of this application.	oly complying with the requirements					
4. A SUBSTITUTE OATH OR DECLARATION must be sub INFORMAL PATENT APPLICATION (PTO-152) which g	omitted. Note the attached EXAMIN ives reason(s) why the oath or decl	ER'S AMENDMENT or NOTICE OF aration is deficient.					
5. CORRECTED DRAWINGS (as "replacement sheets") m	nust be submitted.						
(a) 🗌 including changes required by the Notice of Draftspe	erson's Patent Drawing Review (PT	O-948) attached					
1) 🗌 hereto or 2) 🔲 to Paper No./Mail Date	•						
(b) including changes required by the attached Examine Paper No./Mail Date	er's Amendment / Comment or in th	e Office action of					
Identifying indicia such as the application number (see 37 CFF each sheet. Replacement sheet(s) should be labeled as such in	R 1.84(c)) should be written on the dra n the header according to 37 CFR 1.1	wings in the front (not the back) of 21(d).					
 DEPOSIT OF and/or INFORMATION about the dep attached Examiner's comment regarding REQUIREMEN 	DOSIT OF BIOLOGICAL MATERIA	L must be submitted. Note the ICAL MATERIAL.					
Attachment(s)							
1. Notice of References Cited (PTO-892)	5. I Notice of Informa	Patent Application (PTO-152)					
2. INVOLCE OF DRATTPERSON'S Patent Drawing Review (PTO-948	6. [] Interview Summa Paper No. /Mail	ary (P10-413), Date					
3. Information Disclosure Statements (PTO-1449 or PTO/SE	3/08), 7. 🗌 Examiner's Amer	ndment/Comment					
4. □ Examiner's Comment Regarding Requirement for Deposit of Biological Material 8. ⊠ Examiner's Statement of Reasons for Allowance							
vec konstal a tel ₩ estiment vec (a la difetazioni	9. 🗋 Other						
U.S. Patent and Trademark Office PTOL-37 (Rev. 7-05)	Notice of Allowability	Part of Paper No./Mail Date 20060724					

230

Part of Paper No./Mail Date 20060724

Application/Control Number: 10/869,200 Art Unit: 2186

REASONS FOR ALLOWANCE

Claims 1,4-12, and 15-23 are allowable over the prior art of record.

The following is an examiner's statement of reasons for allowance:

As per independent claims 1,11, and 17, the prior art of record does not teach or suggest, either alone or in combination, the every limitation of each claim. Specifically the prior art of record does not teach in combination a reconfigurable processor with a data prefetch unit only fetching computational data required by an algorithm in addition to a first memory and the prefetch unit being configurable to conform to the requirements (needs) of a particular algorithm where the data prefetch unit is configured to match format and location of the in the second memory (claim 1). Further regarding claims 11 and 17, the prior art of record does not teach the prefetch unit operating independent and in parallel with the logic blocks that are using computational data with the data prefetch unit only transferring data necessary for computations. Further regarding claim 17, the prior art of record does not specifically teach a computation unit, prefetch unit, and data access unit all being configurable in order to conform to the needs of an algorithm implemented on the computational unit.

Gibson et al. (U.S. Patent No. 6,507,898) teaches a reconfigurable cache controller but does not teach each limitation of the independent claims of Applicant.

Howard et al. (U.S. Patent Application Publication No. 2005/0044327) teaches a reconfigurable processor that may be reconfigured based on the algorithm being run (¶52 and ¶90).

Application/Control Number: 10/869,200 Art Unit: 2186

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shane M. Thomas whose telephone number is (571) 272-4188. The examiner can normally be reached on M-F 8:30 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt M. Kim can be reached on (571) 272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Shane M. Thomas

MATTHEW KI

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100

Notice of Peteropage Cited	Application/Control No. 10/869,200	Applicant(s)// Reexamination POZNANOV	Patent Under on C ET AL.
Notice of References Ched	Examiner	Art Unit	
	Shane M. Thomas	2186	Page 1 of 1
	J.S. PATENT DOCUMENTS		

Document Number Date * Name Classification Country Code-Number-Kind Code MM-YYYY * US-6,507,898 01-2003 Gibson et al. 711/168 A * US-2005/0044327 02-2005 711/147 в Howard et al. US-С D US-US-Е US-F US-G USн US-1 US-J USк US-L US-М

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	υ	
	v	
	w	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 20060724





Part of Paper No. 20060724



Application/Control No.	Applicant(s)/Patent under Reexamination	
10/869,200	POZNANOVIC ET AL.	
Examiner	Art Unit	
Shane M. Thomas	2186	

	SEAR	CHED	
Class	Subclass	Date	Examine
711	170	7/24/2006	SMT
	-		

INT	ERFERENC	E SEARCH	ED
Class	Subclass	Date	Examine
Interference	e Search (see	MUG.7	
interfere prir	nce search ntout)	7/24/2006	SMT

SEARCH NOTES (INCLUDING SEARCH STRATEGY)											
	DATE	EXMR									
Updated East Search	10/15/2005	SMT									
711/170-173 (text search only - see search printout)	10/15/2005	SMT									
Updated EAST Search (see attached printout)	7/24/2006	SMT									
712/207 (text search only - see search printout)	7/24/2006	SMT									
711/154 (text search only - see search printout)	7/24/2006	SMT									
- 114		R									

Part of Paper No. /0060724

- 245		//		de)		of (Cla	ain IIII	ns IIII							Ар 10	pli /86	cati 9,2	or 00	No).		7,5			Ar P(opli OZľ	can NAI	nt(s NO		CE	ТA	
											-	Shane M. Thomas								Ar 21	t Ui 186	nit											
		1	F	Reje	ect	ed			-	. (Thro	oug Car	h n ice	llec	nera I	al)		N		Noi	1-El	ect	ed		A	hi N	Ap	pe	al	-			
= Allowed									÷ Restricted				ł	1				I Interferen		ice		0	Objected										
Cl	aim		_			Dat	e					Clair	n				Da	ate	_				Cla	im				Da	te	_			
Final	Original	1/5/05	7/6/05	10/15/05	3/17/06	7/24/06					Final		Original										Final	Original									
	1	T	V	1	1	=				-			51	-	-	+	+	+	+	+				101		-	+	+	+	+	\vdash	\square	
	-2	1	V		E			-					52	-				T	t					102						E			
	-3-	V	V	J	J	=	-			_	-	-	53	-	-		-	+	+	+	H	-		103			-	-	-	+	H	_	
	5	1	1	1	V	=		-					55		-	-								105						T			
	6	1	V	V	V	=			-		-		56	_	_			-	F			F		106		-	-		-	1			
-	8	V	V	V	V	=		-			1		58				+	1	+	+	H		100	107				-	-	-	\square		
	9	V	1	V	V	=		<u></u>					59						T					109				-					
-	10	V	V	V	V	=		-	-	-	-		50 51	-	-	-	+	+	+	-		-		110		-	+	+	-	⊢		-	
	12	V	V	1	V	=							52						t			lt		112									
	13	1	V	-	-	_					_	-	53	-				-	-	-		F		113			_	-	-	_			
-	15	V	V	T	V	=	\vdash		+	-	-		55			+	+	+-	+					114		-	+	+	+	+	+	\square	
	16	1	V	1	V	=							66						T					116									
-	17	V	V	V	V	=		-		+			67 58	_	_	_	+		╞	+	\square		_	117		+	+	+	+	\vdash			
	19	V	V	1	V	=						1	59						t			E		119			-	1					
	20	1	V	1	V	=							70		_	_			T			F		120				-					
	21	V	V	V	V	=			-	-	-	+	71	-	-	+	+	+	+	+		-		121		+		-	-	-	$\left \right $	-	
	23	1	V	V	V	=		-			1		73						L					123				_	-				
	24	V	1	1	-	-	\square			-	-		74	_	-	+	+	-	+				-	124	-			+	-	-	\square	\square	
\vdash	26		-	+	+	-				-	-	-	76			+	+	+	+	+	+	ŀ	-	125		-	+	+	+	+	+	\neg	
	27			1	L						_		77				1	-	1			ļ		127						-			
	28	H	-		-	-	-			-	-		/8 79	-	-	+	-	+	+	-	+	-	-	128	$\left \right $	-		+	-	+		-	
	30												80											130				1					
	31		_		-	-							81			-	-	-	-	-	\square			131				-	-				
-	33		-	+	-	-		-		-	-	-	83			-		-	+	-	\square			133		-		+	-	-	$\left \right $	_	
	34		_		-								84				-	_		-				134									
	35	\vdash	-	-	-	-	\vdash	_		_	-		85			+	+	+	+	+	\vdash	-		135		+		+	-	-	$\left - \right $		
	37												87	-					t	+		ŀ		137				+	-	1-	-		
	38		_	-						_			88			-			T			F		138				-					
	39	\vdash	-	-	-	+	$\left \right $			-	-	-	90		-	-+	+	+	+	+	\vdash	$\left \right $		139	$\left \right $	-		+	+	+	$\left \right $		
	41				T								91						T			t		141						-			
	42		_		F				_	_		-	92	_	_		-	1	F		P	F		142				-					
-	43		-	-	-	-	\vdash			-	-		93	-	-	-	+	-	+	-	\vdash			143	$\left \right $	+		+	+	+	\vdash	-	
	45		_										95						t	1				145									
	46		_							_	-	-	96		_	-	_		F	-		-		146	_	-							
-	4/	-	-	-	-	-	$\left \right $			-	-	+	97	-	-	+	+	+	+	+			-	147	-	-		-	-	-	H		
	49		-	-					_				99											149		-		1	-			_	
L	50			L		1						1	00				T		L					150									

Part of Paper No. 20060724

A CONTRACTOR OF AND PROPERTY OF AND	
A COMPANY OF COMPANY	

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Addrew COMMISSIONER FOR PATENTS FO. Box 1450 Alexandra, Vignia 22313-1450 www.upito.gov

BIBDATASHEET

CONFIRMATION NO. 5929

Bib Data Sheet

SERIAL NUME 10/869,200	BER	FILING OR 371(c) DATE 06/16/2004 RULE	CLASS 711	711 GRO			C	ATTORNEY DOCKET NO. SRC028					
APPLICANTS Daniel Poznanovic, Colorado Springs, CO; David E. Caliga, Colorado Springs, CO; Jeffrey Hammes, Colorado Springs, CO; ** CONTINUING DATA **********************************													
Foreign Priority claimed yes Mono 35 USC 119 (a-d) conditions yes no Met after Met after Verified and Met and Acknowledged Examiner's Signature													
25235 TITLE System and meth	nod of	fenhancing efficiency	and utilization of men	nory bai	ndwidth	in recon	figura	ble hardware					
FILING FEE FEES: Authority has been given in Paper No. to charge/credit DEPOSIT ACCOUNT 928 1.16 Fees (Filing) Image: 1.17 Fees (Processing Ext. of time) Image: 1.18 Fees (Issue)													

Issue Classification	Application/Control No. 10/869,200	Applicant(s)/Patent under Reexamination POZNANOVIC ET AL.
	Examiner Shane M. Thomas	Art Unit 2186

						15	SSU	EC	LAS	SIF	CAT	101	1						
ORIGINAL CLASS SUBCLASS											IN	TERNA	TIONAL	CLASS	SIFICAT	ION			
	С	LASS			S	UBCLAS	SS			CL	AIMED		NON-CLAIMED						
	3	711				170		G	06	F	12	,	00					1	
	and Ficken in succession	CR	OSS R	EFEREN	ICES													,	
CLA	ss	SUBC	LASS (ONE SU	BCLAS	S PER E	BLOCK)					/						,	
71	1	154										1						1	
												1						1	
												1						1	
												1						1	
				- S 								1						1	
S	hane (Assis	M. Th tant Exa	iomas aminer)	s 7/24) (Da	4/06 ate)		P	GA RIM/			A NER		7	Total	Claim	s Allov	ved: 1	9	
						4	yan	20	IMA	en 9	IMPE	2		Print	D.G. Claim(s)		Prin	.G.
(Le	gal Inst	trument	s Exan	niner)	(Date)		(Phimar	y exam	aner)		(Date)	- 9				-/			
-		-													1			<u> </u>	4
	laims	renur	nbere	d in th	e sam	e orde	er as p	resen	ted by	y appli	cant		PA		Пт	.D.			.1.47
Final	Driginal		Final	Driginal		Final	Driginal		Final	Driginal		Final	Driginal		Final	Driginal		Final	Driginal
1	1			31			61			91			121			151			181
<u> </u>	2	1		32			62			92	1 1		122			152			182
	3]		33			63			93			123			153	3		183
2	4			34			64			94	{ }		124			154			184
3	6		<u> </u>	35			66			90			125			155			185
5	7			37			67			97	1 1		127			157			187
6	8	1		38			68		-	98	1 1		128			158			188
7	9	1		39	1		69			99	1 [129			159			189
8	10]		40			70			100] [130			160		· · ·	190
9	11			41			71			101			131			161			191
10	12			42			72			102			132		ļ	162			192
	13			43			73			103			133			163			193
11	14			44			75		-	104			134			165			194
12	16			45			76			105	1 1		135			165			196
13	17			47	ة ا		77			107	i t		137			167			197
14	18	1		48		-	78			108	i t		138		-	168			198
15	19	1		49	1		79			109	1 1		139			169			199
16	20			50			80			110	[140			170			200
17	21			51			81			111		-	141			171			201
18	22	- 5		52			82			112			142			172			202
19	23			53			83			113	{ }		143			173			203
	24			55			85		120.3	114	1 1		144			174			204
	26		-	56			86		-	116	1 1		145			176			205
	27	1		57	1		87			117			147			177			207
1	28	1		58	1		88			118	1		148			178			208
	29]		59			89			119] [149			179			209
	30			60			90			120			150			180			210

Part of Paper No. 20060724

PTO/SB/08a (08-03)

Approved for use through 07/31/2006. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Application Number 10869200 Filing Date 2004-06-16 INFORMATION DISCLOSURE First Named Inventor Daniel Poznanovic et al. STATEMENT BY APPLICANT Art Unit 2186 (Not for submission under 37 CFR 1.99) **Examiner** Name Thomas, Shane M. Attorney Docket Number SRC028

	U								Remove
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue D)ate	Name of Pate of cited Docu	entee or Applicant ment	Pages, Releva Figures	Columns,Lines where nt Passages or Relevan s Appear
	1	6076152		2000-06	6-13	Huppenthal et	al.	6 6	
	2	6247110		2001-00	6-12	Huppenthal et	al.		
	3	6356963		2002-03	3-12	Parks			
	4	6594736		2003-00	6-15	Parks			
If you wis	h to ac	d additional U.S. Pater	nt citatio	n inform	ation pl	ease click the	Add button.		Add
		c	U.S.P	ATENT	APPLI	CATION PUBL			Remove
Examiner Cite No Publication Number Kind Code1 Date			Name of Patentee or Applicant Re of cited Document		Pages, Releva Figures	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear			
	1								
If you wis	h to ac	d additional U.S. Publi	shed Ap	plication	citatio	n information p	lease click the Add	d button	Add
				FOREIC	GN PAT	ENT DOCUM	ENTS		Remove
Examiner Cite Foreign Document Country Kind I Initial* No Number ³ Code ² i Code ⁴			Publication Date	Name of Patentee Applicant of cited Document	e or V F	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear			

	Application Number		10869200	
	Filing Date		2004-06-16	
INFORMATION DISCLOSURE	First Named Inventor Danie		el Poznanovic et al.	
(Not for submission under 37 CER 1 99)	Art Unit		2186	
	Examiner Name	Thom	nas, Shane M.	
	Attorney Docket Number		SRC028	

	1										1	
If you wis	h to ac	dd add	litional Fore	ign Pate	ent Docum	ent citatio	n information	please c	lick the Add butto	n Add		
					NON-PA	TENT LIT	ERATURE D	OCUME	NTS	Remove		
Examiner Initials* Cite No Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.							e item , T	5				
	1											
If you wis	h to ad	dd ado	litional non-	patent li	terature do	ocument c	itation inform	ation plea	ase click the Add	button Add]	
						EXAMIN	ER SIGNATU	RE				
Examiner	Signa	iture						D	ate Considered			
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.												
¹ See Kind C Standard ST ⁴ Kind of doo	¹ See Kind Codes of USPTO Patent Documents at <u>www.USPTO.GOV</u> or MPEP 901.04. ² Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). ³ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁴ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark here if											

⁴ Kind of document by the appropriate sym English language translation is attached.

	Application Number		10869200	
	Filing Date		2004-06-16	
INFORMATION DISCLOSURE	First Named Inventor Danie		el Poznanovic et al.	
(Not for submission under 37 CER 1 99)	Art Unit		2186	
	Examiner Name Thon		mas, Shane M.	
	Attorney Docket Number		SRC028	

	CERTIFICATION STATEMENT
Plea	ase see 37 CFR 1.97 and 1.98 to make the appropriate selection(s):
	That each item of information contained in the information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(1).

OR

That no item of information contained in the information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing the certification after making reasonable inquiry, no item of information contained in the information disclosure statement was known to any individual designated in 37 CFR 1.56(c) more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(2).

See attached certification statement. 1

Fee set forth in 37 CFR 1.17 (p) has been submitted herewith. \square

 \checkmark None

SIGNATURE

A signature of the applicant or representative is required in accordance with CFR 1.33, 10.18. Please see CFR 1.4(d) for the form of the signature.

Signature	/william j. kubida/	Date (YYYY-MM-DD)	2006-10-05
Name/Print	William J. Kubida	Registration Number	29664

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1 hour to complete, including gathering, preparing and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether the Freedom of Information Act requires disclosure of these record s.
- A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspections or an issued patent.
 - 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

EFS-Web Attorney Docket No. SRC028 Client/Matter No. 80404.0033.001

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200	Art Unit: 2186
Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes	Confirmation No.: 5929
Filed: June 16, 2004	Customer No.: 25235
Examiner: THOMAS, Shane M.	
Attorney Docket No. SRC028	
For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97

MAIL STOP ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.97(i), please place the attached Form PTO/SB/08A of the listed patents and non-patent publications in the above-referenced file. In submitting these references, no representation is made or implied that the references are or are not material to the examination of this application.

A Notice of Allowance was mailed in this case on July 26, 2006. The Issue Fee is due October 26, 2006, but has not yet been paid.

This Information Disclosure Statement is filed with no request for consideration of these references. Accordingly, no fee is believed due. However, any fee associated herewith may be charged to Deposit Account No. 50-1123.

Jon 2006

Respectfully submitted

William J. Kubida, Reg. No. 29,664 HOGAN & HARTSON LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5909 Tel (303) 899-7333 Fax

\\\CS - 080404/000033 - 84974 v1

Electronic Acknowledgement Receipt					
EFS ID:	1241254				
Application Number:	10869200				
Confirmation Number:	5929				
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE				
First Named Inventor:	Daniel Poznanovic				
Customer Number:	25235				
Filer:	William J. Kubida/Julie Lange				
Filer Authorized By:	William J. Kubida				
Attorney Docket Number:	SRC028				
Receipt Date:	06-OCT-2006				
Filing Date:	16-JUN-2004				
Time Stamp:	17:50:02				
Application Type:	Utility				
International Application Number:					

Payment information:

Submitted with Payment	no
------------------------	----

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part	Pages
1	Information Disclosure Statement (IDS) Filed	SRC028IDSform.pdf	720846	no	4

Warnings:					
Information:		- î		-	
2	Transmittal letter	DOC200.PDF	10564	no	1
Warnings:					
Information:					
		Total Files Size (in bytes):	7	731410	
New Application If a new applic 37 CFR 1.53(b) shown on this National Stage	ons Under 35 U.S.C. 111 ation is being filed and the a -(d) and MPEP 506), a Filing Acknowledgement Receipt v of an International Applicati	pplication includes the necessar Receipt (37 CFR 1.54) will be isso vill establish the filing date of the on under 35 U.S.C. 371	y components t ued in due cour application.	for a filing da se and the d	ite (see ate
If a timely subr of 35 U.S.C. 37 application as in due course.	nission to enter the national 1 and other applicable require a national stage submission	stage of an international applica rements a Form PCT/DO/EO/903 under 35 U.S.C. 371 will be issue	tion is complia indicating acce	nt with the co ptance of the o the Filing R	ondition eceipt,

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: <u>Mail</u> Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 or Fax (571)-273-2885

	T WE CAR CONTRACTOR	1.1
r For	(571)-273	٤.

INSTRUCTIONS: This	form should be used	for transmitting the ISSI	Or <u>Fax</u> JE FEE and PUBLIC	(5/1)-2 CATION	FEE (if rec	uired). B	locks 1 through 5 sh	hould be completed where
appropriate. All further indicated unless correcte maintenance fee notifica	correspondence includin ed below or directed oth tions.	ng the Patent, advance o herwise in Block 1, by (a	rders and notification a) specifying a new c	of mainte orrespond	enance fees lence addres	will be r s; and/or	(b) indicating a sepa	correspondence address as rate "FEE ADDRESS" for
CURRENT CORRESPOND	ENCE ADDRESS (Note: Use B	ock 1 for any change of address)		Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must burg it cours certificate of medium or the presentation of the second seco				
25235	7590 07/26	/2006		nu to tib o	C.	artificato	of Mailing on Trans	via EFS-Web
HOGAN & HA ONE TABOR C	ARTSON LLP ENTER, SUITE 15	00		I hereby States Po addressed	certify that stal Service i to the Ma	this Fee(s with suff ail_Stop) Transmittal is being ficient postage for firs SSUE FEE address	deposited with the United t class mail in an envelope above, or being facsimile
1200 SEVENTE DENVER, CO 8	EENTH ST 30202			transmitte	ed to the US	PTO (57	1) 273-2885, on the da	(Depositor's name)
						$\overline{\langle}$	~	(Signature)
					18	50	Aspen 200	6 (Date)
APPLICATION NO.	FILING DATE		FIRST NAMED INVEN	TOR		ATTO	RNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004		Daniel Poznanovi	c			SRC028	5929
TITLE OF INVENTIO RECONFIGURABLE H	N: SYSTEM AND № ARDWARE	IETHOD OF ENHANC	CING EFFICIENCY	AND U	TILIZATiO	N OF N	MEMORY BANDWI	DTH IN
APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE	DUE PRE	V. PAID ISS	UE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	_	\$0		\$1700	10/26/2006
EXAM	IINER	ARTUNIT	CLASS-SUBCLASS					
THOMAS,	SHANE M	2186	711-137000					
1. Change of corresponde CFR 1.363).	ence address or indicatio	n of "Fee Address" (37	2. For printing on ((1) the names of u	the patent ip to 3 rea	front page, gistered pate	list ent attorn	evs IWilliam	J. Kubida
Change of corresp Address form PTO/SE	ondence address (or Cha 3/122) attached.	nge of Correspondence	or agents OR, alter	natively,	. (having as		Michael	C. Martensen
"Fee Address" indi PTO/SB/47; Rev 03-0 Number is required.	ication (or "Fee Address 2 or more recent) attach	" Indication form ed. Use of a Customer	2 registered attorney 2 registered patent listed, no name wil	or agent) attorneys Il be printe	and the na or agents. I ed.	mes of up f no name	e is 3Hogan &	Hartson LLP
3. ASSIGNEE NAME A	ND RESIDENCE DATA	TO BE PRINTED ON	THE PATENT (print o	r type)				
PLEASE NOTE: Unl recordation as set fort	ess an assignee is identi h in 37 CFR 3.11. Comr	fied below, no assignee letion of this form is NO	data will appear on the formation of the	he patent. 2 an assign	If an assignment.	mee is id	entified below, the do	cument has been filed for
(A) NAME OF ASSIC	GNEE		(B) RESIDENCE: (C	CITY and	STATE OR	COUNT	RY)	
SRC Comp	outers, Inc.		Colorado	Spri	ngs, Co	lorad	lo	
Please check the appropri	iate assignee category or	categories (will not be pr	inted on the patent) :	Indiv	vidual 🖺 (Corporatio	on or other private gro	up entity Government
4a. The following fee(s) a	are submitted:	4b	 Payment of Fee(s): (A check is enclos 	Please fir ed.	st reapply	any previ	iously paid issue fee s	hown above)
Publication Fee (N	lo small entity discount p	ermitted)	Payment by credi	t card. For	rm PTO-203	8 is attac	ched.	
Advance Order - #	# of Copies		The Director is he overpayment, to E	reby autho Deposit Ac	orized to ch count Num	ber 50 ^r	equirad fee(s), any def	iciency, or credit any
5. Change in Entity Stat	tus (from status indicated s SMALL ENTITY statu	l above) s. See 37 CFR 1.27.	b. Applicant is no	longer cla	aiming SM/	ALL ENT	TTY status. See 37 CF	R 1.27(g)(2).
NOTE: The Issue Fee and interest as shown by the p	d Publication Fee (if requeecords of the United State	ired) will not be accepted es Patent and Trademark	l from anyone other th Office.	an the app	plicant; a re	gistered a	ttorney or agent; or the	e assignee or other party in
Authorized Signature	X	- Kulu	2	Ľ	Date	s (Tosin 2	004
Typed or printed name	William .	F. KUBIAN	1	F	Registration	No	29,664	
This collection of informa an application. Confident submitting the completed this form and/or suggesti Box 1450, Alexandra, Vi Alexandria, Virginia 2231	ation is required by 37 C iality is governed by 35 application form to the ons for reducing this bur irginia 22313-1450. DO 13-1450.	FR 1.311. The informatio U.S.C. 122 and 37 CFR USPTO. Time will vary den, should be sent to the NOT SEND FEES OR C	n is required to obtain 1.14. This collection is depending upon the in Chief Information O COMPLETED FORMS	or retain s estimate ndividual fficer, U.S S TO THI	a benefit by d to take 12 case. Any c S. Patent and S ADDRES	the publi minutes comments d Tradem SS. SEND	c which is to file (and to complete, including on the amount of tim ark Office, U.S. Depai o TO: Commissioner for	by the USPTO to process) gathering, preparing, and e you require to complete tment of Commerce, P.O. or Patents, P.O. Box 1450,
Under the Paperwork Red	luction Act of 1995, no p	ersons are required to res	pond to a collection of	finformat	ion unless i	displays	a valid OMB control r	number.

OMB 0651-0033 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Electronic Patent Application Fee Transmittal									
Application Number:	10	10869200							
Filing Date:	16	-Jun-2004							
Title of Invention:	SN UT HA	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE							
First Named Inventor/Applicant Name:	Daniel Poznanovic								
Filer:	William J. Kubida/Julie Lange								
Attorney Docket Number:	SRC028								
Filed as Large Entity									
Utility Filing Fees									
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)				
Basic Filing:		·· · · ·		~					
Pages:									
Claims:									
Miscellaneous-Filing:									
Petition:									
Patent-Appeals-and-Interference:									
Post-Allowance-and-Post-Issuance:									
Utility Appl issue fee		1501	1	1400	1400				
Publ. Fee- early, voluntary, or normal		1504	1	300	300				

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Extension-of-Time:				
Miscellaneous:				
	Total in USD (\$)		(\$)	1700

Electronic Acknowledgement Receipt					
EFS ID:	1260781				
Application Number:	10869200				
International Application Number:					
Confirmation Number:	5929				
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE				
First Named Inventor/Applicant Name:	Daniel Poznanovic				
Customer Number:	25235				
Filer:	William J. Kubida/Julie Lange				
Filer Authorized By:	William J. Kubida				
Attorney Docket Number:	SRC028				
Receipt Date:	18-OCT-2006				
Filing Date:	16-JUN-2004				
Time Stamp:	17:29:10				
Application Type:	Utility				

Payment information:

Submitted with Payment	yes				
Payment was successfully received in RAM	\$1700				
RAM confirmation Number	475				
Deposit Account	501123				
The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows: Charge any Additional Fees required under 37 C.F.R. Section 1.16 and 1.17					

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part /.zip	Pages (if appl.)				
1	Issue Fee Payment Recorded	DOC270.PDF	70.PDF 163656		1				
Warnings:									
Information									
2	Fee Worksheet (PTO-875)	fee-info.pdf	8362	no	2				
Warnings:		h							
Information									
		Total Files Size (in bytes):	1	72018					
Total Files Size (in bytes): 172018 This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503. New Applications Under 35 U.S.C. 111 If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application. National Stage of an International Application under 35 U.S.C. 371 If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.									

	ted States Patent a	ND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Atexandria, Virginia 223 www.uspto.gov	TMENT OF COMMERCE Trademark Office OR PATENTS 113-1450
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929
25235	7590 10/19/2006		EXAM	INER
HOGAN &	HARTSON LLP		THOMAS,	SHANE M
ONE TABOR 1200 SEVEN	CENTER, SUITE 1500 TEENTH ST		ART UNIT	PAPER NUMBER
DENVER, C	O 80202		2186	
		5.	DATE MAILED: 10/19/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
Supplemental	10/869,200	POZNANOVIC ET AL.
Notice of Allowability	Examiner	Art Unit
	Shane M. Thomas	2186
The MAILING DATE of this communication app II claims being allowable, PROSECUTION ON THE MERITS is erewith (or previously mailed), a Notice of Allowance (PTOL-85 IOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT I f the Office or upon petition by the applicant. See 37 CFR 1.31	bears on the cover sheet with S (OR REMAINS) CLOSED in 5) or other appropriate commun RIGHTS. This application is su 13 and MPEP 1308.	h the correspondence address this application. If not included nication will be mailed in due course. THIS ubject to withdrawal from issue at the initial
. This communication is responsive to <u>IDS filed 10/6/2006</u> ,	after Notice of Allowance.	
. X The allowed claim(s) is/are <u>1,4-12 and 15-23 (renumbere</u>	e <u>d 1-19)</u> .	
 Acknowledgment is made of a claim for foreign priority u a) All b) Some* c) None of the: 	under 35 U.S.C. § 119(a)-(d) o	r (f).
 Certified copies of the priority documents have 	ve been received.	
2. Certified copies of the priority documents have	ve been received in Application	n No
Copies of the certified copies of the priority d	locuments have been received	in this national stage application from the
International Bureau (PCT Rule 17.2(a)).		
* Certified copies not received:		
Applicant has THREE MONTHS FROM THE "MAILING DATE noted below. Failure to timely comply will result in ABANDON THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	" of this communication to file a MENT of this application.	a reply complying with the requirements
A SUBSTITUTE OATH OR DECLARATION must be sub INFORMAL PATENT APPLICATION (PTO-152) which give	mitted. Note the attached EXAI ves reason(s) why the oath or	MINER'S AMENDMENT or NOTICE OF declaration is deficient.
. CORRECTED DRAWINGS (as "replacement sheets") mu	ust be submitted.	
(a) including changes required by the Notice of Draftspe	rson's Patent Drawing Review	(PTO-948) attached
1) 🗌 hereto or 2) 🔲 to Paper No./Mail Date		
(b) including changes required by the attached Examine Paper No./Mail Date	r's Amendment / Comment or i	in the Office action of
Identifying indicia such as the application number (see 37 CFR each sheet. Replacement sheet(s) should be labeled as such in	1.84(c)) should be written on the the header according to 37 CFF	e drawings in the front (not the back) of R 1.121(d).
B. DEPOSIT OF and/or INFORMATION about the dep attached Examiner's comment regarding REQUIREMENT	OSIT OF BIOLOGICAL MATE	RIAL must be submitted. Note the LOGICAL MATERIAL.
	c	
Attachment(s) I. Notice of References Cited (PTO-892)	5. 🗌 Notice of Info	ormal Patent Application
 Notice of Draftperson's Patent Drawing Review (PTO-948)) 6. 🗌 Interview Su	mmary (PTO-413),
. 🛛 Information Disclosure Statements (PTO/SB/08),	Paper No./M 7. 🗌 Examiner's A	Amendment/Comment
Paper No./Mail Date <u>10/06/2006</u> Examiner's Comment Regarding Requirement for Deposit	8. 🗌 Examiner's S	Statement of Reasons for Allowance
of Biological Material	9. 🗌 Other	
	ŧi	Barrow
		PIERHE BATAILLE PRIMARY EXAMINER 10112

i.

PTO/SB/08a (08-03) Approved for use through 07/31/2008. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	Application Number		10869200		
	Filing Date		2004-06-16		
	First Named Inventor Dar		Daniel Poznanovic et al.		
	Art Unit		2186		
	Examiner Name		mas, Shane M.		
	Attorney Docket Numb	ber	SRC028		

U.S.PATENTS							Remove				
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	lssue D)ate	Name of Patentee or Applicant Relevent Figure			Columns, nt Passag Appear	Lines where	e vant
5m-	1	6076152		2000-0	6-13	Huppenthal et al.					
an	2.	6247110		2001-0	6-12	Huppenthal et	al.				
	-3	-6356963		-2002-0	3-12 —	Parks					
Sm	-4	6594736		2003-00	6-15	Parks					
If you wis	h to ac	d additional U.S. Pater	nt citatio	n inform	ation pl	ease click the	Add button.		Add		
			U.S.P	ATENT	APPLI	CATION PUBL	LICATIONS		Remove		
Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publica Date	Publication Name of Patentee or Applicant of cited Document		Pages, Releva Figures	Columns, nt Passag Appear	Lines where	e vant	
	1										
If you wist	h to ac	d additional U.S. Publi	shed Ap	plication	citation	n information p	blease click the Add	d button.	Add		
				FOREI	GN PAT	ENT DOCUM	ENTS		Remove		
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ²	/ i	Kind Code⁴	Publication Date Name of Patentee Applicant of cited Document		e or F W F	Pages,Coli where Rele Passages Figures Ap	umns,Lines evant or Relevan pear	t T ⁵

EFS Web 1.0.1

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	Application Number		10869200	
	Filing Date		2004-06-16	
	First Named Inventor		Daniel Poznanovic et al.	
	Art Unit		2186	
	Examiner Name	Thomas, Shane M.		
	Attorney Docket Numb	ber	SRC028	

	1		
If you wisl	h to a	dd additional Foreign Patent Document citation information please click the Add button Add	
		NON-PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.	T2
	1		
If you wis	h to a	dd additional non-patent literature document citation information please click the Add button Add	
		EXAMINER SIGNATURE	
Examiner	Signa	ature Shan Date Considered 10/12/06	
*EXAMIN citation if	ER: In not in	itial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a conformance and not considered. Include copy of this form with next communication to applicant.	
¹ See Kind C Standard ST ⁴ Kind of doo English lang	Codes o (.3). ³ F cument uage tr	of USPTO Patent Documents at <u>www.USPTO.GOV</u> or MPEP 901.04. ² Enter office that issued the document, by the two-letter code (WIP For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent docum by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark h anslation is attached.	O nent. ere if



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	ISSUE DATE	PATENT NO.	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/869,200	12/12/2006	7149867	SRC028	5929	

25235 7590 11/22/2006 HOGAN & HARTSON LLP ONE TABOR CENTER, SUITE 1500 1200 SEVENTEENTH ST DENVER, CO 80202

ISSUE NOTIFICATION

The projected patent number and issue date are specified above.

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment is 0 day(s). Any patent to issue from the above-identified application will include an indication of the adjustment on the front page.

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (571)-272-4200.

APPLICANT(s) (Please see PAIR WEB site http://pair.uspto.gov for additional applicants):

Daniel Poznanovic, Colorado Springs, CO; David E. Caliga, Colorado Springs, CO; Jeffrey Hammes, Colorado Springs, CO;

	PTO/SB/44 (04-05)
	Approved for use through 04/30/2007. OMB 0651-0033
	Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE
	Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.
	(Also Form PTO-1050)
_	

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page _1_ of _1_

PATENT NO: 7,149,867 APPLICATION NO.: 10/869,200 ISSUE DATE: Dec. 12, 2006 INVENTOR(S): Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 12, line 43, insert "first" after "coupled to the"

Column 12, line 57, insert "second" after "between the"

Column 13, line 6, "a" should be --the--

Column 14, line 4, the second occurrence of "the" should be --a--

Mailing Address of Sender: William J. Kubida Hogan & Hartson _{LLP} One Tabor Center 1200 17th Street, Suite 1500 Denver, CO 80202

Send to: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

\\\CS - 060404/000033 - 88994 v1

Electronic Acknowledgement Receipt			
EFS ID:	1601087		
Application Number:	10869200		
International Application Number:			
Confirmation Number:	5929		
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE		
First Named Inventor/Applicant Name:	Daniel Poznanovic		
Customer Number:	25235		
Filer: William J. Kubida/Julie Lange			
Filer Authorized By:	William J. Kubida		
Attorney Docket Number:	SRC028		
Receipt Date:	16-MAR-2007		
Filing Date:	16-JUN-2004		
Time Stamp:	21:01:40		
Application Type:	Utility		

Payment information:

Submitted with Payment	no	
		£ .

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part /.zip	Pages (if appl.)
1		DOC001.PDF	24153	yes	з

	Multipart Description/PDF files in .zip description			
	Document Description	Start	End	
	Miscellaneous Incoming Letter	1	2	
	Request for Certificate of Correction	3	3	
Warnings:				
Information:		24		
	Total Files Size (in bytes	;): 24	153	

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.
Attorney Docket No.: SRC028 Client/Matter No: 80404.0033.001 EFS-Web

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Name of Patentee:

Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes

Patent No.: 7,149,867

Issued: Dec. 12, 2006

Alexandria, VA 22313-1450

Title: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

ATTENTION: Certificate of Corrections Branch Commissioner for Patents P.O. Box 1450

REQUEST FOR CERTIFICATE OF CORRECTION OF PATENT FOR PTO Mistake (37 C.F.R. 1.322(a))

DEAR SIR:

An error appears in this patent. The error is a formatting mistake by the PTO. The error occurred in good faith. Correction thereof does not involve such changes in the patent as would constitute new matter or would require reexamination.

Attached hereto in duplicate is form PTO-1050, with at least one copy being suitable for printing.

\\\CS - 080404/000033 - 88994 v1

Please send the certificate to:

William J. Kubida Hogan & Hartson LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, CO 80202

Although no fee is believed due, any fee deficiency associated with this transmittal may be charged to Deposit Account 50-1123.

Date: 16 March 2007

Respectfully submitted,

R

William J. Kubida, Reg. No. 29,664 Hogan & Hartson LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5909 Tel (303) 899-7333 Fax

\\\CS - 080404/000033 - 88994 v1

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.: 7,149,867 B2APPLICATION NO.: 10/869200DATED: December 12, 2006INVENTOR(S): Daniel Poznanovic, David E. Caliga and Jeffrey Hammes

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 12, line 43, insert -- first-- after "coupled to the"

Column 12, line 57, insert --second-- after "between the"

Column 13, line 6, "a" should be --the--

Column 14, line 4, the second occurrence of "the" should be --a--.

Signed and Sealed this

Page 1 of 1

Twenty-fourth Day of April, 2007

JON W. DUDAS Director of the United States Patent and Trademark Office

PATENT EFS-Web Attorney Docket No. SRC028 Client/Matter No. 80404.0033.001

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE Serial No. 10/869,200 Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes Filed: June 16, 2004 Attorney Docket No. SRC028 For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE Attorney Docket No. SRC028

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97

MAIL STOP AMENDMENT Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.97(i), please place the attached Form 1449 and the enclosed copy of the listed non-patent reference in the above-referenced file. In submitting these references, no representation is made or implied that the references are or are not material.

This Information Disclosure Statement is filed with no request for consideration of this reference. Accordingly, no fee is believed due. However, any fee associated herewith may be charged to Deposit Account No. 50-1223.

T 2008

Respectfully submitted,

William J. Kubida, Reg. No. 29,664 HOGAN & HARTSON LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5909 Tel (303) 899-7333 Fax

///CS - 080404/000033 - 105215 v1

Doc code :IDS

Doc description: Information Disclosure Statement (IDS) Filed

PTO/SB/08a (08-08) Approved for use through 08/31/2008. OMB 0651-0031 Ormation Disclosure Statement (IDS) Filed U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

	Application Number		10869200	
	Filing Date		2004-06-16	
INFORMATION DISCLOSURE	First Named Inventor	tor Daniel Poznanovic et al.		
Not for submission under 37 CEB 1 99)	Art Unit		2186	
(Not for submission under 57 CFR 1.53)	Examiner Name	Thon	nas, Shane M.	
	Attorney Docket Numl	ber	SRC028	

					U.S.	PATENTS				
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue D	Date	Name of Pat of cited Docu	entee or Applicant ument	nt Pages,Columns,Lines w Relevant Passages or F Figures Appear		e vant
	1	5941981		1999-08	3-24	Tran Thang M	Ι.	Abstra col. 3,	59; - 24.	
If you wisl	h to a	dd additional U.S. Pate	ent citatio	n inform	ation pl	ease click the	Add button.	I	2 11 10 10 10 10 10 10 10 10 10 10 10 10	
			U.S.P	ATENT	APPLI	CATION PUB	LICATIONS			
Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publica Date	cation Name of Patentee or Applicant Pages,Colu of cited Document Figures App		Name of Patentee or Applicant of cited Document Pages,Columns,Line Relevant Passages of Figures Appear		s,Columns,Lines where vant Passages or Relev es Appear	e vant
	1									
If you wisl	h to a	dd additional U.S. Publ	ished Ap	plication	citation	n information	please click the Add	d butto	n.	
				FOREIC	SN PAT	ENT DOCUN	IENTS			
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ²	/ i	Kind Code⁴	Publication Date	Name of Patentee Applicant of cited Document	e or	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear	T5
	1									
If you wish	n to ad	dd additional Foreign P	atent Do	cument	citation	information p	lease click the Add	button		
			NON	PATEN		RATURE DO	CUMENTS			
Examiner Initials*	Cite No	Include name of the a (book, magazine, jour publisher, city and/or	uthor (in nal, seria country v	CAPITA al, sympo where pu	L LETT osium, (Iblished	ERS), title of catalog, etc), o	the article (when a date, pages(s), volu	ppropr ime-iss	iate), title of the item sue number(s),	T5

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	Application Number		10869200	
	Filing Date		2004-06-16	
	First Named Inventor Daniel		Daniel Poznanovic et al.	
	Art Unit		2186	
	Examiner Name	Thon	nas, Shane M.	
	Attorney Docket Number		SRC028	

1	AUCK S. ED, Association for Computing Machinery: "Configuration Prefetch for Single Context Reconfigurable coprocessors", ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA '98, Monterey, CA, lew York, NY, ACM, US, vol. 6th Conf., XP000883989, ISBN: 978-0-89791-978-4, Feb. 22-24, 1998, the whole locument.	
If you wish to ac	additional non-patent literature document citation information please click the Add button	1
	EXAMINER SIGNATURE	
Examiner Signa	re Date Considered	

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ See Kind Codes of USPTO Patent Documents at <u>www.USPTO.GOV</u> or MPEP 901.04. ² Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). ³ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁴ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark here if English language translation is attached.

INFORMATION DISCLOSURE	Application Number		10869200	
	Filing Date		2004-06-16	
	First Named Inventor Danie		niel Poznanovic et al.	
ATEMENT BY APPLICANT	Art Unit		2186	
(Not for submission under 37 CFR 1.99)	Examiner Name	Thor	mas, Shane M.	
	Attorney Docket Number		SRC028	

		And the second							
	CERTIFICATION STATEMENT								
Ple	Please see 37 CFR 1.97 and 1.98 to make the appropriate selection(s):								
	That each item of information contained in the information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(1).								
OF	R								
	That no item of information contained in the information di foreign patent office in a counterpart foreign application, and after making reasonable inquiry, no item of information conta any individual designated in 37 CFR 1.56(c) more than thre statement. See 37 CFR 1.97(e)(2).	sclosure statement was o d, to the knowledge of th ained in the information di ee months prior to the fil	cited in a communication from a le person signing the certification sclosure statement was known to ling of the information disclosure						
	See attached certification statement.								
	Fee set forth in 37 CFR 1.17 (p) has been submitted herewith	l.							
X	None								
	SIGNAT	URE							
A s forn	signature of the applicant or representative is required in accord m of the signature.	dance with CFR 1.33, 10.1	8. Please see CFR 1.4(d) for the						
Sig	inature	Date (YYYY-MM-DD)	2008-08-13						
Nar	me/Print William J. KUSIDA	Registration Number	29 664						
This pub 1.14 app	This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1 hour to complete, including gathering, preparing and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you								

Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S.

Electronic Acknowledgement Receipt					
EFS ID:	3806167				
Application Number:	10869200				
International Application Number:					
Confirmation Number:	5929				
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE				
First Named Inventor/Applicant Name:	Daniel Poznanovic				
Customer Number:	25235				
Filer:	William J. Kubida/Julie Lange				
Filer Authorized By:	William J. Kubida				
Attorney Docket Number:	SRC028				
Receipt Date:	19-AUG-2008				
Filing Date:	16-JUN-2004				
Time Stamp:	17:39:18				
Application Type:	Utility under 35 USC 111(a)				

Payment information:

Submitted with Payment no					
File Listing:		<u>t</u> e			
Document Number	Document Document Description		File Name File Size(Bytes)/ Message Digest		Pages (if appl.)
3			60647	Nor	4
8		DOC034.PDP	9ad95e65d8c889ad17b6a787bb23c023e5a 2d777	yes	4

	Multip	oart Description/PDF files in	.zip description		
	Document De	scription	Start	Er	nd
	Information Disclosure	1	1		
	Information Disclosure Stater	nent (IDS) Filed (SB/08)	2	4	łe –
Warnings:					
Information		1			
2	Foreign Reference		52578	00	А
2	roleiginkeleience	000052.101	483c68d61cdf9d33c70d3647c09b2e80a5c 1d15d	110	4
Warnings:		1		A	
Information		<i>i</i> .	20		
2		DOCASS DDS	233575		10
3	NPL Documents	DOC055.PDP	f36a0ebb84e8d70d3ca57a5115fcbde50f58 ee04	no	
Warnings:		1	1		
Information:	č.				
		Total Files Size (in byte	s): 34	6800	
This Acknow characterize Post Card, as <u>New Applica</u> If a new appl 1.53(b)-(d) at Acknowledg <u>National Sta</u> If a timely su	ledgement Receipt evidences receip d by the applicant, and including page described in MPEP 503. <u>tions Under 35 U.S.C. 111</u> lication is being filed and the applica nd MPEP 506), a Filing Receipt (37 CF ement Receipt will establish the filin <u>ge of an International Application ur</u>	t on the noted date by the l ge counts, where applicable tion includes the necessary R 1.54) will be issued in du- g date of the application. <u>Inder 35 U.S.C. 371</u>	USPTO of the indicated e. It serves as evidence v components for a filin e course and the date s	documents of receipt si g date (see : hown on thi	, imilar to a 37 CFR s

PATENT EFS-Web Attorney Docket No. SRC028 Client/Matter No. 80404.0033.001

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE Serial No. 10/869,200 Art Unit: 2186 Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes Filed: June 16, 2004 Confirmation No.: 5929 Examiner: THOMAS, Shane M. Attorney Docket No. SRC028 For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97

MAIL STOP AMENDMENT Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.97(i), please place the attached Form 1449 and the enclosed copy of the listed non-patent reference in the above-referenced file. In submitting these references, no representation is made or implied that the references are or are not material.

This Information Disclosure Statement is filed with no request for consideration of this reference. Accordingly, no fee is believed due. However, any fee associated herewith may be charged to Deposit Account No. 50-1223.

3 Sptr. 6 2009

Respectfully submitted,

allale

Michael/C. Martensen, Reg. No. 46,901 HOGAN & HARTSON LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5910 Tel (303) 899-7333 Fax

\\\CS - 080404/000033 - 117744 v1

Doc code: IDS

Doc description: Information Disclosure Statement (IDS) Filed

PTO/SB/08a (07-09) Approved for use through 07/31/2012. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	Application Number		10869200	
	Filing Date		2004-06-16	
	First Named Inventor Danie		niel Poznanovic	
	Art Unit		2186	F - C. (1998)
	Examiner Name	Thom	homas, Shane M	
	Attorney Docket Num	ber	SRC028	

				U.\$	S.PATENTS			
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue Date	Name of Pa of cited Doc	tentee or Applicant ument	Pages,Columns,Lines wher Relevant Passages or Rele Figures Appear	e vant
	1							
If you wisl	h to a	dd additional U.S. Pate	nt citatio	n information	please click the	e Add button.		
			U.S.P	ATENT APPI	ICATION PUE	LICATIONS		
Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publication Date	Name of Pa of cited Doc	tentee or Applicant ument	Pages,Columns,Lines wher Relevant Passages or Rele Figures Appear	e vant
	1							
lf you wisl	h to a	l dd additional U.S. Pub	lished Ap	plication citat	on information	please click the Ado	d button.	
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ²	/ Kind i Cod	Publication Date	Name of Patente Applicant of cited Document	e or Pages,Columns,Lines where Relevant Passages or Relevan Figures Appear	t T ⁵
	1							
If you wish	h to a	l dd additional Foreign F	l Patent Do	cument citatio	n information p	lease click the Add	l button	
			NON	I-PATENT LI	ERATURE DO	CUMENTS		
Examiner Initials*	Cite No	Include name of the a (book, magazine, jou publisher, city and/or	author (in rnal, seria country v	CAPITAL LE al, symposium where publish	TTERS), title of , catalog, etc), ed.	f the article (when a date, pages(s), volu	ppropriate), title of the item ume-issue number(s),	T5

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	Application Number		10869200	
	Filing Date		2004-06-16	
	First Named Inventor Daniel		niel Poznanovic	
	Art Unit		2186	
	Examiner Name	Thom	nas, Shane M	
	Attorney Docket Numl	ber	SRC028	

	1 Japanese Office Action for JPN application no. 517452/2006, English translation mailed June 16, 2009, pgs. 24.							
	2	NAKAZATO Gaku et al., "Architecture and evaluation of OCHANOMIZ-1", Special Interest Group on Information Processing Society of Japan Report, Special Interest Group on Computer Architecture Report, Information Processing Society of Japan, September 20, 1993, IPSJ SIG Notes 93(71), pp. 57-64.						
If you wis	h to a	add additional non-patent literature docu	ment citation information please click the Add button					
		E	AMINER SIGNATURE					
Examiner	Sign	ature	Date Considered	-1.22				
*EXAMIN citation if	ER: I not in	nitial if reference considered, whether on conformance and not considered. Incl	r not citation is in conformance with MPEP 609. Draw line through a ude copy of this form with next communication to applicant.					
¹ See Kind C Standard S ⁴ Kind of doo English lang	Codes F.3). ³ cumen juage t	of USPTO Patent Documents at <u>www.USPTO.Go</u> For Japanese patent documents, the indication o t by the appropriate symbols as indicated on the o translation is attached.	$2\underline{V}$ or MPEP 901.04. ² Enter office that issued the document, by the two-letter code (W f the year of the reign of the Emperor must precede the serial number of the patent doc document under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark	IPO ument. there if				

Electronic Acl	knowledgement Receipt
EFS ID:	6015127
Application Number:	10869200
International Application Number:	
Confirmation Number:	5929
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE
First Named Inventor/Applicant Name:	Daniel Poznanovic
Customer Number:	25235
Filer:	Michael Christian Martensen/Julie Lange
Filer Authorized By:	Michael Christian Martensen
Attorney Docket Number:	SRC028
Receipt Date:	03-SEP-2009
Filing Date:	16-JUN-2004
Time Stamp:	21:43:09
Application Type:	Utility under 35 USC 111(a)

Payment information:

Submitted wi	th Payment	no				
File Listin	g:	22				
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)	
1	Information Disclosure Statement (IDS)		96023		2	
	Filed (SB/08)	000020.101	6b83ca4ec629510903a40e499d76e14eb48 031d3	110	5	
Warnings:			2)		P	
Information:	į.					

This is not an U	ISPTO supplied IDS fillable form				
2	Foreign Reference	DOC021.PDF	801918 	no	24
Warnings:		2.			
Information	L.				
3	NPL Documents	DOC022.PDF	355915 078d6c5f1e50cbec5b6df5a5130a80a6b56e 2848	no	8
Warnings:		1	1	in the second	I
Information	ļ.				
		Total Files Size (in bytes)	: 12	253856	
New Applica If a new appl 1.53(b)-(d) a Acknowledg <u>National Sta</u> If a timely su U.S.C. 371 ar national stag <u>New Interna</u> If a new inter an internatio and of the In national sec the application	tions Under 35 U.S.C. 111 lication is being filed and the applica nd MPEP 506), a Filing Receipt (37 CF ement Receipt will establish the filin ge of an International Application ur ibmission to enter the national stage nd other applicable requirements a F ge submission under 35 U.S.C. 371 wi tional Application Filed with the USP rnational application is being filed an onal filing date (see PCT Article 11 an ternational Filing Date (Form PCT/RG urity, and the date shown on this Ack ion.	tion includes the necessary of R 1.54) will be issued in due g date of the application. <u>Inder 35 U.S.C. 371</u> of an international application orm PCT/DO/EO/903 indication orm PCT/DO/EO/903 indication orm PCT/DO/EO/903 indication of an international application of the international application d MPEP 1810), a Notification D/105) will be issued in due of cnowledgement Receipt will	components for a filir course and the date s ion is compliant with ing acceptance of the e Filing Receipt, in du ion includes the nece of the International course, subject to pre- establish the interna	ng date (see shown on the the condition application te course. essary comp Application scriptions c tional filing	37 CFR is ons of 35 n as a onents for Number oncerning date of

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200

Filed: June 16, 2004

Attorney Docket No. SRC028

For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE Confirmation No.: 5929

Art Unit: 2186

Examiner: Thomas, Shane M.

Customer No.: 25235

TRANSMITTAL OF NOTIFICATION OF ENTITLEMENT TO SMALL ENTITY STATUS PURSUANT TO 37 C.F.R. § 1.27(c)(2)

MAIL STOP - OFFICE OF PETITIONS Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

By this communication, Applicant hereby notifies the Commissioner of Patents that large

entity status is no longer appropriate for the above-identified application, and we assert that

Applicant is entitled to small entity status.

A Certification of Small Entity Status, signed by Applicant, is attached.

Respectfully submitted,

December 17, 2014

Petel J. Meza, No. 32,920 Hogan Lovells US LLP 2 North Cascade Avenue, Suite 1300 Colorado Springs, Colorado 80903 (719) 448-5906 Tel (719) 448-5922 Fax

\\CS - 080404/000001 - 220859 v1

SMALL ENTITY STATUS

The Patent Office allows "Small Entities" to pay lower Patent Office fees. However, improperly claiming small entity status can invalidate your patent. Section A below will help you determine if you or your business qualify as a small entity. Section B includes a certification for small entity status. If after reviewing the following materials you determine that you qualify for small entity status, please complete the certification and return it to us. If we do not receive the signed certification from you, we will not claim small entity status for the application identified below, and you will not qualify for the lower Patent Office fees. If you do complete the certification, we may ask you to confirm your small entity status at various points during the prosecution of the application and the life of the issued patent.

A. Definition of Small Entity

A small entity means any "person," "small business concern," "nonprofit organization," or a combination of these, that holds the rights in the invention <u>and</u> (a) has not assigned or licensed the rights to another who is not a small entity, <u>and</u> (b) is not obligated to assign or license the rights to another who is not a small entity.

- (1) Person. An inventor or other individuals who hold the rights in an invention.
- (2) Nonprofit organization. A nonprofit organization is either:
 - (i) A university or institution of higher education in any country;
 - An organization described in section 501(c)(3), and exempt from taxation under section 501(a) of the Internal Revenue Code;
 - (iii) Any nonprofit scientific or educational organization qualified under a state's nonprofit organization statute; or
 - (iv) Any nonprofit organization located in a foreign country, that would otherwise qualify as a "nonprofit organization" if it were located in the U.S.A.
- (3) Small business concern. Any business concern whose number of employees, (part-time and full-time), including affiliates, does not exceed 500 persons.

B. Certification

Applicant or Patentee: SRC Computers, LLC

Assignee: SRC Computers, LLC

Application No(s). SEE EXHIBIT A

\\CS - 080404/000001 - 217946 v1

-1-

SRC Computers, LLC

STATEMENT CONCERNING SMALL ENTITY STATUS

I hereby certify that the owner of the application/patent identified above qualifies for small entity status because the owner has not assigned or licensed the rights in the invention to another who is not a small entity, and is not obligated to assign or license the rights in the invention to another who is not a small entity, and because:

The owner is a small business concern:

Business Name <u>SRC Computers, LLC</u>	
Signor's Name Jon Huppenthal	Signature fr, thomas
Title _President and CEO	Date 10/10/14
Business Address _4240 N. Nevada Avenue, C	olorado Springs, C0 80907

\\CS - 0\$0404/000001 - 217946 v1

SRC Computers, LLC EXHIBIT A

Docket Number	Application Date	Application Number	Grant Date	Patent Number	Title
SRC001	12/17/1997	08/992,763	06/13/2000	6,076,152	MULTIPROCESSOR COMPUTER ARCHITECTURE
SRC001 CON	01/12/2000	09/481,902	06/12/2001	6,247,110	MULTIPROCESSOR COMPUTER ARCHITECTURE
SRC001 CON/DIV	01/05/2001	09/755,744	的复数的复数	장관소망	MULTIPROCESSOR COMPUTER ARCHITECTURE
SRC001 CON2	01/08/2003	10/339,133	11/01/2005	6,961,841	MULTIPROCESSOR COMPUTER ARCHITECTURE
SRC001 CON3	10/20/2004	10/969,635	06/26/2007	7,237,091	MULTIPROCESSOR COMPUTER ARCHITECTURE
SRC002	01/20/1998	09/008,871			SCALABLE SINGLE SYSTEM IMAGE OPERATING
SRC003	02/03/1998	09/018,032	02/15/2000	6,026,459	SYSTEM AND METHOD FOR DYNAMIC PRIORITY
SRC004	06/30/1998	09/108,088	09/25/2001	6,295,598	SPLIT DIRECTORY-BASED CACHE COHERENCY
SRC006	07/25/2000	09/624,788	03/12/2002	6,356,983	SYSTEM AND METHOD PROVIDING CACHE
SRC007	08/15/2000	09/638,365	07/15/2003	6.594,736	SYSTEM AND METHOD FOR SEMAPHORE AND
SRC008	05/03/2000	09/563,561	01/15/2002	6.339.819	MULTIPROCESSOR WITH EACH PROCESSOR
SRC009	11/05/2001	10/008,128	12/28/2004	6.836.823	BANDWIDTH ENHANCEMENT FOR UNCACHED
SRC010	06/22/2001	09/888,276	08/13/2002	6.434.687	SYSTEM AND METHOD FOR ACCELERATING WEE
SRC011	12/05/2001	10/011.835	12/26/2006	7.155.602	INTERFACE FOR INTEGRATING
SRC011 CON	05/31/2005	11/140.718	01/23/2007	7.167.976	AN INTERFACE FOR INTEGRATING
SRC011 PRO	04/30/2001	60/286,979	10110000000000000	GINGDAN NO.	DELIVERING ACCELERATION: THE POTENTIAL
SRC012	08/17/2001	09/932.330	05/13/2008	7 373 440	SWITCH/NETWORK ADAPTER PORT FOR
SRC012 CIP	01/10/2003	10/340 390	03/27/2007	7 197 575	SWITCH/NETWORK ADAPTER PORT COUPLING A
SRC012 CIP2	08/15/2005	11/203 983	07/21/2009	7 565 461	SWITCH/NETWORK ADAPTER PORT COUPLING A
SRC012 DIV	11/23/2004	10/996 016	09/02/2008	7 421 524	SWITCH/NETWORK ADAPTER PORT FOR
SRC013	10/23/2002	10/278 345	10/17/2006	7 124 211	SYSTEM AND METHOD FOR EXPLICIT
SRC014	05/09/2002	10/142 045	10/11/2000	1,124,211	ADAPTIVE PROCESSOR ARCHITECTURE
SRC014 DIV	05/02/2005	11/119 598			ADAPTIVE PROCESSOR ARCHITECTURE
SRC014 DIV/CIP	09/08/2005	11/222 417	07/20/2008	7 406 573	
SPC015	10/31/2002	10/285 318	05/20/2007	7 225 324	MULTI-ADAPTIVE PROCESSING SYSTEMS AND
SPC015 CON	04/00/2007	11/733 064	11/17/2000	7 620 800	MULTI ADAPTIVE PROCESSING SYSTEMS AND
SPC016	10/20/2002	10/282 086	02/21/2006	7,020,000	
SRC010	10/29/2002	10/202,900	02/21/2006	7,003,593 6,006,656	
SPC017 CON	07/22/2005	10/204,994	02/07/2008	0,990,000	SYSTEM AND METHOD FOR PROVIDING AN
SRC017 CON	10/21/2003	10/205 401	00/06/2005	6 044 520	STATEM AND METHOD FOR PROVIDING AN
SRCUIO	10/31/2002	10/205,401	09/08/2005	0,941,009	PROCESS FOR CONVERTING PROCESSION
SRC019	10/31/2002	10/205,299	01/03/2006	0,903,400	PROCESS FOR CONVERTING PROGRAMS IN
SRC019 CON	10/04/2005	11/243,498	04/20/2010	7,703,085	CENERAL RURROSE RECONSIGURARIES IN
SRC020 PRO	10/31/2002	60/422,722	11/00/0007	7 000 450	GENERAL PURPOSE RECONFIGURABLE
SRCUZI	10/31/2002	10/285,399	11/20/2007	7,299,458	SYSTEM AND METHOD FOR CONVERTING
SRC022	10/31/2002	10/285,298	11/08/2005	6,964,029	SYSTEM AND METHOD FOR PARTITIONING
SRC023	10/31/2002	10/285,389	12/26/2006	7,155,708	DEBUGGING AND PERFORMANCE PROFILING
SRC024	01/10/2003	10/340,400	(8 ⁻¹		SYSTEM AND METHOD FOR SCALABLE
SRC025	01/14/2003	10/345,082	11/07/2006	7,134,120	MAP COMPILER PIPELINED LOOP STRUCTURE
SRC026		化爆炸的			HANDLING OF NON-NUMERIC VARIABLES
SRC027	07/11/2003	10/618,041	09/09/2008	7,424,552	SWITCH/NETWORK ADAPTER PORT
SRC027 CIP	06/16/2004	10/869,199			SWITCH/NETWORK ADAPTER PORT
SRC027 CIP/DIV	08/06/2007	11/834,439	03/16/2010	7,680,968	SWITCH/NETWORK ADAPTER PORT
SRC028	06/16/2004	10/869,200	12/12/2006	7,149,867	SYSTEM AND METHOD OF ENHANCING
SRC028 PRO	06/18/2003	60/479,339		The second second	BANDWIDTH EFFICIENCY AND UTILIZATION
SRC029	10/17/2005	11/252,341	02/15/2011	7,890,686	DYNAMIC PRIORITY CONFLICT RESOLUTION IN A
SRC030	07/10/2006	11/456,466	11/19/2013	8,589,666	ELIMINATION OF STREAM CONSUMER LOOP

11CS - 080404/000001 - 217950 v1

Page 1 of 2

SRC Computers, LLC EXHIBIT A

SRC031 PRO	11/05/2010	61/410,676			SNAP INTERFACE USING MEMORY BUFFERS
SRC032 PRO	11/10/2010	61/412,124			COMPUTATIONAL UNIFICATION
SRC033 PRO	12/16/2011	61/576,846			MOBILE DEVICE UTLITIZING RECONFIGURABLE
SRC031	11/01/2011	13/286,996			HETEROGENEOUS COMPUTING SYSTEM
SRC032	11/02/2011	13/287,322	04/29/2014	8,713,518	SYSTEM AND METHOD FOR COMPUTATIONAL
SRC033	02/02/2012	13/365,090			MOBILE ELECTRONIC DEVICES UTILIZING
SRC036	05/27/2014	14/288,094			SYSTEM AND METHOD FOR RETAINING DRAM
SRC037	05/22/2014	14/284,616			SYSTEM AND METHOD FOR THERMALLY
SRC035	05/28/2013	13/903,720			MULTI-PROCESSOR COMPUTER ARCHITECTURE
SRC032 CON	03/10/2014	14/203,035			SYSTEM AND METHOD FOR COMPUTATIONAL

Electronic Ac	knowledgement Receipt	
EFS ID:	21130575	
Application Number:	10869200	
International Application Number:		
Confirmation Number:	5929	
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	
First Named Inventor/Applicant Name:	Daniel Poznanovic	
Customer Number:	25235	
Filer:	Peter John Meza/Joyce Medrano-Paywa	
Filer Authorized By:	Peter John Meza	
Attorney Docket Number:	SRC028	
Receipt Date:	06-JAN-2015	
Filing Date:	16-JUN-2004	
Time Stamp:	14:20:38	
Application Type:	Utility under 35 USC 111(a)	

Payment information:

Submitted wit	th Payment	no				
File Listin	g:	<u>.</u>				
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)	
1	Assertion of entitlement to small entity	DOC037 pdf	218665	200	5	
~	status	Docosy.par	a1abf77f811eb797c152ff6bcb1c067efa822 f22	110	2	
Warnings:			4		P	
Information:						

Total Files Size (in bytes):

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

DATE		Patent Number	7,149,867	7
PATE	NT - POWER OF ATTORNEY	Issue Date	12-12-200)6
	OR	First Named Inventor	Daniel Po	znanovic
REVOCAT WITH A	ION OF POWER OF ATTORNEY NEW POWER OF ATTORNEY	Title	SYSTEM AND METHOD OF ENHANCIN EFFICIENCY AND UTILIZATION OF	
			MEMORY	BANDWIDTH IN GURABLE HARDWARE
CHANGE O	OF CORRESPONDENCE ADDRESS	Attorney Docket No.		
nereby revoke all	previous powers of attorney given in the above-ide	ntified patent.		
A Power of Atto I hereby appoir attorney(s) or a States Patent a I hereby appoir	orney is submitted herewith. ht Practitioner(s) associated with the Customer Nur agent(s) with respect to the patent identified above ind Trademark Office connected therewith: ht Practitioner(s) named below as my/our attorney(nber identified in the box a e, and to transact all busine (s) or agent(s) with respect	t right as my/o ss in the United to the patent i	d 23452 dentified above, and to trar
all business in t	the United States Patent and Trademark Office com	nected therewith:		
-	Practitioner(s) Name	Reg	sistration Num	ber
1				
lease recognize or	change the correspondence address for the above sociated with the above-identified Customer Numb	identified patent to:		
The address ass The address ass The address ass The address ass	change the correspondence address for the above sociated with the above-identified Customer Numb sociated with the Customer Number identified in th	-identified patent to: per. ne box at right:		
ease recognize or The address ass The address ass The address ass Firm or Individual Nam	change the correspondence address for the above sociated with the above-identified Customer Numb sociated with the Customer Number identified in th	-identified patent to: per. ne box at right:		
The address ass The address ass The address ass Firm or Individual Nam Idress	change the correspondence address for the above sociated with the above-identified Customer Numb sociated with the Customer Number identified in th	identified patent to: ber. he box at right:		
ase recognize or The address ass The address ass The address ass Firm or Individual Nam dress	change the correspondence address for the above sociated with the above-identified Customer Numb sociated with the Customer Number identified in th	-identified patent to: ber. he box at right:		
ease recognize or The address ass The address ass The address ass Firm or Individual Nam Idress	change the correspondence address for the above sociated with the above-identified Customer Numb sociated with the Customer Number identified in th	-identified patent to: eer. ne box at right:		Zíp
The address ass The address ass The address ass The address ass Firm or Individual Nam Idress Y untry	change the correspondence address for the above sociated with the above-identified Customer Numb sociated with the Customer Number identified in th	-identified patent to: her. he box at right: State		Zīp
The address ass The address ass The address ass The address ass Firm or Individual Nam Idress Y untry Iephone	change the correspondence address for the above sociated with the above-identified Customer Numb sociated with the Customer Number identified in th e	-identified patent to: per. ne box at right: State Email		Zīp
The address ass The address ass The address ass The address ass Firm or Individual Nam Idress Y untry lephone m the: Applicant. Patent owner. Statement under	er 37 CFR 3.73(c) (Form PTO/AIA/96) submitted her	-identified patent to: Der. The box at right: State Email Email		
The address ass The address The address ass The address ass Th	er 37 CFR 3.73(c) (Form PTO/AIA/96) submitted her	identified patent to: ber. he box at right: State Email Email Iticant or Patent Owner		
The address ass The address as	e er 37 CFR 3.73(c) (Form PTO/AIA/96) submitted her SIGNATURE of App	identified patent to: ber. he box at right: State Email Email Iticant or Patent Owner	Date	Zip
The address ass The address ass The address ass The address ass Firm or Individual Nam dress Y untry lephone m the: Applicant. Patent owner. Statement under insture me	e er 37 CFR 3.73(c) (Form PTO/AIA/96) submitted her SIGNATURE of App	-identified patent to: ber. he box at right: State Email Email Iticant or Patent Owner	Date	Zip
Applicant. Patent owner. Patent owner. Statement under Patent owner. Statement under Patent owner. Patent owner. Statement under Patent owner. Patent owner. Pat	e ar 37 CFR 3.73(c) (Form PTO/AIA/96) submitted her SIGNATURE of App //Todd Rooke/	identified patent to: ber. he box at right: State Email Email licant or Patent Owner	Date	Zip

(and by the USPTO to process) the file of a patent or reexamination proceeding. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.31, 1.52, and 1.53. The information is required to obtain or retain a benefit by the public, which is to update (and by the USPTO to process) the file of a patent or reexamination proceeding. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 3 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

Privacy Act Statement

The **Privacy Act of 1974 (P.L. 93-579)** requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (*i.e.*, GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

PTO/AIA/96 (08-12)

Approved for use through 01/31/2013. OMB 0651-0031

Under the Par	perwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.
10 - 100 - 1000 FC - 1000	SPOLete U.C.
Applicant/Patent (Owner: 7 149 867 12.12.2006
Application No./Pa	
Titled: SBC Labs LLC	
	, a Limited Liability Company
(Name of Assignee)	(Type of Assignee, e.g., corporation, partnership, university, government agency, etc.)
states that, for the	e patent application/patent identified above, it is (choose one of options 1, 2, 3 or 4 below):
1. 🕑 The assig	nee of the entire right, title, and interest.
2. 🗌 An assign	ee of less than the entire right, title, and interest (check applicable box):
holding th	tent (by percentage) of its ownership interest is%. Additional Statement(s) by the owners e balance of the interest <u>must be submitted</u> to account for 100% of the ownership interest.
right, title	are unspecified percentages of ownership. The other parties, including inventors, who together own the entire and interest are:
Additio	nal Statement(s) by the owner(s) holding the balance of the interest <u>must be submitted</u> to account for the entire and interest.
3. The assig	nee of an undivided interest in the entirety (a complete assignment from one of the joint inventors was made).
The other parties,	including inventors, who together own the entire right, title, and interest are:
Addition right, title,	hal Statement(s) by the owner(s) holding the balance of the interest <u>must be submitted</u> to account for the entire and interest.
4. The recipie complete transfer	ent, via a court proceeding or the like (<i>e.g.</i> , bankruptcy, probate), of an undivided interest in the entirety (a of ownership interest was made). The certified document(s) showing the transfer is attached.
The interest identi	ified in option 1, 2 or 3 above (not option 4) is evidenced by either (choose one of options A or B below):
A. An assign the United thereof is	ment from the inventor(s) of the patent application/patent identified above. The assignment was recorded in d States Patent and Trademark Office at Reel 037820, Frame 0147, or for which a copy attached.
B. 🗌 A chain of	title from the inventor(s), of the patent application/patent identified above, to the current assignee as follows:
1. From:	To:
	The document was recorded in the United States Patent and Trademark Office at
	Reel, Frame, or for which a copy thereof is attached.
2. From:	To:
5	The document was recorded in the United States Patent and Trademark Office at
	Reel, Frame, or for which a copy thereof is attached.
	[Page 1 of 2]

[Page 1 of 2] This collection of information is required by 37 CFR 3.73(b). The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450**.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

Under th	ne Paperwork Reductior	n Act of 1995, no persons are	U.S. Patent and required to respond to a collection of in	PTO/AIA/96 (08-12) Approved for use through 01/31/2013. OMB 0651-0031 Frademark Office; U.S. DEPARTMENT OF COMMERCE formation unless it displays a valid OMB control number.
		STATEME	NT UNDER 37 CFR 3.7	<u>3(c)</u>
3. From:			То:	
	The docume	ent was recorded in the	United States Patent and Trad	emark Office at
	Reel	, Frame	, or for which a copy t	hereof is attached.
4. From:			To:	
	The docume	ent was recorded in the	United States Patent and Trad	emark Office at
	Reel	, Frame	, or for which a copy t	hereof is attached.
5. From:			To:	
	The docume	ent was recorded in the	United States Patent and Trad	lemark Office at
	Reel	, Frame	, or for which a copy t	hereof is attached.
6. From:			To:	
	The docume	ent was recorded in the	United States Patent and Trad	lemark Office at
	Reel	, Frame	, or for which a copy t	hereof is attached.
Ac	dditional document	s in the chain of title ar	e listed on a supplemental she	et(s).
As reassi	equired by 37 CFF gnee was, or conc	3.73(c)(1)(i), the docu urrently is being, submi	mentary evidence of the chain itted for recordation pursuant to	of title from the original owner to the 37 CFR 3.11.
[NO Divis	TE: A separate cop sion in accordance	by (i.e., a true copy of the with 37 CFR Part 3, to	he original assignment docume record the assignment in the r	ent(s)) must be submitted to Assignment records of the USPTO. See MPEP 302.08]
The undersi	gned (whose title is	s supplied below) is aut	thorized to act on behalf of the	assignee.
/Todd R.	Fronek/			March 3, 2016
Signature				Date
Todd R	l. Fronek			48516
Printed or T	yped Name		162	Title or Registration Number

[Page 2 of 2]

Privacy Act Statement

The **Privacy Act of 1974 (P.L. 93-579)** requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- 2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (*i.e.*, GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

Electronic Acknowledgement Receipt			
EFS ID:	25097226		
Application Number:	10869200		
International Application Number:			
Confirmation Number:	5929		
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE		
First Named Inventor/Applicant Name:	Daniel Poznanovic		
Customer Number:	25235		
Filer:	Todd Ryan Fronek/Kathryn Becker		
Filer Authorized By:	Todd Ryan Fronek		
Attorney Docket Number:	SRC028		
Receipt Date:	03-MAR-2016		
Filing Date:	16-JUN-2004		
Time Stamp:	17:37:15		
Application Type:	Utility under 35 USC 111(a)		

Payment information:

Submitted with I	Payment	nc)			
File Listing:						
Document Number	Document Description		File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1 Power of Attorney		867.pdf e5e01686913fc660c171a378ebf41bbf7f8e 450a	135744		2	
			no	2		
Warnings:		2				
Information:						

2	Assignee showing of ownership per 37	867 373c pdf	106717	20	5
2 CFR 3.73	867_373C.pdf	743ecb081c478faf31aff1b41b4f571874ece 84c	110	3	
Warnings:				,	
Information	:				
		Total Files Size (in bytes)	24	2461	
If a new appl 1.53(b)-(d) a Acknowledg <u>National Sta</u> If a timely su U.S.C. 371 ar national stag	lication is being filed and the application nd MPEP 506), a Filing Receipt (37 CFR gement Receipt will establish the filing <u>ge of an International Application und</u> abmission to enter the national stage o and other applicable requirements a For ge submission under 35 U.S.C. 371 will	on includes the necessary of 1.54) will be issued in due date of the application. <u>er 35 U.S.C. 371</u> f an international applicat rm PCT/DO/EO/903 indicat be issued in addition to th	components for a filin course and the date s ion is compliant with t ing acceptance of the e Filing Receipt, in du	g date (see hown on th the condition application e course.	37 CFR is

es Patent and Tradem	ARK OFFICE UNITED STA' United States Address: COMMI PO Bot I Alexandri www.uspi	UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS PC Box 1450 Alexandra, Virginia 22313-1450 www.uspto.gov		
FILING OR 371(C) DATE	FIRST NAMED APPLICANT	ATTY. DOCKET NO./IITLE		
06/16/2004	Daniel Poznanovic			
23452 LARKIN HOFFMAN DALY & LINDGREN, LTD. 8300 Norman Center Drive Suite 1000 Minneapolis, MN 55437				
	FILING OR 371(C) DATE 06/16/2004	ES PATENT AND TRADEMARK OFFICE UNITED STA United States Addres: COMMI PO Bol Mexandra Mexandra Mexandra PO Bol Mexandra PO Bol Mexandra PO Bol Mexandra Mexandra PO Bol Mexandra Mex		

NOTICE OF ACCEPTANCE OF POWER OF ATTORNEY

This is in response to the Power of Attorney filed 03/03/2016.

The Power of Attorney in this application is accepted. Correspondence in this application will be mailed to the above address as provided by 37 CFR 1.33.

Questions about the contents of this notice and the requirements it sets forth should be directed to the Office of Data Management, Application Assistance Unit, at (571) 272-4000 or (571) 272-4200 or 1-888-786-0101.

/rmturner myles/

page 1 of 1

UNITED STA	tes Patent and Tradem	ARK OFFICE UNITED STA United State: Addres: COMMI PO, Box Alexandri www.tepi	TES DEPARTMENT OF COMMERCE s Patent and Trademark Office SSIONER FOR PATENTS 1450 a, Virginia 22313-1450 ogov
APPLICATION NUMBER	FILING OR 371(C) DATE	FIRST NAMED APPLICANT	ATTY. DOCKET NO./TITLE
10/869,200	06/16/2004	Daniel Poznanovic	
25235 HOGAN LOVELLS US LLP - Colorado Springs TWO NORTH CASCADE AVENUE SUITE 1300 COLOBADO SPRINGS, CO 80903			CONFIRMATION NO. 592 OF ATTORNEY NOTICE

Date Mailed: 03/08/2016

NOTICE REGARDING CHANGE OF POWER OF ATTORNEY

This is in response to the Power of Attorney filed 03/03/2016.

• The Power of Attorney to you in this application has been revoked by the applicant. Future correspondence will be mailed to the new address of record(37 CFR 1.33).

Questions about the contents of this notice and the requirements it sets forth should be directed to the Office of Data Management, Application Assistance Unit, at (571) 272-4000 or (571) 272-4200 or 1-888-786-0101.

/rmturner myles/

page 1 of 1

Trials@uspto.gov Tel: 571-272-7822 Paper No. 22 Entered: May 10, 2019

UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

AMAZON WEB SERVICES, INC., AMAZON.COM, INC., and VADATA, INC., Petitioner,

v.

SAINT REGIS MOHAWK TRIBE, Patent Owner.

> Case IPR2019-00103 Patent 7,149,867 B2

Before KALYAN K. DESHPANDE, JUSTIN T. ARBES, and CHRISTA P. ZADO, *Administrative Patent Judges*.

ZADO, Administrative Patent Judge.

DECISION Denying Inter Partes Review 35 U.S.C. § 314 5

I. INTRODUCTION

A. Overview

Amazon Web Services, Inc., Amazon.com, Inc., and VADATA, Inc. (collectively, "Petitioner")¹ filed a petition requesting *inter partes* review of claims 1, 3–9, and 11–19 (the "challenged claims") of U.S. Patent No. 7,149,867 B2 (Ex. 1001, "the '867 patent"). Paper 1 ("Pet."). Saint Regis Mohawk Tribe ("Patent Owner")² filed a Preliminary Response. Paper 20 ("Prelim. Resp.").

35 U.S.C. § 314 provides that an *inter partes* review must not be instituted "unless . . . the information presented in the petition . . . shows that there is a reasonable likelihood that the petitioner would prevail with respect to at least 1 of the claims challenged in the petition." 35 U.S.C. § 314(a). Upon considering the evidence and arguments presented, we determine the Petition does not demonstrate a reasonable likelihood that Petitioner would prevail with respect to at least one of the challenged claims.

Accordingly, we do not institute an *inter partes* review.

B. Related Proceeding

The parties advise that the '867 patent has been subject to, or relates to, the following district court proceeding: SRC Labs and Saint Regis Mohawk Tribe v. Amazon Web Services, Inc., Amazon.com, Inc., and VADATA, Inc., No. 2:18-cv-00317 (W.D. Wash.). Pet. 2; Paper 17, 1.

2

¹ Petitioner identifies only itself as real parties-in-interest to the Petition. Pet. 1–2.

² Patent Owner identifies only itself as a real party-in-interest to this proceeding. Paper 17, 1.

IPR2019-00130 Patent 7,149,867 B2

C. The '867 Patent

The '867 patent, titled "System and Method of Enhancing Efficiency and Utilization of Memory Bandwidth in Reconfigurable Hardware," generally relates to "implementing explicit memory hierarchies in reconfigurable processors that make efficient use of off-board, on-board, on-chip storage and available algorithm locality." Ex. 1001, 1:18–21.

The '867 patent explains that microprocessors "énjoyed annual performance gains averaging about 50% per year," wherein most of the gains were attributable to higher clock processor speeds, more memory bandwidth, and increasing utilization of instruction level parallelism ("ILP") at execution time. *Id.* at 1:26–30. However, as microprocessor speeds increased, challenges arose to designing memory hierarchies that could keep up. *Id.* at 1:31–33. The '867 patent identifies two measures of the gap between microprocessor and memory hierarchy speeds—bandwidth efficiency and bandwidth utilization. *Id.* at 1:35–37. Because potential performance gains from using a faster microprocessor were reduced or negated by corresponding drops in bandwidth efficiency and bandwidth utilization, significant effort had been spent, according to the '867 patent, on development of memory hierarchies that could maintain high bandwidth efficiency and utilization. *Id.* at 1:45–50.

The '867 explains that one approach to bridging the gap was the utilization of cache memories. *Id.* at 1:51–53. In designing cache memories, a number of considerations had to be taken into account. *Id.* at 59–60. For example, for programs that exhibit a high degree of spatial locality (i.e., it is likely that other data within the same cache line will be needed), wide cache lines are efficient. *Id.* at 1:64–2:4. However, for programs that have low levels of spatial locality, narrow cache lines are

3

IPR2019-00130

Patent 7,149,867 B2

more efficient. *Id.* at 2:4–7. The '867 patent provides additional examples of considerations in cache design. *Id.* at 2:14–3:40. The '867 patent states that the various considerations and tradeoffs made cache design challenging for a multipurpose computer that executes a wide variety of programs. *Id.* at 3:30–32. Cache designers tried to derive the program behavior of the "average" program, and optimize the cache for the "average" program. *Id.* at 3:32–36. As a result, the cache was sub-optimal for most programs, because most programs that actually run on the microprocessor are not "average." *Id.* at 3:36–39.

Because of the above-discussed issues, there was a growing need, according to the '867 patent, to develop improved memory hierarchies that limited overhead of a memory hierarchy without also reducing bandwidth efficiency and utilization. *Id.* at 3:57–60. To address the need, the '867 patent describes a system including a memory hierarchy and a reconfigurable processor that includes a data prefetch unit. *Id.* at 4:4–10, 5:60–62, 6:9–13, 7:34–48. "Unlike conventional static hardware platforms," the memory hierarchy is reconfigurable so that computational demands and memory bandwidth can be matched. *Id.* at 7:17–22. The '867 patent explains:

An important feature of the present invention is that many types of data prefetch units can be defined so that the prefetch hardware can be configured to conform to the needs of the algorithms currently implemented by the computational logic. The specific characteristics of the prefetch can be matched with the needs of the computational logic and the format and location of data in the memory hierarchy.

Id. at 7:49–55. The '867 patent provides an example of configuring the data prefetch unit depending on the needs of the computational logic. For

4

IPR2019-00130 Patent 7,149,867 B2

example, Figures 9A and 9B show an external memory organized into a 128 byte (16 word) block structure that is optimized for stride 1 access of a cache. *Id.* at 7:56–59. However, the data prefetch unit can be configured to extract only 8 bytes of data in the memory block, discarding the remaining 120 bytes if only the 8 bytes are needed. *Id.* at 8:3–11. In another example relating to a computational intensive matrix multiplication problem, the '867 patent explains that

On a conventional microprocessor with static execution resources, these loops [representing matrix multiplication] would be arranged to give stride-one data access where possible and also block or tile these uses to facilitate data cache hits on the B and A matrices, which are read many times. With the configurable memory hierarchy of the present invention, matrix B may be stored in on-board BRAM memory 307 and rows of matrix A in registers.

Id. at 10:33-40.

D. Asserted Grounds of Unpatentability

Petitioner challenges claims 1, 3–9, and 11–19 of the '867 patent on the following grounds. Pet. 3.

Reference	Ground	Claims
Lange ³	§ 103(a)	1, 3–9, 11–19
Zhong ⁴	§ 103(a)	1, 4, 6, 7, 9

³ Holger Lange & Andreas Koch, "Memory Access Schemes for Configurable Processors," *Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing*, 10th International Conference, FPL 2000, Villach, Austria, 615–25 (Aug. 27–30, 2000) (Ex. 1003) ("Lange").

⁴ Peixin Zhong & Margaret Martonosi, "Using Reconfigurable Hardware to Customize Memory Hierarchies," *High-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic*, SPIE—The International Society for Optical Engineering, Boston, MA, 237–248 (Nov. IPR2019-00130 Patent 7,149,867 B2

Petitioner relies on the declaration of Brad L. Hutchings, Ph.D., to support the Petition. Ex. 1002 ("Hutchings Declaration").

E. Challenged Claims

Of the challenged claims, claims 1, 9, and 13 are independent.

Claim 1, reproduced below, is illustrative.

1. A reconfigurable processor that instantiates an algorithm as hardware, comprising:

a first memory having a first characteristic memory bandwidth and/or memory utilization; and

a data prefetch unit coupled to the memory, wherein the data prefetch unit retrieves only computational data required by the algorithm from a second memory of second characteristic memory bandwidth and/or memory utilization and places the retrieved computational data in the first memory wherein the data prefetch unit operates independent of and in parallel with logic blocks using the computational data, and wherein at least the first memory and data prefetch unit are configured to conform to needs of the algorithm, and the data prefetch unit is configured to match format and location of data in the second memory.

II. DISCUSSION

A. Level of Ordinary Skill

Petitioner asserts that a person of ordinary skill in the art in the field of the '867 patent in the relevant time frame would have had a bachelor's degree in electrical engineering, computer engineering, or a related field, with two to three years of experience working with reconfigurable systems. Pet. 3 (citing Ex. 1002 ¶ 24). Petitioner asserts that "[w]ith more education,

20-21, 1996) (Ex. 1004) ("Zhong").
IPR2019-00130

Patent 7,149,867 B2

such as additional graduate degrees or study, less experience is needed to attain the ordinary level of skill." *Id.*

The Preliminary Response provides no assessment of the level of ordinary skill in the art.

For purposes of this decision and based on the record before us, we adopt Petitioner's assessment of the level of ordinary skill in the art.

B. Claim Construction

In an *inter partes* review involving a petition filed before November 13, 2018, claim terms in an unexpired patent are given their broadest reasonable construction in light of the specification of the patent. 37 C.F.R. § 42.100(b) (2016). Consistent with this standard, we assign claim terms their ordinary and customary meaning, as would be understood by one of ordinary skill in the art at the time of the invention, in the context of the entire patent disclosure. *See In re Translogic Tech., Inc.*, 504 F.3d 1249, 1257 (Fed. Cir. 2007). Only those terms that are in controversy need be construed, and only to the extent necessary to resolve the controversy. *See Nidec Motor Corp. v. Zhongshan Broad Ocean Motor Co.*, 868 F.3d 1013, 1017 (Fed. Cir. 2017) (citing *Vivid Techs., Inc. v. Am. Sci. & Eng'g, Inc.*, 200 F.3d 795, 803 (Fed. Cir. 1999)). We determine that the term "data prefetch unit" requires construction.

Each of the challenged independent claims recites a "data prefetch unit." Claim 1 recites

a data prefetch unit coupled to the memory, wherein the data prefetch unit retrieves only computational data required by the algorithm from a second memory of second characteristic memory bandwidth and/or memory utilization and places the retrieved computational data in the first memory wherein the data prefetch unit operates independent of and in parallel with logic blocks using the

computational data, and wherein at least the first memory and data prefetch unit are configured to conform to needs of the algorithm, and the data prefetch unit is configured to match format and location of data in the second memory

Ex. 1001, 12:43-54.

Claim 9 recites one or more reconfigurable processors,

wherein at least one of the reconfigurable processors includes a data prefetch unit to read and write only data required for computations by the algorithm between the data prefetch unit and the common memory wherein the data prefetch unit operates independent of and in parallel with logic blocks using the computational data, and wherein the data prefetch unit is configured to conform to needs of the algorithm and match format and location of data in the common memory.

Id. at 13:17-26.

Claim 13 recites "transferring data between a memory and a data

prefetch unit in a reconfigurable processor," id. at 14:2-3, and further recites

that the data prefetch unit is

configured to conform to needs of an algorithm implemented on the computational unit and transfer only data necessary for computations by the computational unit, and wherein the prefetch unit operates independent of and in parallel with the computational unit.

Id. at 14:6–11.

Petitioner proposes to construe the term "data prefetch unit" as

"a functional unit that retrieves computational data needed to complete the algorithm instantiated on the reconfigurable processor during processing."

Pet. 6–8. Petitioner states that this construction was proposed by Patent

Owner in the related district court proceeding, and asserts that for purposes of the Petition, Patent Owner's construction should be used. *Id.* Petitioner does not explain why this construction is correct, or provide any arguments

IPR2019-00130

Patent 7,149,867 B2

or evidence to support this claim construction. See generally id.; Prelim. Resp. 17.

Patent Owner responds that Petitioner's proposed construction is incorrect. Prelim. Resp. 16–17. Patent Owner argues that the '867 patent expressly defines the term "data prefetch unit," and therefore the term should be construed in accordance with the express definition provided in the patent. *Id.* Patent Owner asserts that the '867 patent provides a heading labeled "Definitions" in the Detailed Description, and under this heading, defines "data prefetch unit." *Id.* at 16. Patent Owner argues, therefore, that "the patentee has clearly set forth a definition of the disputed term with reasonable clarity, deliberateness, and precision." *Id.* at 17.

When the specification of a patent provides a special definition for a claim term, even if it differs from the term's ordinary meaning, then the inventor's lexicography governs. *In re Morris*, 127 F.3d 1048, 1054 (Fed. Cir. 1997) (applying "the broadest reasonable meaning of the words in their ordinary usage as they would be understood by one of ordinary skill in the art, taking into account whatever enlightenment by way of definitions or otherwise that may be afforded by the written description contained in the applicant's specification"); *see also Thorner v. Sony Computer Entm't Am. LLC*, 669 F.3d 1362, 1365 (Fed. Cir. 2012) ("To act as its own lexicographer, a patentee must 'clearly set forth a definition of the disputed claim term," and "'clearly express an intent' to redefine the term.").

We are persuaded that the '867 patent clearly sets forth a definition for the term "data prefetch unit." The '867 patent provides an express definition for "data prefetch unit" under the heading "Definitions," thereby indicating the patentee intended to accord a special definition to the term. Ex. 1001, 5:18, 5:40–43. The definition provides "Data prefetch Unit—is a

functional unit that moves data between members of a memory hierarchy. The movement may be as simple as a copy, or as complex as an indirect indexed strided copy into a unit stride memory," wherein a memory hierarchy "is a collection of memories." *Id.* at 5:39–43.

Petitioner's argument that its construction is the same as that proposed by Patent Owner in district court is not persuasive. Pet. 6–8. Petitioner does not cite any intrinsic or extrinsic evidence to support its proposed construction, much less explain why its construction is correct. *See generally id.* Petitioner has not explained, nor do we discern, a reason to deviate from the express definition for "data prefetch unit" provided in the '867 patent.

Therefore, on the record before us, we construe "data prefetch unit" in accordance with the definition set forth in the '867 patent, namely as "a functional unit that moves data between members of a memory hierarchy. The movement may be as simple as a copy, or as complex as an indirect indexed strided copy into a unite stride memory," wherein a "memory hierarchy" is "a collection of memories." Ex. 1001, 5:39–43.

C. Lange (Ex. 1003)

Lange, titled "Memory Access Schemes for Configurable Processors," generally describes a scalable, device-independent memory interface that supports both irregular access (via configurable caches) and regular access (via pre-fetching stream buffers). Ex. 1003, 615. Lange states that "[b]y hiding specifics behind a consistent abstract interface, it is suitable as a target environment for automatic hardware compilation." *Id.* Lange explains that reconfigurable compute elements can achieve considerable performance gains over standard central processing units ("CPUs"). *Id.* According to Lange, these reconfigurable elements often are combined with

10

a conventional processor, which provides control and I/O services that are more efficiently implemented with fixed logic. *Id.* In combined systems, design tools address hardware and software issues separately. *Id.* According to Lange, whereas the level of support for software is suitable, the same level of support is not provided for hardware. *Id.* Lange states that it therefore presents a "hardware target" for hardware compilers that is analogous to a software target for conventional computers. *Id.* The hardware target is a Memory Architecture for Reconfigurable Computers ("MARC"). *Id.* Figure 4 of Lange, reproduced below, shows an overview of the MARC architecture.





Id. at 618. Figure 4 shows a MARC core with a caching port interfaced with front-end ports (CachePorts and StreamPorts) that interface with User Logic, and a streaming port interfaced with back-end ports interfaced with dynamic random access memory (DRAM) and n static random access memories (SRAMs). *Id.* The MARC core also interfaces, through a Back-End port,

IPR2019-00130

Patent 7,149,867 B2

with a bus interface unit ("BIU") to an I/O bus. *Id.* The MARC core includes a First-In First-Out ("FIFO") buffer and Random Access Memory ("RAM").

D. Zhong (Ex. 1004)

Zhong, titled "User Reconfigurable Hardware to Customize Memory Hierarchies," generally describes implementing mechanisms like victim caches and prefetch buffers in reconfigurable hardware to improve application memory behavior. Ex. 1004, 237. Zhong states that microprocessor speeds have increased much more quickly than memory speeds. Id. As a result, there is a processor-memory performance gap such that many significant applications suffer from substantial memory bottlenecks, according to Zhong. Id. Zhong explains that typically cache memories are used to bridge the performance gap, but that cache memory still fails to provide high performance for certain applications. Id. To address issues with cache performance, Zhong states that prefetching techniques and use of victim caches (e.g., memory for storing data recently evicted from cache) may hide some latencies, but that these techniques result in waste of transistor space on CPU chips. Id.; see also id. at 239 (describing victim caches). Zhong proposes to address these issues by using programmable logic, such as field-programmable gate arrays (FPGAs), that can be reconfigured and customized for different functions during different sessions. Id. at 237. Part of Figure 1 of Zhong is reproduced below.



Id. at 239. The portion of Figure 1 reproduced above illustrates a computer architecture that includes configurable logic C1 on the same chip as a conventional Processor. *Id.* Applying one possible chip boundary, the chip is shown as including a Processor, C1, and an L1 cache, whereas the L2 cache and additional configurable processor C2 are off-chip. *Id.* The figure also shows an alternative chip boundary, in which the chip also includes the L2 cache and C2. *Id.* In both alternatives, the L2 cache is connected to Memory and I/O Bus. *Id.*

Zhong also discloses a prefetch buffer "to initiate main memory accesses in advance, so that the data will be closer to the processor when referenced." *Id.* at 240–241. The prefetch buffer comprises several independent slots, each of which holds several cache lines of data and works like a FIFO buffer. *Id.* at 241.

E. Principles of Law

Section 103(a) forbids issuance of a patent when "the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains." In *Graham v. John Deere Co.*, 383 U.S. 1 (1966), the Court set out a framework for applying the statutory language of § 103: under § 103, the scope and content of the prior art are to be determined; differences between the prior art and the claims at issue are to be ascertained; and the level of ordinary skill in the pertinent art resolved.

The Supreme Court has made clear that we apply "an expansive and flexible approach" to the question of obviousness. *KSR Int'l Co. v. Teleflex, Inc.*, 550 U.S. 398, 415 (2007). Whether a patent claiming the combination of prior art elements would have been obvious is determined by whether the improvement is more than the predictable use of prior art elements according to their established functions. *KSR Int'l Co.*, 550 U.S. at 417. Reaching this conclusion, however, requires more than a mere showing that the prior art includes separate references covering each separate limitation in a claim under examination. *Unigene Labs., Inc. v. Apotex, Inc.*, 655 F.3d 1352, 1360 (Fed. Cir. 2011). Rather, obviousness requires the additional showing that a person of ordinary skill at the time of the invention would have selected and combined those prior art elements in the normal course of research and development to yield the claimed invention. *Id.*

F. Patentability

As we discussed above, *supra* Sec. II.B, each of the challenged independent claims recites a "data prefetch unit." Petitioner's arguments, however, are based on a construction that we do not adopt. Petitioner does

not provide any arguments under the construction set forth above. For the reasons discussed below, Petitioner has not demonstrated a reasonable likelihood that Petitioner would prevail with respect to at least one of the challenged claims.

1. Asserted Obviousness over Lange

Petitioner asserts that, for purposes of the Petition, "the broadest reasonable interpretation of 'a data prefetch unit' is 'a functional unit that retrieves computational data needed to complete the algorithm instantiated on the reconfigurable processor during processing." Pet. 17. However, as we discussed above, we interpret "data prefetch unit," in accordance with the definition set forth expressly in the '867 patent, as "a functional unit that moves data between members of a memory hierarchy. The movement may be as simple as a copy, or as complex as an indirect indexed strided copy into a unit stride memory." *Supra* Sec. II.B; *see also* Ex. 1001, 5:40–43. In addition, in accordance with the '867 patent's express disclosure, we interpret a "memory hierarchy" as "a collection of memories." *Supra* Sec. II.B; Ex. 1001, 5:39.

Patent Owner argues that the Petition is based on an erroneous claim construction. Prelim. Resp. 22. Patent Owner argues that "[t]he Board is not required to 'play archeologist with the record' or endeavor to discover a challenge that might have been asserted had the Petitioner identified the correct claim construction." *Id.* at 22 (citing *United Microelectronics Corp. v. Lone Star Silicon Innovations LLC*, Case IPR2017-01513, slip op. at 9 (PTAB May 22, 2018) (Paper 10)). We agree.

Applying its proposed construction of "data prefetch unit," Petitioner argues that Lange's MARC core with its front-end port interfaces incorporates data prefetch units. Pet. 17. Petitioner argues that the MARC

core, when used with the front-end ports, performs the function of prefetching the computational data needed to complete the algorithm instantiated in Lange's user logic. *Id.* at 17–18.

The Petition, however, does not specify with particularity how Lange teaches a memory hierarchy, and moving data between members of a memory hierarchy, as required under our interpretation of the term "data prefetch unit." Our rules require that a petition specify with particularity where each element of a claim is found in the prior art, and include a detailed explanation of the relevance of the prior art to the claim. 37 C.F.R. § 42.104(b)(4) ("[t]he petition must specify where each element of the claim is found in the prior art patents or printed publications relied upon"); id. § 42.22(a)(2) ("[e]ach petition ... must include ... a detailed explanation of the significance of the evidence including material facts"); id. § 42.104(b)(5) (the petition must "identify . . . the relevance of the evidence to the challenge raised, including identifying specific portions of the evidence that support the challenge"). As the Federal Circuit has explained, "[i]n an IPR, the petitioner has the burden from the onset to show with particularity why the patent it challenges is unpatentable." Harmonic Inc. v. Avid Tech., Inc., 815 F.3d 1356, 1363 (Fed. Cir. 2016).

In its contentions regarding independent claims 1, 9, and 13, Petitioner does not identify a memory hierarchy in Lange, much less assert that Lange teaches moving data between members of a hierarchy. With regard to claim 1, Petitioner asserts that Lange discloses a first memory (i.e., either the FIFO memory in the MARC core or BlockSelectRAM in the FPGA) and a second memory (i.e., SRAM and/or DRAM accessed by the MARC core back-end ports), as recited in the claim, but Petitioner does not specify that these memories comprise a memory hierarchy or explain why

that would be the case. Pet. 15–17 (asserting a first memory); *id.* at 21–22 (asserting second memory); *see generally id.* at 15–22 (failing to specify a memory hierarchy). With regard to claim 9, Petitioner identifies a memory, asserting that Lange discloses a "common memory" (i.e., DRAM in Figure 5), as recited in the claim, but Petitioner does not specify a memory hierarchy comprising a collection of memories. *Id.* at 33–34. With regard to claim 13, Petitioner asserts that Lange discloses a "memory" (i.e., the second memory of claim 1), as recited in claim 13, but Petitioner does not specify a memory hierarchy comprising a collection of memories. *Id.* at 37–39.

Similarly, the Petition does not address whether Lange teaches moving data between members of a memory hierarchy. *See generally id.* at 13–26, 33–34, 37–39.

By failing to address whether Lange teaches a memory hierarchy, and movement of data between members of the memory hierarchy, Petitioner has placed the burden on the Board to ascertain how the prior art allegedly reads on the challenged claims—a task that we do not undertake. The burden is on Petitioner, not the Board, to specify with particularity how Lange teaches a memory hierarchy, and moving data between members of a memory hierarchy.

For the reasons stated above, on this record, we are not persuaded that Petitioner has demonstrated a reasonable likelihood that it will prevail in showing unpatentability of claims 1, 3–9, and 11–19 as obvious over Lange.

2. Asserted Obviousness over Zhong

As we discussed above, we interpret "data prefetch unit," in accordance with the definition set forth expressly in the '867 patent, as "a functional unit that moves data between members of a memory hierarchy. The movement may be as simple as a copy, or as complex as an indirect

indexed strided copy into a unit stride memory," wherein a "memory hierarchy" is "a collection of memories." *Supra* Sec. II.B; *see also* Ex. 1001, 5:39–43. The Petition, however, applies a different claim construction. Pet. 48. As we discussed above with regard to Lange, *supra* Sec. II.F, Patent Owner argues that the Petition is based on an erroneous claim construction. Prelim. Resp. 22. We agree with Patent Owner.

The Petition does not specify with particularity how Zhong teaches a memory hierarchy, and moving data between members of a memory hierarchy, as required under our interpretation of the term "data prefetch unit." As we discussed above, our rules require that a petition specify with particularity where each element of a claim is found in the prior art, and include a detailed explanation of the relevance of the prior art to the claim. 37 C.F.R. §§ 42.104(b)(4), 42.22(a)(2), 42.104(b)(5); *see also Harmonic*, 815 F.3d at 1363 (explaining that "[i]n an IPR, the petitioner has the burden from the onset to show with particularity why the patent it challenges is unpatentable").

Applying its proposed construction of "data prefetch unit," Petitioner relies on Zhong's disclosure of a prefetch generator depicted in Figure 4 of Zhong and Zhong's "prefetching engine" for disclosure of a "data prefetch unit." Pet. 48. However, Petitioner does not identify a memory hierarchy in Zhong, much less assert that Zhong teaches moving data between members of a hierarchy. With regard to claim 1, Petitioner asserts that Zhong discloses a first memory (i.e., prefetch buffers) and a second memory (i.e., main memory or L2 cache), as recited in the claim, but Petitioner does not specify that these memories comprise a memory hierarchy or explain why that would be the case. Pet. 47 (asserting a first memory); *id.* at 52 (asserting second memory); *see generally id.* at 46–53 (failing to specify a

IPR2019-00130

Patent 7,149,867 B2

memory hierarchy). With regard to claim 9, Petitioner identifies a memory, asserting that Zhong discloses a "common memory" (i.e., main memory in Zhong Figure 1), as recited in the claim, but Petitioner does not specify a memory hierarchy comprising a collection of memories. *Id.* at 60.

Similarly, the Petition does not address whether Zhong teaches moving data between members of a memory hierarchy. *See generally id.* at 44–56, 59–61.

By failing to address whether Zhong teaches a memory hierarchy, and movement of data between members of the memory hierarchy, Petitioner has placed the burden on the Board to ascertain how the prior art allegedly reads on the challenged claims—a task that we do not undertake. The burden is on Petitioner, not the Board, to specify with particularity how Zhong teaches a memory hierarchy, and moving data between members of a memory hierarchy.

For the reasons stated above, on this record, we are not persuaded that Petitioner has demonstrated a reasonable likelihood that it will prevail in showing unpatentability of claims 1, 4, 6, 7, and 9 as obvious over Zhong.

G. Additional Arguments by Patent Owner

Patent Owner argues that we should exercise our discretion to deny the Petition under 35 U.S.C. § 314(a). Prelim. Resp. 5–12. Patent Owner also argues that we should deny the Petition for failure to satisfy the requirement of 37 C.F.R. § 42.104(b)(3) that the petition set forth how the challenged claims are to be construed. *Id.* at 18–21. Because we deny the Petition on other grounds, we need not, and do not, address Patent Owner's arguments regarding § 314(a) and § 42.104(b)(3).

19

III. CONCLUSION

For the foregoing reasons, we determine that Petitioner has not demonstrated a reasonable likelihood it will prevail in showing unpatentability of at least one claim of the '867 patent. Because Petitioner has not satisfied the threshold for institution as to at least one claim, we do not institute *inter partes* review.

IV. ORDER

Accordingly, it is ORDERED that the Petition is denied and no trial is instituted.

PETITIONER:

J. David Hadden Saina Shamilov FENWICK & WEST LLP dhadden-ptab@fenwick.com sshamilov-ptab@fenwick.com

PATENT OWNER:

Alfonso Chan Joseph DePumpo SHORE CHAN DEPUMPO LLP achan@shorechan.com jdepumpo@shorechan.com

505488139 05/22/2019

PATENT ASSIGNMENT COVER SHEET

Electronic Version v1.1 Stylesheet Version v1.2 EPAS ID: PAT5534943

SUBMISSION TYPE:		NEW ASSIGNMENT	
NATURE OF CONVEY	ANCE:	ASSIGNMENT	
CONVEYING PARTY	DATA		
		Name	Execution Date
SAINT REGIS MOHA	WK TRIBE		05/21/2019
Neme	DIRECT	STREAM LLC	
Name:	2		
Street Address:	9925 FE	DERAL DRIVE	
Street Address:	9925 FE SUITE 1	DERAL DRIVE	
Street Address: Internal Address: City:	9925 FE SUITE 1 COLOR	DERAL DRIVE 30 ADO SPRINGS	
Street Address: Internal Address: City: State/Country:	9925 FE SUITE 1 COLOR/	ADO	

PROPERTY NUMBERS Total: 42

Property Type	Number	
Patent Number:	6026459	
Patent Number:	6076152	
Patent Number:	6247110	
Patent Number:	6295598	
Patent Number:	6339819	
Patent Number:	6434687	
Patent Number:	6594736	
Patent Number:	6836823	
Patent Number:	6941539	
Patent Number:	6961841	
Patent Number:	6964029	
Patent Number:	6983456	
Patent Number:	6996656	
Patent Number:	7003593	
Patent Number:	7124211	
Patent Number:	7134120	
Patent Number:	7149867	
Patent Number:	7155602	
Patent Number:	7155708	

Property Type		Number	
Patent Number:	7167	976	
Patent Number:	7197	575	
Patent Number:	7225	324	
Patent Number:	7237	091	-
Patent Number:	72994	458	
Patent Number:	7373	440	
Patent Number:	7406	573	-
Patent Number:	7421	524	
Patent Number:	7424	552	-
Patent Number:	7565	461	-
Patent Number:	7620	800	
Patent Number:	7680	968	-
Patent Number:	7703	085	
Patent Number:	7890	686	
Patent Number:	8589	666	-
Patent Number:	8713	518	
Patent Number:	8930	892	-
Patent Number:	9153	311	
Patent Number:	95304	483	
Patent Number:	9727	269	-
Application Number:	1336	5090	
Application Number:	1428	4616	
Application Number:	1390	3720	
	22]
CORRESPONDENCE DAT	A		
Fax Number:	(214)	593-9111	
Correspondence will be se	ent to the o	e-mail address first; if that is uns	successful, it will be sen
Phone:	214-5	193-9110	it via US Mali.
Email:	cevar	ns@shorechan.com	
Correspondent Name:	CHRI	STOPHER EVANS	
Address Line 1:	901 N	AIN STREET	
Address Line 2:	SUIT	E 3300	
Address Line 4:	DALL	AS, TEXAS 75202	
		CHRISTOPHER EVANIS	
SIGNATURE:		/Christopher Evans/	
DATE SIGNED:		05/22/2019	

Total Attachments: 6

This document serves as an Oath/Declaration (37 CFR 1.63).

source=SRMT Assignment to DirectStream 5-21-19#page1.tif	
source=SRMT Assignment to DirectStream 5-21-19#page2.tif	
source=SRMT Assignment to DirectStream 5-21-19#page3.tif	
source=SRMT Assignment to DirectStream 5-21-19#page4.tif	
source=SRMT Assignment to DirectStream 5-21-19#page5.tif	
source=SRMT Assignment to DirectStream 5-21-19#page6.tif	

Patent Assignment Agreement

THIS PATENT ASSIGNMENT AGREEMENT is entered into on May 10, 2019 by and between Saint Regis Mohawk Tribe, a federally recognized American Indian Tribe (Assignor) and DirectStream LLC, a Delaware limited liability company (Assignee).

WHEREAS, Assignor is the sole and exclusive owner of the U.S. Patents and pending patent applications identified in Schedule A (the "Patents"); and

WHEREAS, Assignee desires to acquire all rights, title and interest in and to the Patents;

NOW, THEREFORE, the parties agree as follows:

- 1. Assignment. Be it known that for good and valuable consideration, the receipt and sufficiency of which is hereby acknowledged, Assignor hereby irrevocably conveys, transfers, and assigns to Assignee, and Assignee hereby accepts, all of Assignor's right, title, and interest in and to the following
 - (a) the patents and patent applications set forth in Schedule A hereto and all issuances, divisions, continuations, continuations-in-part, reissues, extensions, reexaminations, and renewals thereof (the "Patents");
 - (b) all rights of any kind whatsoever of Assignor accruing under any of the foregoing provided by applicable law of any jurisdiction, by international treaties and conventions, and otherwise throughout the world;
 - (c) any and all royalties, fees, income, payments, and other proceeds now or hereafter due or payable with respect to any and all of the foregoing, past, present and future; and
 - (d) any and all claims and causes of action with respect to any of the foregoing, whether accruing before, on, or after the date hereof, including all rights to and claims for damages, restitution, and injunctive and other legal and equitable relief for past, present, and future infringement, misappropriation, violation, misuse, breach, or default, with the right but no obligation to sue for such legal and equitable relief and to collect, or otherwise recover, any such damages.
- 2. Covenants. Assignor covenants and agrees and warrants that it has a full and unencumbered title to the invention hereby assigned, and further covenants and agrees that it has the right to grant such rights to said Patents and that it will, at any time upon request without cost or further compensation, execute and deliver any and all papers or instruments that, in the opinion of the Assignee, may be necessary or

desirable to secure said Assignee the full enjoyment of the rights and properties herein conveyed or intended to be conveyed by this instrument.

- 3. Recordation and Further Actions. Assignor hereby authorizes the Commissioner for Patents in the United States Patent and Trademark Office to record and register this Patent Assignment upon request by Assignee. Following the date hereof, Assignor shall take such steps and actions, and provide such cooperation and assistance to Assignee and its successors, assigns, and legal representatives, including the execution and delivery of any affidavits, declarations, oaths, exhibits, assignments, powers of attorney, or other documents, as may be necessary to effect, evidence, or perfect the assignment of the Assigned Patents to Assignee, or any assignee or successor thereto.
- 4. Counterparts. This Patent Assignment Agreement may be executed in counterparts, each of which shall be deemed an original, but all of which together shall be deemed one and the same agreement. A signed copy of this Patent Assignment Agreement delivered by facsimile, e-mail, or other means of electronic transmission shall be deemed to have the same legal effect as delivery of an original signed copy of this Patent Assignment Agreement.
- 5. Successors and Assigns. This Patent Assignment shall be binding upon and shall inure to the benefit of the parties hereto and their respective successors and assigns.
- 6. Governing Law. This Patent Assignment and any claim, controversy, dispute, or cause of action (whether in contract, tort, or otherwise) based upon, arising out of, or relating to this Patent Assignment Agreement and the transactions contemplated hereby shall be governed by, and construed in accordance with, the laws of the United States and the State of New York, without giving effect to any choice or conflict of law provision or rule (whether of the State of New York or any other jurisdiction).

IN WITNESS WHEREOF, Assignor has duly executed and delivered this Patent Assignment as of the date first above written.

SAINT REGIS MOHAWK TRIBE

By: Beverly Cook, Tribal Chief 5-21-19 Date: By: Michael Conners, Tribal Chief 5-21-19 Date: By: Eric Thompson, Tribal Chief

Date:_________

AGREED TO AND ACCEPTED:

DirectStream, LLC

Signature:_ 1 .02-1 01(127 Brandon Freeman, Chairman of DirectStream, LLC

71-19 Date:

S	C	h	e	d	ul	e	A
~	-	-	•	-			

Jurisdiction	Title	Status	Patent No./Serial No.	Issued/Filing Date
U.S.	System and method for dynamic priority conflict resolution in a multi-processor computer system having shared memory resources	Issued	6,026,459	2/15/2000
U.S.	Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem	Issued	6,076,152	6/13/2000
U.S.	Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem	Issued	6,247,110	6/12/2001
U.S.	Split directory-based cache coherency technique for a multi-processor computer system	Issued	6,295,598	9/25/2001
U.S.	Multiprocessor with each processor element accessing operands in loaded input buffer and forwarding results to FIFO output buffer	Issued	6,339,819	1/15/2002
U.S .	System and method for accelerating web site access and processing utilizing a computer system incorporating reconfigurable processors operating under a single operating system image	Issued	6,434,687	8/13/2002
U.S.	System and method for semaphore and atomic operation management in a multiprocessor	Issued	6,594,736	7/15/2003
U.S.	Bandwidth enhancement for uncached devices	Issued	6,836,823	12/28/2004
U.S.	Efficiency of reconfigurable hardware	Issued	6,941,539	9/6/2005
U.S.	Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem	Issued	6,961,841	11/1/2005
U.S.	System and method for partitioning control- dataflow graph representations	Issued	6,964,029	11/8/2005
U.S.	Process for converting programs in high-level programming languages to a unified executable for hybrid computing platforms	Issued	6,983,456	1/3/2006
U.S.	System and method for providing an arbitrated memory bus in a hybrid computing system	Issued	6,996,656	2/7/2006
U.S.	Computer system architecture and memory controller for close-coupling within a hybrid processing system utilizing an adaptive processor interface port	Issued	7,003,593	2/21/2006
U.S.	System and method for explicit communication of messages between processes running on different nodes in a clustered multiprocessor system	Issued	7,124,211	10/17/2006
U.S.	Map compiler pipelined loop structure	Issued	7,134,120	11/7/2006

U.S.	System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware	Issued	7,149,867	12/12/2006
U.S.	Interface for integrating reconfigurable processors into a general purpose computing system	Issued	7,155,602	12/26/2006
U.S.	Debugging and performance profiling using control-dataflow graph representations with reconfigurable hardware emulation	Issued	7,155,708	12/26/2006
U.S.	Interface for integrating reconfigurable processors into a general purpose computing system	Issued	7,167,976	1/23/2007
U.S.	Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers	Issued	7,197,575	3/27/2007
U.S.	Multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions	Issued	7,225,324	3/29/2007
U.S.	Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem	Issued	7,237,091	6/26/2007
U.S.	System and method for converting control flow graph representations to control-dataflow graph representations	Issued	7,299,458	11/20/2007
U.S.	Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module format	Issued	7,373,440	5/13/2008
U.S.	Reconfigurable processor element utilizing both coarse and fine grained reconfigurable elements	Issued	7,406,573	7/29/2008
U.S.	Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module format	Issued	7,421,524	9/2/2008
U.S.	Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices	Issued	7,424,552	9/9/2008
U.S.	Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers	Issued	7,565,461	7/21/2009
U.S.	Multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions	Issued	7,620,800	11/17/2009
U.S.	Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM)	Issued	7,680,968	3/16/2010

A A A A A A A A A A A A A A A A A A A				
U.S.	Process for converting programs in high-level programming languages to a unified executable for hybrid computing platforms	Issued	7,703,085	4/20/2010
U.S.	Dynamic priority conflict resolution in a multi- processor computer system having shared resources	Issued	7,890,686	2/15/2011
U.S.	Elimination of stream consumer loop overshoot effects	Issued	8,589,666	11/19/201
U.S.	System and method for computational unification of heterogeneous implicit and explicit processing elements	Issued	8,713,518	4/29/2014
U.S.	System and method for computational unification of heterogeneous implicit and explicit processing elements	Issued	8,930,892	1/6/2015
U.S.	System and method for retaining DRAM data when reprogramming reconfigurable devices with DRAM memory controllers	Issued	9,153,311	3/27/2014
U.S.	System and method for retaining dram data when reprogramming reconfigurable devices with DRAM memory controllers incorporating a data maintenance block colocated with a memory module or subsystem	Issued	9,530,483	12/27/201
U.S.	System and method for retaining DRAM data when reprogramming reconfigurable devices with DRAM memory controllers incorporating a data maintenance block colocated with a memory module or subsystem	Issued	9,727,269	8/8/2017
U.S.	Mobile electronic devices utilizing reconfigurable processing techniques to enable higher speed applications with lowered power consumption	Pending	13/365,090	2/2/2012
U.S.	System and method for thermally coupling memory devices to a memory controller in a computer memory board	Pending	14/284,616	3/22/2014
U.S.	Multi-processor computer architecture incorporating distributed multi-ported common memory modules	Pending	13/903,720	5/28/2013

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Appl. of:	Daniel Poznanovic et al.	Atty. Docket:	39193.10021US02
Serial No.:	10/869,200	Patent No.:	7,149,867
Filing Date:	June 16, 2004	Issue Date:	December 12, 2006
For:	SYSTEM AND METHOD OF ENH OF MEMORY BANDWIDTH IN F	HANCING EFFIC RECONFIGURAE	TENCY AND UTILIZATION BLE HARDWARE

REQUEST FOR CERTIFICATE OF CORRECTION OF OFFICE MISTAKE (37 CFR 1.322)

Commissioner for Patents Office of Data Management Attention: Certificates of Correction Branch P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 CFR 1.322, Applicant requests a Certificate of Correction in the above

referenced patent. Attached hereto is Form PTO/SB/44, with at least one copy being suitable for

printing. Upon approval, please send the certificate to the undersigned attorney of record.

REMARKS

No fee is believed due as the identified error occurred during the process of printing the patent; however, the Commissioner is authorized to charge any additional fees necessitated by this correspondence to Deposit Account No. 12-0449.

Respectfully submitted,

Date: 12 March 2020

/Todd R. Fronek/ Todd R. Fronek Registration No. 48516 Customer No. 23452 Phone No.: 952-896-3295 Email: tfronek@larkinhoffman.com

4824-1587-7303, v. 1

PTO/SB/44 (05 Approved for use through 01/31/2020. OMB 0651- U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMME Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control num (Also Form PTO-1)-07) 0033 RCE nber. (050)
UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION	
PATENT NO. : 7,149,867 B2 Page of	<u> </u>
APPLICATION NO.: 10/869,200	
ISSUE DATE : December 12, 2006	
INVENTOR(S) : Daniel Poznanovic et al.	
It is certified that an error appears or errors appear in the above-identified patent and that said Letters Pat is hereby corrected as shown below:	ent
In the Claims	
Claim 11, Column 13, Line 32, after "least" and before "of" insertone	
Claim 11, Column 13, Line 33, after "to" and before "data" change "the" toa	

MAILING ADDRESS OF SENDER (Please do not use Customer Number below): Larkin Hoffman c/o Todd R. Fronek 8300 Norman Center Drive, Suite 1000 Minneapolis, MN 55437

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete his form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

Electronic Acknowledgement Receipt				
EFS ID:	38844025			
Application Number:	10869200			
International Application Number:				
Confirmation Number:	5929			
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE			
First Named Inventor/Applicant Name:	Daniel Poznanovic			
Customer Number:	23452			
Filer:	Todd Ryan Fronek/Sarah Duklet			
Filer Authorized By:	Todd Ryan Fronek			
Attorney Docket Number:				
Receipt Date:	12-MAR-2020			
Filing Date:	16-JUN-2004			
Time Stamp:	11:25:23			
Application Type:	Utility under 35 USC 111(a)			

Payment information:

Submitted with Payment		no	no				
File Listing	j :						
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)		
			127666	no			
1	Request for Certificate of Correction	Request_COC.pdf	b7d97d02cb37ac9985819b230e05306799 26de90		1		
Warnings:	4						

	1				
2	Request for Certificate of Correction	COC.pdf	64624 231a5faca7ede5b78c44f4bd939f12e51e43 8e18	no	1
Warnings:			Ļ		
Information	:				
		Total Files Size (in bytes)	: 192	290	
1.53(b)-(d) a	lication is being filed and the application	on includes the necessary (components for a filing	· · · · · · · · · · · · · · · · · · ·	AR CER
Acknowlodg	nd MPEP 506), a Filing Receipt (37 CFR	1.54) will be issued in due	course and the date sh	own on th	37 CFR is
Acknowledg National Sta	ement Receipt will establish the filing ge of an International Application und	1.54) will be issued in due date of the application. er 35 U.S.C. 371	course and the date sh	own on th	37 CFR is

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.: 7,149,867 B2APPLICATION NO.: 10/869200DATED: December 12, 2006INVENTOR(S): Daniel Poznanovic et al.

Page 1 of 1

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In the Claims

Claim 11, Column 13, Line 32, after "least" and before "of" insert --one--.

Claim 11, Column 13, Line 33, after "to" and before "data" change "the" to ---a---.

Signed and Sealed this Seventh Day of April, 2020

Indiei las

Andrei Iancu Director of the United States Patent and Trademark Office