

Art Unit: 2186

and is optimized based on the memory needs of a specific program running on the reconfigurable processor.

As per claims 3 and 14, Paulraj teaches in paragraph 23 that a specific [cache] line size of contiguous data is not retrieved since the data line size is optimized based on the memory needs of the program when executing on the reconfigurable processor. Refer also to paragraph 29. Further, it is therefore inherent that the second memory have a characteristic line size since Paulraj teaches in ¶¶22-23 that a best line size for the memory arrangement for a particular program is determined and utilized when that program is run. For example, a line-size characteristic would be utilized when transferring data from the L2 cache to the L1 cache.

As per claim 4, Paulraj teaches that a load/store unit is used to access the caches (L1-L3) in order to determine if cache data is present in the cache hierarchy (paragraph 6). Since the functional unit 102 (figure 6) is responsible for accessing the programmable memory unit 104, the Examiner is therefore considering the load/store unit logic of the programmable memory unit that is responsible for accessing the L1 and L2 caches (first and second memory types) to be a memory controller. It can be seen that the memory controller, as defined by the Examiner, controls the transfer of data between the memory (assuming second memory L2) and the data prefetch unit, since the memory controller (load/store unit logic) is responsible for retrieving the data from the cache if a hit occurs (paragraph 4).

As per claim 5, as taught in paragraph 1, an external memory (element 18, figure 1) is generally coupled to a microprocessor and holds data to be used by the microcontroller during program execution. The Examiner is considering the process of writing data back to the external memory from the FPGA memory 104 containing the caches (on-board memory), such as during

Art Unit: 2186

a write-back scheme as known in the art, to be performed by the data prefetch unit portion of the functional logic as defined above by the Examiner. The data prefetch logic, as defined above, is responsible for all of the transfer of data into, out of, and between the FPGA memory 104.

As per claim 6, the Examiner is regarding a --register-- in its broadest reasonable sense and it thus considering it be to be a unit of logic. Therefore, the portion of the function logic that is responsible for the movement of data (as defined above to be the data prefetch unit) is being considered by the Examiner as containing a --register-- portion of the reconfigurable processor since, for instance, the blocking factor and line size of the programmable memory 112 can change, a --register-- or portion of the reconfigurable processor must be set in order to indicate the current line size and blocking factor when a given application is being run on the reconfigurable processor at a given point in time. Refer to paragraph 23.

As per claim 7, the Examiner is considering the process of --disassembling the data prefetch unit-- as modifying the data prefetch unit logic of the function logic 102 every time the program being executed by the reconfigurable processor changes. It can be seen that the data prefetch unit changes during these intervals since the cache line size, blocking factor, and associativity of the FPGA changes when optimal for the next program to be executed (refer to paragraph 23). Thus it can be seen that the data prefetch unit logic is --disassembled-- when another program is executed by the reconfigurable processor of Paulraj.

As per claim 8, as can be seen that the FPGA memory 112, that comprises the first and second memories (L1 and L2) and which is accessed by the data prefetch unit of the functional unit 102 as discussed above, is a --processor memory-- (part of cpu 110). It can also be seen that the --second memory-- (L2) is also a --processor memory-- since it is contained within

Art Unit: 2186

reconfigurable processor 110. Therefore, since the data pretech unit can access the L2 cache as discussed above in the rejection of claim 1, the data prefetch unit can retrieve data from the L2 portion of --processor memory-- 112.

As per claim 9, as shown in figure 1 and taught in paragraph 1 of Paulraj, the system 10 is actually a microprocessor, which contains a memory controller 14. The main difference between the prior art of figure 1 and the invention of Paulraj in figure 6 is that the memory hierarchy is configurable and accessed by a functional unit in lieu of a separate memory controller logic (paragraph 9). Therefore, since the memory controller logic for accessing the cache hierarchy is still contained within cpu 110 of figure 6, it can be seen that the cpu 110 is actually a microprocessor. It follows that the --processor memory-- 112 is therefore a --microprocessor memory--.

As per claim 10, since the cpu 110 of figure 6 is a reconfigurable processor (able to reconfigure its memory hierarchy to match the needs of the application it is currently running), it can be seen that the cpu memory 112 is a reconfigurable processor memory.

As per claim 11, Paulraj depicts a reconfigurable hardware system in figure 6. Paulraj further teaches in paragraph 26 that when a particular application is to be run by the reconfigurable processor 110, a configuration vector is retrieved to program the programmable memory 112 (figure 6). As shown in figure 6, the step of accessing the configuration vector is executed outside of the reconfigurable processor 110. Therefore, the Examiner is considering the memory that contains the configuration vectors to be a--common memory-- and a data prefetch unit (reconfiguration unit 106 executing on the reconfigurable processor 110) accessing the common memory in order to determine how to program the memory 112 (paragraph 29).

Art Unit: 2186

The data prefetch unit 106 is --configured-- by an application to be executed on the system 110 since when a new application is to be executed, the data prefetch unit is called upon (or configured) to access the configuration vector for the particular application.

The reconfigurable processor of Paulraj has the ability to collect memory usage statistics for a particular application and based on those statistics, create a configuration vector as taught in ¶¶23-24. This vector allows the programmable memory module 104 of Paulraj to be reconfigured to the most optimal memory configuration for that specific software program (¶26). As defined by the Applicant in ¶55 of the originally filed specification, a software program or application is a collection of "algorithms"; therefore, the configuration vector for a particular software program allows the system of Paulraj to instantiate a software program as hardware since the configuration vector represents optimal configuration of the hardware (programmable memory module 104 - element 112 of figure 6).

As per claim 12, the Examiner is considering a --memory controller-- to be the system portion utilized when creating a new configuration vector for an application. Such a process occurs in figure 5 and taught in paragraphs 23-25 of Paulraj. When a new configuration vector is created by analyzing performance information that has been collected for the application. The Examiner is thereby considering the --memory controller-- to be the element of the reconfigurable hardware system that is associated with storing the new configuration vector into the common memory so that the vector can be accessed later when the same application is run again.

As per claim 15, the Examiner is considering the reconfiguration module 106 of the reconfigurable processor 110, as comprising two distinct elements: a --computational unit-- and

Art Unit: 2186

a --data access unit--. The data access unit is the element that is responsible for accessing the configuration vector as taught in paragraph 29 of Paulraj; or in other words, the Examiner is considering the --data access unit-- to be the same as the --memory controller-- defined in the rejection of claim 12. The Examiner is further considering the --computational unit-- of the reconfiguration module 106 to be the element that sets up the programmable memory module 104 using the configuration vector that was accessed by the --data access unit-- (paragraph 29).

As per claim 16, as taught by Paulraj in paragraph 29, the --data access unit-- supplies the configuration vector to the --computational unit-- in order to set up the programmable memory 104 as required by the application to be run on the reconfigurable processor 110.

As per claim 17, the Examiner is considering a --data prefetch unit-- to be the reconfiguration unit 106 of reconfigurable processor 110 (figure 6). As taught in paragraph 26 and 29 of Paulraj, the --data prefetch unit-- accesses a memory in order to determine if a configuration vector is known for a given application, and if so, the vector is retrieved (from the memory). If this --data-- (configuration vector) is not known then a simulation is performed with the application in order to collect performance information. The Examiner is considering the element that executes and collects the performance data as being a --computational unit-- and the element of Paulraj that stores the configuration vector, once determined, to be a --data access unit-- since it stores the vector into the --memory-- from which it can be later retrieved (step 212 of figure 5).

All of the computational, data access, and data prefetch units are configured by a program, as immediately discussed. As defined by the Examiner, the "computational unit" of Paulraj is being considered to be the element of the system of Paulraj that executes and collects

Art Unit: 2186

the performance data regarding how a specific application utilizes memory in order to determine an optimal memory configuration as discussed in ¶27. Figure 5 of Paulraj shows a method for creating a configuration vector by using the --computational unit-- in steps 204-206. The Examiner is considering the inherent *program* that is being executed in order to perform the steps of figure 5 to be the *program* that configures the computational unit. Therefore, it can be seen that Paulraj suggests configuring the computational unit by a program. The *program* of figure 5 *configures* the computational unit to collect data for a specific application's memory usage statistics in order to create a configuration vector that allows the system of Paulraj to optimally reconfigure the programmable memory module 104. Thus the computational unit can be configured to collect memory usage statistics for a plurality of applications that are to be executed by the reconfigurable processor 100 of Paulraj (¶23).

The same reasoning applies to the data access and data prefetch units. The *program* that is executing the steps of figure 5 (i.e. running on the system of Paulraj that implements the method) *configures* the data access unit to retrieve/store a configuration vector (step 212) based on if a new configuration vector had to be created and further *configures* the data prefetch unit to search for a configuration vector and retrieve that vector if found (steps 200 and 212).

As per claim 18, the --data-- (configuration vector) is transferred from the --computational unit-- to the --data access unit-- when the configuration unit has created a configuration vector (step 208 of figure 5). The --data-- is written to the memory --from-- the --data prefetch unit-- since the data prefetch unit (reconfiguration unit 106) is the element that executed the beginning of the configuration vector creation process (step 200 of figure 5). Refer

to paragraph 26. Thus the Examiner is considering the data as being written --from-- the data prefetch unit.

As per claim 19, as taught in paragraph 26, if the configuration vector is known, the vector is retrieved from the memory to the data prefetch unit (reconfiguration unit 106). The data is read directly from the data prefetch unit when a request to create a configuration vector is made for a new application as shown in figure 6 since the data prefetch unit is responsible for being the vector creation process. The data is directed from the data prefetch unit (reconfigure logic) to be read from the memory by the data access unit to the computational unit where it is processed to produce a configuration vector.

As per claim 20, as stated above, the configuration vector (--data--) is created by the computational unit via acquired simulation data. The configuration vector is the resultant product that is transferred from the memory to the data prefetch unit when it is determined that the configuration vector for the application is available (paragraph 26). Thus --all-- of the data that is transferred is processed by the computational unit (albeit before the transfer occurs) since the data prefetch unit required the entire configuration vector in order to set up the programmable memory 112.

As per claim 21, Paulraj shows in paragraph 26 that an explicit request for the configuration vector for the current application results in the data (if it exists) selected for the optimal configuration of the programmable memory 112 for that application.

As per claim 22, the Examiner is not considering the data (configuration vector) to be the size of a complete cache line since the data is used to create a cache hierarchy. In other words, the caches (L1-L3) of the programmable memory 112 are not programmed when the data is

Art Unit: 2186

transferred from the memory to the data prefetch unit; therefore, the data cannot be a complete cache line.

As per claim 23, since the Examiner defined the portion of the reconfiguration unit that accesses the configuration file (data) from the memory, the Examiner is defining the logic that controls the actual transfer of that data to the data prefetch unit (portion of the reconfiguration unit that executes the fetch of the configuration vector and then programs the programmable memory 112) to be a --memory controller--. Thus the data access unit determines whether a configuration vector exists for an application and if so, the memory controller sends that data to the data prefetch unit.

As per claim 24, Paulraj shows a reconfigurable processor in figure 6 that comprises a computation unit 110 and a data access unit (elements 120 and 114, which comprise the reconfiguration unit 106 of figure 4 - ¶28). In figure 6, the data access unit can be seen as being coupled to the computational unit. The data access unit retrieves data (configuration vector) from a memory internal to the data access unit (i.e. reconfiguration unit) and supplies the data to the computation unit in the form of modifications to the cache FPGA module 112. Refer to ¶23.

The Examiner is considering the inherent *program* that is being executed in order to perform the steps of figure 5 to be the *program* that configures the computational unit. Therefore, it can be seen that Paulraj suggests configuring the computational unit by a program. The *program* of figure 5 *configures* the computational unit to collect data for a specific application's memory usage statistics in order to create a configuration vector that allows the system of Paulraj to optimally reconfigure the programmable memory module 104. Thus the



computational unit can be configured to collect memory usage statistics for a plurality of applications that are to be executed by the reconfigurable processor 100 of Paulraj (¶23).

The data access unit (specifically the memory portion used to store configuration profiles for the different application programs) is configured by the *program* that is responsible for running the method of figure 5 of Paulraj as discussed supra. When a new application is to be run, [as a result] the *program* performs the steps 204-206 to configure the reconfiguration unit to collect statistics regarding the memory usages (caches L1, L2, and L3) of the application and a configuration vector is associated with the respective application and stored in the reconfiguration unit. Refer to ¶¶23-24. When an application is known, the program executing the method of figure 5 [as a result] configures the data access unit (reconfiguration unit) to retrieve the associated configuration vector and apply it to the FPGA memory of the reconfigurable processor (¶29).

In other words, once the software program has been loaded into the computational unit, a variety of simulations are performed and memory usage statistics are gathered by the computational unit in order to create a configuration vector as taught in ¶¶23-24. This vector allows the programmable memory module 104 of Paulraj to be reconfigured to the most optimal memory configuration for that specific software program (¶26). As discussed supra, a software program or application is a collection of “algorithms”; therefore, the configuration vector for a particular software program allows the system of Paulraj to instantiate a software program as hardware since the configuration vector represents optimal configuration of the hardware (programmable memory module 104 - element 112 of figure 6).

*Conclusion*


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shane M. Thomas whose telephone number is (571) 272-4188. The examiner can normally be reached on M-F 8:30 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt M. Kim can be reached on (571) 272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Shane M. Thomas



HONG CHONG KIM  
PRIMARY EXAMINER

**Index of Claims**



Application No.

10/869,200

Examiner

Shane M. Thomas

Applicant(s)

POZNANOVIC ET AL.

Art Unit

2186

✓	Rejected
≡	Allowed

—	(Through numeral) Cancelled
÷	Restricted

N	Non-Elected
I	Interference

A	Appeal
O	Objected

Claim		Date			
Final	Original	1/5/05	7/6/05	10/15/05	
	1	✓	✓	✓	
	<del>2</del>	✓	✓		
	<del>3</del>	✓	✓		
	4	✓	✓	✓	
	5	✓	✓	✓	
	6	✓	✓	✓	
	7	✓	✓	✓	
	8	✓	✓	✓	
	9	✓	✓	✓	
	10	✓	✓	✓	
	11	✓	✓	✓	
	12	✓	✓	✓	
	<del>13</del>	✓	✓		
	<del>14</del>	✓	✓		
	15	✓	✓	✓	
	16	✓	✓	✓	
	17	✓	✓	✓	
	18	✓	✓	✓	
	19	✓	✓	✓	
	20	✓	✓	✓	
	21	✓	✓	✓	
	22	✓	✓	✓	
	23	✓	✓	✓	
	24	✓	✓	✓	
	25				
	26				
	27				
	28				
	29				
	30				
	31				
	32				
	33				
	34				
	35				
	36				
	37				
	38				
	39				
	40				
	41				
	42				
	43				
	44				
	45				
	46				
	47				
	48				
	49				
	50				

Claim		Date			
Final	Original				
	51				
	52				
	53				
	54				
	55				
	56				
	57				
	58				
	59				
	60				
	61				
	62				
	63				
	64				
	65				
	66				
	67				
	68				
	69				
	70				
	71				
	72				
	73				
	74				
	75				
	76				
	77				
	78				
	79				
	80				
	81				
	82				
	83				
	84				
	85				
	86				
	87				
	88				
	89				
	90				
	91				
	92				
	93				
	94				
	95				
	96				
	97				
	98				
	99				
	100				

Claim		Date			
Final	Original				
	101				
	102				
	103				
	104				
	105				
	106				
	107				
	108				
	109				
	110				
	111				
	112				
	113				
	114				
	115				
	116				
	117				
	118				
	119				
	120				
	121				
	122				
	123				
	124				
	125				
	126				
	127				
	128				
	129				
	130				
	131				
	132				
	133				
	134				
	135				
	136				
	137				
	138				
	139				
	140				
	141				
	142				
	143				
	144				
	145				
	146				
	147				
	148				
	149				
	150				

**Search Notes**



Application/Control No.

10/869,200

Applicant(s)/Patent under Reexamination

POZNANOVIC ET AL.

Examiner

Shane M. Thomas

Art Unit

2186

**SEARCHED**

Class	Subclass	Date	Examiner

**INTERFERENCE SEARCHED**

Class	Subclass	Date	Examiner

**SEARCH NOTES  
(INCLUDING SEARCH STRATEGY)**

	DATE	EXMR
Updated East Search	10/15/2005	SMT
711/170-173 (text search only - see search printout)	10/15/2005	SMT

JAN 05 2006

PTO/SB/25 (06/03)  
Approved for use through 07/31/2008. OMB 0651-0031  
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE  
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**Certificate of Transmission under 37 CFR 1.8**

Serial No. 10/869,200

Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes

Filed: June 16, 2004

Art Unit: 2186

Examiner: Thomas, Shane M.

Attorney Docket No. SRC028

For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

Confirmation No.: 5929

Customer No.: **25235**

5825

I hereby certify that this correspondence is being facsimile transmitted to the United States Patent and Trademark Office

1. Amendment in response to the Office Action dated October 19, 2005.

on 5 January 2006  
Date

9  
No. of Pages  
(incl. Coversheet)

to centralized fax number: 571-273-8300

  
Signature

Julie Lance  
Typed or printed name of person signing Certificate

Note: Each paper must have its own certificate of transmission, or its certificate must identify each submitted paper.

Client Reference No. 80404.0033.001

Fax No. 719-448-5922

Jan-05-2006 14:57

From-HOGAN & HARTSON

RECEIVED  
CENTRAL FAX CENTER

JAN 05 2006

T-910 P.002/008 F-082

Client Matter No. 80404.0033.001  
Via Facsimile

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200 Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes Filed: June 16, 2004 Art Unit: 2186 Examiner: Thomas, Shane M. Attorney Docket No. SRC028 For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	Confirmation No.: 5929 Customer No.: <b>25235</b>
---	--

AMENDMENT

MAIL STOP AMENDMENT  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

In response to the office communication mailed October 19, 2005, please amend the above-identified application as follows:

**Amendments to the Claims** are reflected in the listing of claims which begins on page 2 of this paper.

**Remarks/Arguments** begin on page 6 of this paper.

UIC5 - 77287 v1

Serial No. 10/869,200  
Reply to Office Action of October 19, 2005

**Amendments to the Claims:**

This listing of claims will replace all prior versions and listings of claims in the application:

**Listing of Claims:**

1. (Previously Presented) A reconfigurable processor that instantiates an algorithm as hardware comprising:
  - a first memory having a first characteristic memory bandwidth and/or memory utilization; and
  - a data prefetch unit coupled to the first memory, wherein the data prefetch unit retrieves data from a second memory of second characteristic memory bandwidth and/or memory utilization and place the retrieved data in the first memory and wherein at least the first memory and data prefetch unit are configured by a program.
2. (Cancelled)
3. (Cancelled)
4. (Previously Presented) The reconfigurable processor of claim 1, wherein the data prefetch unit is coupled to a memory controller that controls the transfer of the data between the second memory and the data prefetch unit.
5. (Previously Presented) The reconfigurable processor of claim 1, wherein the data prefetch unit receives processed data from on-processor memory and writes the processed data to an external off-processor memory.

Serial No. 10/869,200  
Reply to Office Action of October 19, 2005

6. (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit comprises at least one register from the reconfigurable processor.

7. (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit is disassembled when another program is executed on the reconfigurable processor.

8. (Previously Presented) The reconfigurable processor of claim 1 wherein said second memory comprises a processor memory and said data prefetch unit is operative to retrieve data from the processor memory.

9. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a microprocessor memory.

10. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a reconfigurable processor memory.

11. (Previously Presented) A reconfigurable hardware system, comprising:

a common memory; and

one or more reconfigurable processors that can instantiate an algorithm as hardware coupled to the common memory, wherein at least one of the reconfigurable processors includes a data prefetch unit to read and write data between the data prefetch unit and the common memory, and wherein the data prefetch unit is configured by a program executed on the system.

12. (Original) The reconfigurable hardware system of claim 11, comprising a memory controller coupled to the common memory and the data prefetch unit.



Serial No. 10/869,200  
Reply to Office Action of October 19, 2005

13. (Cancelled)
14. (Cancelled)
15. (Previously Presented) The reconfigurable hardware system of claim 11, wherein the at least one of the reconfigurable processors also includes a computational unit coupled to a data access unit.
16. (Original) The reconfigurable hardware system of claim 15, wherein the computational unit is supplied the data by the data access unit.
17. (Previously Presented) A method of transferring data comprising:  
transferring data between a memory and a data prefetch unit in a reconfigurable processor; and  
transferring the data between a computational unit and a data access unit, wherein the computational unit and the data access unit, and the data prefetch unit are configured by a program.
18. (Original) The method of claim 17, wherein the data is written to the memory, said method comprising:  
transferring the data from the computational unit to the data access unit;  
and  
writing the data to the memory from the data prefetch unit.
19. (Previously Presented) The method of claim 17, wherein the data is read from the memory, said method comprising:  
transferring the data from the memory to the data prefetch unit; and  
reading the data directly from the data prefetch unit to the computational unit through the data access unit.

Serial No. 10/869,200  
Reply to Office Action of October 19, 2005

20. (Original) The method of claim 19, wherein all the data transferred from the memory to the data prefetch unit is processed by the computational unit.

21. (Original) The method of claim 19, wherein the data is selected by the data prefetch unit based on an explicit request from the computational unit.

22. (Original) The method of claim 17, wherein the data transferred between the memory and the data prefetch unit is not a complete cache line.

23. (Original) The method of claim 17, wherein a memory controller coupled to the memory and the data prefetch unit, controls the transfer of the data between the memory and the data prefetch unit.

24. (Cancelled)

Serial No. 10/869,200  
Reply to Office Action of October 19, 2005

### **REMARKS/ARGUMENTS**

Claims 1, 4-12, and 15-24 were presented for examination and are pending in this application. In an Official Office Action dated October 19, 2005, claims 1, 4-12, and 15-24 were rejected. Claim 24 is canceled without prejudice and no new claims are presently added. Claims 1, 4-12, and 15-23 remain pending. The Applicants thank the Examiner for his consideration and address the Examiner's comments concerning the claims pending in this application below.

#### **Rejection of the Claims under 35 U.S.C. §102(e)**

Claims 1, 3, 4, 7-10, and 12-18 were rejected under 35 U.S.C. §102(e) as being anticipated by U.S. Patent Application Publication No. 2003/0084244 ("Paulraj"). Applicants respectfully traverse these rejections in light of the following remarks.

MPEP §2131 provides:

"A claim is anticipated only if each and every element as set forth in the claim is found, either expressly or inherently described, in a single prior art reference." *Verdegall Bros. v. Union Oil Co. of California*, 814 F.2d 628, 631, 2 U.S.P.Q.2d 1051, 1053 (Fed. Cir.1987). "The identical invention must be shown in as complete detail as contained in the claim." *Richardson v. Suzuki Motor Co.*, 868 F.2d 1226, 1236, 9 U.S.P.Q.2d 1913, 1920 (Fed. Cir. 1989).

Paulraj fails to disclose each and every limitation recited in the claims. The Examiner reasons that Paulraj discloses a system having a program that reconfigures computational units, data access units, and pre-fetch units. The Applicants disagree.

The Examiner's logic in making the above assertion is faulty. Assume for argument sake (as does the Examiner) that the computational unit is the element of the Paulraj system that executes and collects performance data regarding an

Serial No. 10/869,200  
Reply to Office Action of October 19, 2005

application to determine an optimal memory configuration. The program operating on the Paulraj system depicted in Figure 5 of Paulraj "configures" the collection process so as to ascertain information about a specific application. In this sense the Examiner uses the term configure to state that the program executed by the Paulraj system modifies, directs, and/or controls the collection means (the computational unit) to properly assess the target application so that the memory can be optimally configured.

The Examiner then extends this argument to the data access units and pre-fetch units. While such an extension is perhaps conceivable today given the present invention, it is not, nonetheless, disclosed by Paulraj. Nor is it reasonable to conclude that such an extension would be apparent to one skilled in the art at the time of the Applicants' invention.

As the Examiner points out, Paulraj discloses creating a "configuration vector containing data relating to the optimal configuration to the necessary instruction for programming the programmable memory module." Paulraj [0024]. Paulraj also discloses a reconfiguration module that uses the vector to configure the programmable memory module. Once the Paulraj system collects information about the target application and creates the configuration vector for optimal memory module configuration, "the configuration vector is then retrieved (step 212), used to program the FPGA module (step 214), and the application is executed with the optimal memory configuration for that application (step 216)." Paulraj [0026].

The "program" that the Examiner considers to configure the computational unit does not, according to Paulraj, "configure" the data access unit nor the pre-fetch unit. The Examiner restates that he considers the reconfiguration unit of Paulraj to be a data pre-fetch unit. The Examiner also correctly states that Paulraj discloses that the reconfiguration unit retrieves the configuration vector and sets up a programmable memory module. It is conceivable to argue that the "program" of Figure 5 of Paulraj configures the configuration vector to configure the

Serial No. 10/869,200  
Reply to Office Action of October 19, 2005

programmable memory module but once the vector is configured Paulraj discloses that the vector is simply retrieved and used by the reconfiguration unit to program the FPGA module. No configuration by the "program" of the reconfiguration module is even implied let alone disclosed. The Examiner expands Paulraj beyond the four corners of the document and what is literally presented so as to craft an argument for anticipation. Such a creation is not contemplated nor allowable under 35 U.S.C. § 102(e). As the rules governing anticipation are clear, the Applicants submit that Paulraj does not disclose a pre-fetch unit and a memory unit that is configured by a program as is recited in claim 1.

For at least the same aforementioned reasons, claims 11 and 17 are not anticipated by Paulraj. As Claims 4-10, 12, 15, 16, and 18-23 depend from claims 1, 11, or 17 and carry with them the limitations recited in those independent claims, claims 4-10, 12, 15, 16, and 18-23 are also not anticipated by Paulraj. The Applicants respectfully request withdrawal of the rejections and reconsideration of the claims.

In view of all of the above, the claims are now believed to be allowable and the case in condition for allowance which action is respectfully requested. Should the Examiner be of the opinion that a telephone conference would expedite the prosecution of this case, the Examiner is requested to contact Applicants' attorney at the telephone number listed below.

No fee is believed due for this submittal. However, any fee deficiency associated with this submittal may be charged to Deposit Account No. 50-1123.

January 5, 2006

Respectfully submitted,

  
Michael C. Martensen, No. 46,901  
Hogan & Hartson LLP  
One Tabor Center  
1200 17th Street, Suite 1500  
Denver, Colorado 80202  
(719) 448-5910 Tel  
(303) 899-7333 Fax

WCS - 77287 v1

8

**PATENT APPLICATION FEE DETERMINATION RECORD**  
Effective October 1, 2003

Application or Docket Number

10869 200

**CLAIMS AS FILED - PART I**

	(Column 1)	(Column 2)
TOTAL CLAIMS	24	
FOR	NUMBER FILED	NUMBER EXTRA
TOTAL CHARGEABLE CLAIMS	24 minus 20 =	4
INDEPENDENT CLAIMS	4 minus 3 =	1
MULTIPLE DEPENDENT CLAIM PRESENT <input type="checkbox"/>		

\* If the difference in column 1 is less than zero, enter "0" in column 2

**CLAIMS AS AMENDED - PART II**

4-1105

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT A	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
Total	24	24	
Independent	4	4	
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>			

SMALL ENTITY TYPE <input type="checkbox"/>		OR	OTHER THAN SMALL ENTITY	
RATE	FEE		RATE	FEE
BASIC FEE	385.00	OR	BASIC FEE	770.00
X\$ 9=		OR	X\$18=	72
X43=		OR	X86=	80
+145=		OR	+290=	-
TOTAL		OR	TOTAL	928

SMALL ENTITY		OR	OTHER THAN SMALL ENTITY	
RATE	ADDITIONAL FEE		RATE	ADDITIONAL FEE
X\$ 9=		OR	X\$18=	
X43=		OR	X86=	
+145=		OR	+290=	
TOTAL ADDIT. FEE		OR	TOTAL ADDIT. FEE	

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT B	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
Total	20	24	
Independent	4	4	
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>			

SMALL ENTITY		OR	OTHER THAN SMALL ENTITY	
RATE	ADDITIONAL FEE		RATE	ADDITIONAL FEE
X\$ 9=		OR	X\$18=	
X43=		OR	X86=	
+145=		OR	+290=	
TOTAL ADDIT. FEE		OR	TOTAL ADDIT. FEE	

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT C	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
Total	19	24	
Independent	3	4	
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>			

SMALL ENTITY		OR	OTHER THAN SMALL ENTITY	
RATE	ADDITIONAL FEE		RATE	ADDITIONAL FEE
X\$ 9=		OR	X\$18=	
X43=		OR	X86=	
+145=		OR	+290=	
TOTAL ADDIT. FEE		OR	TOTAL ADDIT. FEE	

\* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.  
 \*\* If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20."  
 \*\*\* If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3."  
 The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.



UNITED STATES PATENT AND TRADEMARK OFFICE

*JP*

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929
25235	7590	03/23/2006	EXAMINER	
HOGAN & HARTSON LLP ONE TABOR CENTER, SUITE 1500 1200 SEVENTEENTH ST DENVER, CO 80202			THOMAS, SHANE M	
			ART UNIT	PAPER NUMBER
			2186	

DATE MAILED: 03/23/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 10/869,200	<b>Applicant(s)</b> POZNANOVIC ET AL.	
	<b>Examiner</b> Shane M. Thomas	<b>Art Unit</b> 2186	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1)  Responsive to communication(s) filed on 05 January 2006.
- 2a)  This action is **FINAL**.                      2b)  This action is non-final.
- 3)  Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4)  Claim(s) 1,4-12 and 15-23 is/are pending in the application.
  - 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5)  Claim(s) \_\_\_\_\_ is/are allowed.
- 6)  Claim(s) 1,4-12 and 15-23 is/are rejected.
- 7)  Claim(s) \_\_\_\_\_ is/are objected to.
- 8)  Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9)  The specification is objected to by the Examiner.
- 10)  The drawing(s) filed on \_\_\_\_\_ is/are: a)  accepted or b)  objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11)  The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12)  Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
    - a)  All    b)  Some \*    c)  None of:
      - 1.  Certified copies of the priority documents have been received.
      - 2.  Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
      - 3.  Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1)  Notice of References Cited (PTO-892)
- 2)  Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3)  Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4)  Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5)  Notice of Informal Patent Application (PTO-152)
- 6)  Other: \_\_\_\_\_



### DETAILED ACTION

This Office action is responsive to the response filed 1/5/2006. Claims 1,4-12, and 15-23 remain pending; claims 2,3,13,14, and 24 have been canceled.

#### *Response to Arguments*

Applicant's arguments filed 1/5/2006 have been fully considered but they are not persuasive for the reasons stated herein.

Applicant does not argue the rejections of claims 1-10 and appears to be arguing the rejection of claim 17 (page 7, ¶2, of the response):

“The Examiner then extends this argument to the data access units and prefetch units”

Examiner notes that only one --data access unit-- and one --prefetch unit-- are claimed.

“While such an extension is perhaps conceivable today given the present invention, it is not, nonetheless, disclosed by Paulraj. Nor is it reasonable to conclude that such an extension would be apparent to one skilled in the art at the time of Applicant’s invention,”

The Examiner respectfully traverses and states that the Applicant has mischaracterized the prior rejection made by the Examiner with regard to claim 17. The following is a more detailed explanation of the Examiner’s previous interpretation of the claims that clearly shows that each limitation of Applicant’s claim 17 is anticipated by Paulraj or necessarily inherent, based on the teachings of Paulraj taken by one having ordinary skill in the art.

While the Examiner does state on page 5, lines 4-8, of the prior Office action (filed 10/19/2005) that the same program that “modifies, directs, and/or controls the collection means

(i.e. the computation unit) to properly assess the target application so that the memory can be optimally configured” is extended to the data access unit and the data prefetch unit, the Examiner was merely stating that different portions of the --program-- (*entire* figure 5 that is running on the system of Paulraj in order to perform the cache optimization when a new application is started) are responsible for --configuring-- the computational unit, the data access unit, and the data prefetch unit, so as to perform their unique procedures in order to optimize the reconfigurable cache.

The Examiner is considering the entirety of figure 5 of Paulraj to be an “access program.” In other words, because Applicant does not specifically claim any limitations on specifics of the “program” [that does the configuring], the Examiner is broadly interpreting the term “program” to simply be a “collection of processes working together to accomplish a common task” - which is coherent with the IEEE definition of a “program” (refer to cited *IEEE 100*, page 874). Further, as it well known in the art, for a computer system to implement a method, computer instructions (either low-level or high-level) must be executed in order to perform the execution of the steps of the method. The --program--, as related to Paulraj figure 5, is being considered by the Examiner to be the steps required to implement a cache configured exclusively for a specific application, such as will be shown below.

The first portion (which is being considered by the Examiner to be performed by the --prefetch unit--) of the program of figure 5 of Paulraj (steps START through 200) determines (1) whether the operation of the program of figure 5 should run (i.e. when a new application is to be run that requires cache optimization - an inherent step since it can be argued that only if a new application is to be executed by the system of Paulraj will the operation of the program of figure

5 be executed. Refer to ¶21 of Paulraj which states that a wide range of applications can be used” and that the “cache architecture ... reconfigure itself for optimal performance”; therefore, in order to be *reconfigured*, a first configuration must be present and if a change to that configuration is to occur, it is *necessarily inherent* that a new application is to be run to trigger the reconfiguration. Secondly, the first portion (prefetch unit) of the program of figure 5 of Paulraj (steps START through 200) determines (2) whether a vector is known for a given application that is to be executed on the system of Paulraj. It can be seen and argued herein, that in order to determine whether or not a given vector is known for a specific application, the first portion must perform a lookup or access of the memory comprising the vectors; therefore, it is *necessarily inherent* that the program *configure* the data prefetch unit to *access* and *index* the vector memory in order to ascertain whether or not the program should perform the steps of collecting and analyzing application data (steps 202-210 of figure 5). Without the program’s configuration, the data prefetch unit would not know which application to search for when indexing the memory for the corresponding application vector. In other words, the program portion that is to perform the lookup of the vector *must* configure the data prefetch unit accordingly by sending the unique application identification and instructing the data prefetch unit to perform the search of the vector memory.

Further, if the memory vector is known (right path of step 200) the data prefetch unit is *configured* by the program as shown in figure 5, to retrieve the vector by accessing and reading the vector memory and subsequently, relaying the vector so the program can configure the FPGA to the vector’s cache specification. Yet further, it can be seen in figure 5, that the data prefetch

Art Unit: 2186

unit is *configured* to not read from the vector memory if a determination is made that the application does not have a corresponding vector entry (left path of step 200).

Simply put, the data prefetch unit must be configured to (1) be able to access the vector memory when a new application is to be executed and (2) to respond with either a vector or a “vector not found” indication so that the program may either program the FPGA module (step 214) or begin the process of collecting performance data (step 204), respectively.

Similarly, the --data access unit-- (the unit that takes the vector data and accesses the vector memory to store the vector in an available location within the memory) is *configured* by the program of figure 5 to receive the vector created by the computational unit (in step 208) and then store the vector (step 210). It can be seen that the data access unit requires configuration, since if a vector is not created, a store by the data access unit would not have been required. Only when a new vector is created is the data access unit configured to execute a storage/write routine.

Finally, the “program” that is being executed by the --computational unit-- of Paulraj (steps 202-208) is shown as being only a *portion* of the *program* of figure 5 (i.e. the program that performs the *configurations* based on the decision block 200). The program of Paulraj configures the prefetch unit to check the vector data for a particular application to be executed and retrieve the vector if available. If not available, the program configures the computational unit to collect and analyze application data and configures the data access unit to store the vector in the memory.

As argued herein, the prior art of Paulraj anticipates the claims as presented by the Applicant and interpreted by the Examiner. The Examiner does not “extend Paulraj beyond the

four corners of the document” since each limitation, as argued by the Applicant in the response filed 1/5/2006, is shown as being met in relation to figure 5 of Paulraj. Each of the computational unit, data access unit, and the prefetch unit (as defined by the Examiner in relation to Paulraj) are *configured* by the program of the steps of figure 5 in order to correctly implement the cache reconfiguration system of Paulraj. Without program configuration,

### *Claim Rejections - 35 USC § 102*

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1,4-12, and 15-23, are rejected under 35 U.S.C. 102(e) as being anticipated by Paulraj (U.S. Patent Application Publication No. 2003/0084244).

As per claim 1, Paulraj shows a reconfigurable processor in figure 6 and a first memory (L1) having a first characteristic memory utilization and a second memory (L2) having a second characteristic memory utilization. It is well known in the art that L1 caches have a higher utilization rate than a lower-level cache such as L2. Paulraj teaches in ¶1 that upon a command from a processor, a search for the requested data begins with the highest level cache (L1) and [if a miss occurs] continues next to the next level cache (L2). Thus it is inherent that the memory utilization characteristic of the L1 cache of the reconfigurable processor 110 in figure 6 is greater

Art Unit: 2186

than the memory utilization characteristic of the L2 cache (and likewise for the L3 cache) as the L2 cache would only be utilized when a miss to the L1 cache occurred. In other words, the reconfigurable processor *always* utilizes the L1 cache for a memory access and the *only* utilizes the L2 cache for requested data when the data is not in the L1 cache. Therefore, the cache utilization characteristics of the --first memory-- and the --second memory-- are different.

Paulraj further teaches a functional unit 102 that executes applications using the memories L1 and L2 (paragraph 9). As is known in the art, a cache memory controller is often used to access and move data between a memory hierarchy. The Examiner is considering a data prefetch unit to be the logic associated with the moving, and only the moving, of data between the first and second memories (L1 and L2) since Paulraj shows a connection between the levels of cache in figure 6. This logic as well as the first and second memory types (L1 and L2) are configured by a program – refer to paragraphs 23-24. The data prefetch unit as defined by the Examiner must be configured as well by the program when moving data since the cache line size and blocking factor can change, so different amounts of data can be exchanged for the same access when different programs run.

The reconfigurable processor of Paulraj has the ability to collect memory usage statistics for a particular application and based on those statistics, create a configuration vector as taught in ¶¶23-24. This vector allows the programmable memory module 104 of Paulraj to be reconfigured to the most optimal memory configuration for that specific software program (¶26). As defined by the Applicant in ¶55 of the originally filed specification, a software program or application is a collection of “algorithms”; therefore, the configuration vector for a particular software program allows the system of Paulraj to instantiate a software program as hardware

since the configuration vector represents optimal configuration of the hardware (programmable memory module 104 - element 112 of figure 6).

As per claim 4, Paulraj teaches that a load/store unit is used to access the caches (L1-L3) in order to determine if cache data is present in the cache hierarchy (paragraph 6). Since the functional unit 102 (figure 6) is responsible for accessing the programmable memory unit 104, the Examiner is therefore considering the load/store unit logic of the programmable memory unit that is responsible for accessing the L1 and L2 caches (first and second memory types) to be a memory controller. It can be seen that the memory controller, as defined by the Examiner, controls the transfer of data between the memory (assuming second memory L2) and the data prefetch unit, since the memory controller (load/store unit logic) is responsible for retrieving the data from the cache if a hit occurs (paragraph 4).

As per claim 5, as taught in paragraph 1, an external memory (element 18, figure 1) is generally coupled to a microprocessor and holds data to be used by the microcontroller during program execution. The Examiner is considering the process of writing data back to the external memory from the FPGA memory 104 containing the caches (on-board memory), such as during a write-back scheme as known in the art, to be performed by the data prefetch unit portion of the functional logic as defined above by the Examiner. The data prefetch logic, as defined above, is responsible for all of the transfer of data into, out of, and between the FPGA memory 104.

As per claim 6, the Examiner is regarding a --register-- in its broadest reasonable sense and it thus considering it to be a unit of logic. Therefore, the portion of the function logic that is responsible for the movement of data (as defined above to be the data prefetch unit) is being considered by the Examiner as containing a --register-- portion of the reconfigurable processor

since, for instance, the blocking factor and line size of the programmable memory 112 can change, a --register-- or portion of the reconfigurable processor must be set in order to indicate the current line size and blocking factor when a given application is being run on the reconfigurable processor at a given point in time. Refer to paragraph 23.

As per claim 7, the Examiner is considering the process of --disassembling the data prefetch unit-- as modifying the data prefetch unit logic of the function logic 102 every time the program being executed by the reconfigurable processor changes. It can be seen that the data prefetch unit changes during these intervals since the cache line size, blocking factor, and associativity of the FPGA changes when optimal for the next program to be executed (refer to paragraph 23). Thus it can be seen that the data prefetch unit logic is --disassembled-- when another program is executed by the reconfigurable processor of Paulraj.

As per claim 8, as can be seen that the FPGA memory 112, that comprises the first and second memories (L1 and L2) and which is accessed by the data prefetch unit of the functional unit 102 as discussed above, is a --processor memory-- (part of cpu 110). It can also be seen that the --second memory-- (L2) is also a --processor memory-- since it is contained within reconfigurable processor 110. Therefore, since the data prefetch unit can access the L2 cache as discussed above in the rejection of claim 1, the data prefetch unit can retrieve data from the L2 portion of --processor memory--112.

As per claim 9, as shown in figure 1 and taught in paragraph 1 of Paulraj, the system 10 is actually a microprocessor, which contains a memory controller 14. The main difference between the prior art of figure 1 and the invention of Paulraj in figure 6 is that the memory hierarchy is configurable and accessed by a functional unit in lieu of a separate memory



controller logic (paragraph 9). Therefore, since the memory controller logic for accessing the cache hierarchy is still contained within cpu 110 of figure 6, it can be seen that the cpu 110 is actually a microprocessor. It follows that the --processor memory-- 112 is therefore a --microprocessor memory--.

As per claim 10, since the cpu 110 of figure 6 is a reconfigurable processor (able to reconfigure its memory heirarchy to match the needs of the application it is currently running), it can be seen that the cpu memory 112 is a reconfigurable processor memory.

As per claim 11, Paulraj depicts a reconfigurable hardware system in figure 6. Paulraj further teaches in paragraph 26 that when a particular application is to be run by the reconfigurable processor 110, a configuration vector is retrieved to program the programmable memory 112 (figure 6). As shown in figure 6, the step of accessing the configuration vector is executed outside of the reconfigurable processor 110. Therefore, the Examiner is considering the memory that contains the configuration vectors to be a--common memory-- and a data prefetch unit (reconfiguration unit 106 executing on the reconfigurable processor 110) accessing the common memory in order to determine how to program the memory 112 (paragraph 29). The data prefetch unit 106 is --configured-- by an application to be excuted on the sysem 110 since when a new application is to be executed, the data prefetch unit is called upon (or configured) to access the configuration vector for the particular application.

The reconfigurable processor of Paulraj has the ability to collect memory usage statistics for a particular application and based on those statistics, create a configuration vector as taught in ¶¶23-24. This vector allows the programmable memory module 104 of Paulraj to be reconfigured to the most optimal memory configuration for that specific software program (¶26).

As defined by the Applicant in ¶55 of the originally filed specification, a software program or application is a collection of “algorithms”; therefore, the configuration vector for a particular software program allows the system of Paulraj to instantiate a software program as hardware since the configuration vector represents optimal configuration of the hardware (programmable memory module 104 - element 112 of figure 6).

As per claim 12, the Examiner is considering a --memory controller-- to be the system portion utilized when creating a new configuration vector for an application. Such a process occurs in figure 5 and taught in paragraphs 23-25 of Paulraj. When a new configuration vector is created by analyzing performance information that has been collected for the application. The Examiner is thereby considering the --memory controller-- to be the element of the reconfigurable hardware system that is associated with storing the new configuration vector into the common memory so that the vector can be accessed later when the same application is run again.

As per claim 15, the Examiner is considering the reconfiguration module 106 of the reconfigurable processor 110, as comprising two distinct elements: a --computational unit-- and a --data access unit--. The data access unit is the element that is responsible for accessing the configuration vector as taught in paragraph 29 of Paulraj; or in other words, the Examiner is considering the --data access unit-- to be the same as the --memory controller-- defined in the rejection of claim 12. The Examiner is further considering the --computational unit-- of the reconfiguration module 106 to be the element that sets up the programmable memory module 104 using the configuration vector that was accessed by the --data access unit-- (paragraph 29).

As per claim 16, as taught by Paulraj in paragraph 29, the --data access unit-- supplies the configuration vector to the --computational unit-- in order to set up the programmable memory 104 as required by the application to be run on the reconfigurable processor 110.

As per claim 17, the Examiner is considering a --data prefetch unit-- to be the reconfiguration unit 106 of reconfigurable processor 110 (figure 6). As taught in paragraph 26 and 29 of Paulraj, the --data prefetch unit-- accesses a memory in order to determine if a configuration vector is known for a given application, and if so, the vector is retrieved (from the memory). If this --data-- (configuration vector) is not known then a simulation is performed with the application in order to collect performance information. The Examiner is considering the element that executes and collects the performance data as being a --computational unit-- and the element of Paulraj that stores the configuration vector, once determined, to be a --data access unit-- since it stores the vector into the --memory-- from which it can be later retrieved (step 212 of figure 5).

All of the computational, data access, and data prefetch units are configured by a program, as immediately discussed. As defined by the Examiner, the “computational unit” of Paulraj is being considered to be the element of the system of Paulraj that executes and collects the performance data regarding how a specific application utilizes memory in order to determine an optimal memory configuration as discusses in ¶27. Figure 5 of Paulraj shows a method for creating a configuration vector by using the --computational unit-- in steps 204-206. The Examiner is considering the inherent *program* that is being executed in order to perform the steps of figure 5 to be the *program* that configures the computational unit. Therefore, it can be seen that Paulraj suggests configuring the computational unit by a program. The *program* of

Art Unit: 2186

figure 5 *configures* the computational unit to collect data for a specific application's memory usage statistics in order to create a configuration vector that allows the system of Paulraj to optimally reconfigure the programmable memory module 104. Thus the computational unit can be configured to collect memory usage statistics for a plurality of applications that are to be executed by the reconfigurable processor 100 of Paulraj (§23).

The same reasoning applies to the data access and data prefetch units. The *program* that is executing the steps of figure 5 (i.e. running on the system of Paulraj that implements the method) *configures* the data access unit to retrieve/store a configuration vector (step 212) based on if a new configuration vector had to be created and further *configures* the data prefetch unit to search for a configuration vector and retrieve that vector if found (steps 200 and 212).

In order to prevent repetition, a full discussion of the rejection of claim 17 is found above in response to the Applicant's arguments filed in the response.

As per claim 18, the --data-- (configuration vector) is transferred from the --computational unit-- to the --data access unit-- when the configuration unit has created a configuration vector (step 208 of figure 5). The --data-- is written to the memory --from-- the --data prefetch unit-- since the data prefetch unit (reconfiguration unit 106) is the element that executed the beginning of the configuration vector creation process (step 200 of figure 5). Refer to paragraph 26. Thus the Examiner is considering the data as being written --from-- the data prefetch unit.

As per claim 19, as taught in paragraph 26, if the configuration vector is known, the vector is retrieved from the memory to the data prefetch unit (reconfiguration unit 106). The data is read directly from the data prefetch unit when a request to create a configuration vector is

made for a new application as shown in figure 6 since the data prefetch unit is responsible for being the vector creation process. The data is directed from the data prefetch unit (reconfigure logic) to be read from the memory by the data access unit to the computational unit where it is processed to produce a configuration vector.

As per claim 20, as stated above, the configuration vector (data) is created by the computational unit via acquired simulation data. The configuration vector is the resultant product that is transferred from the memory to the data prefetch unit when it is determined that the configuration vector for the application is available (paragraph 26). Thus all of the data that is transferred is processed by the computational unit (albeit before the transfer occurs) since the data prefetch unit required the entire configuration vector in order to set up the programmable memory 112.

As per claim 21, Paulraj shows in paragraph 26 that an explicit request for the configuration vector for the current application results in the data (if it exists) selected for the optimal configuration of the programmable memory 112 for that application.

As per claim 22, the Examiner is not considering the data (configuration vector) to be the size of a complete cache line since the data is used to create a cache hierarchy. In other words, the caches (L1-L3) of the programmable memory 112 are not programmed when the data is transferred from the memory to the data prefetch unit; therefore, the data cannot be a complete cache line.

As per claim 23, since the Examiner defined the portion of the reconfiguration unit that accesses the configuration file (data) from the memory, the Examiner is defining the logic that controls the actual transfer of that data to the data prefetch unit (portion of the reconfiguration

unit that executes the fetch of the configuration vector and then programs the programmable memory 112) to be a --memory controller--. Thus the data access unit determines whether a configuration vector exists for an application and if so, the memory controller sends that data to the data prefetch unit.

### *Conclusion*

**THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shane M. Thomas whose telephone number is (571) 272-4188. The examiner can normally be reached on M-F 8:30 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt M. Kim can be reached on (571) 272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Shane M. Thomas



HONG KIM  
EXAMINER

<b>Notice of References Cited</b>	Application/Control No. 10/869,200	Applicant(s)/Patent Under Reexamination POZNANOVIC ET AL.	
	Examiner Shane M. Thomas	Art Unit 2186	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A US-			
	B US-			
	C US-			
	D US-			
	E US-			
	F US-			
	G US-			
	H US-			
	I US-			
	J US-			
	K US-			
	L US-			
	M US-			

**FOREIGN PATENT DOCUMENTS**

*	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N				
	O				
	P				
	Q				
	R				
	S				
	T				

**NON-PATENT DOCUMENTS**

*	Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
U	IEEE 100: The Authoritative Dictionary of IEEE Standards Terms, Standards Information Network, 2000, pp. 874.
V	
W	
X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.



**Index of Claims**



Application No.

10/869,200

Examiner

Shane M. Thomas

Applicant(s)

POZNANOVIC ET AL.

Art Unit

2186

✓	Rejected
≡	Allowed

-	(Through numeral) Cancelled
+	Restricted

N	Non-Elected
I	Interference

A	Appeal
O	Objected

Claim		Date			
Final	Original	1/5/05	7/6/05	10/15/05	3/17/06
1	✓	✓	✓	✓	✓
2	✓	✓	✓	✓	✓
3	✓	✓	✓	✓	✓
4	✓	✓	✓	✓	✓
5	✓	✓	✓	✓	✓
6	✓	✓	✓	✓	✓
7	✓	✓	✓	✓	✓
8	✓	✓	✓	✓	✓
9	✓	✓	✓	✓	✓
10	✓	✓	✓	✓	✓
11	✓	✓	✓	✓	✓
12	✓	✓	✓	✓	✓
13	✓	✓	✓	✓	✓
14	✓	✓	✓	✓	✓
15	✓	✓	✓	✓	✓
16	✓	✓	✓	✓	✓
17	✓	✓	✓	✓	✓
18	✓	✓	✓	✓	✓
19	✓	✓	✓	✓	✓
20	✓	✓	✓	✓	✓
21	✓	✓	✓	✓	✓
22	✓	✓	✓	✓	✓
23	✓	✓	✓	✓	✓
24	✓	✓	✓	✓	✓
25					
26					
27					
28					
29					
30					
31					
32					
33					
34					
35					
36					
37					
38					
39					
40					
41					
42					
43					
44					
45					
46					
47					
48					
49					
50					

Claim		Date			
Final	Original				
51					
52					
53					
54					
55					
56					
57					
58					
59					
60					
61					
62					
63					
64					
65					
66					
67					
68					
69					
70					
71					
72					
73					
74					
75					
76					
77					
78					
79					
80					
81					
82					
83					
84					
85					
86					
87					
88					
89					
90					
91					
92					
93					
94					
95					
96					
97					
98					
99					
100					

Claim		Date			
Final	Original				
101					
102					
103					
104					
105					
106					
107					
108					
109					
110					
111					
112					
113					
114					
115					
116					
117					
118					
119					
120					
121					
122					
123					
124					
125					
126					
127					
128					
129					
130					
131					
132					
133					
134					
135					
136					
137					
138					
139					
140					
141					
142					
143					
144					
145					
146					
147					
148					
149					
150					



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929

25235 7590 05/12/2006  
HOGAN & HARTSON LLP  
ONE TABOR CENTER, SUITE 1500  
1200 SEVENTEENTH ST  
DENVER, CO 80202

EXAMINER

THOMAS, SHANE M

ART UNIT PAPER NUMBER

2186

DATE MAILED: 05/12/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Interview Summary</b>	Application No.	Applicant(s)	
	10/869,200	POZNANOVIC ET AL.	
	Examiner	Art Unit	
	Shane M. Thomas	2186	

All participants (applicant, applicant's representative, PTO personnel):

- (1) Shane M. Thomas. (3) \_\_\_\_\_  
(2) Mike C. Martensen (Reg. No. 46,901). (4) \_\_\_\_\_

Date of Interview: 08 May 2006.

Type: a)  Telephonic b)  Video Conference  
c)  Personal [copy given to: 1)  applicant 2)  applicant's representative]

Exhibit shown or demonstration conducted: d)  Yes e)  No.  
If Yes, brief description: \_\_\_\_\_

Claim(s) discussed: 1, 11 and 17.

Identification of prior art discussed: Paulraj (US Pre-Grant Pub 2003/0084244).


Agreement with respect to the claims f)  was reached. g)  was not reached. h)  N/A.

Substance of Interview including description of the general nature of what was agreed to if an agreement was reached, or any other comments: See Continuation Sheet.

(A fuller description, if necessary, and a copy of the amendments which the examiner agreed would render the claims allowable, if available, must be attached. Also, where no copy of the amendments that would render the claims allowable is available, a summary thereof must be attached.)

THE FORMAL WRITTEN REPLY TO THE LAST OFFICE ACTION MUST INCLUDE THE SUBSTANCE OF THE INTERVIEW. (See MPEP Section 713.04). If a reply to the last Office action has already been filed, APPLICANT IS GIVEN A NON-EXTENDABLE PERIOD OF THE LONGER OF ONE MONTH OR THIRTY DAYS FROM THIS INTERVIEW DATE, OR THE MAILING DATE OF THIS INTERVIEW SUMMARY FORM, WHICHEVER IS LATER, TO FILE A STATEMENT OF THE SUBSTANCE OF THE INTERVIEW. See Summary of Record of Interview requirements on reverse side or on attached sheet.

Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.

  
Examiner's signature, if required

## Summary of Record of Interview Requirements

### Manual of Patent Examining Procedure (MPEP), Section 713.04, Substance of Interview Must be Made of Record

A complete written statement as to the substance of any face-to-face, video conference, or telephone interview with regard to an application must be made of record in the application whether or not an agreement with the examiner was reached at the interview.

### Title 37 Code of Federal Regulations (CFR) § 1.133 Interviews Paragraph (b)

In every instance where reconsideration is requested in view of an interview with an examiner, a complete written statement of the reasons presented at the interview as warranting favorable action must be filed by the applicant. An interview does not remove the necessity for reply to Office action as specified in §§ 1.111, 1.135. (35 U.S.C. 132)

### 37 CFR §1.2 Business to be transacted in writing.

All business with the Patent or Trademark Office should be transacted in writing. The personal attendance of applicants or their attorneys or agents at the Patent and Trademark Office is unnecessary. The action of the Patent and Trademark Office will be based exclusively on the written record in the Office. No attention will be paid to any alleged oral promise, stipulation, or understanding in relation to which there is disagreement or doubt.

The action of the Patent and Trademark Office cannot be based exclusively on the written record in the Office if that record is itself incomplete through the failure to record the substance of interviews.

It is the responsibility of the applicant or the attorney or agent to make the substance of an interview of record in the application file, unless the examiner indicates he or she will do so. It is the examiner's responsibility to see that such a record is made and to correct material inaccuracies which bear directly on the question of patentability.

Examiners must complete an Interview Summary Form for each interview held where a matter of substance has been discussed during the interview by checking the appropriate boxes and filling in the blanks. Discussions regarding only procedural matters, directed solely to restriction requirements for which interview recordation is otherwise provided for in Section 812.01 of the Manual of Patent Examining Procedure, or pointing out typographical errors or unreadable script in Office actions or the like, are excluded from the interview recordation procedures below. Where the substance of an interview is completely recorded in an Examiners Amendment, no separate Interview Summary Record is required.

The Interview Summary Form shall be given an appropriate Paper No., placed in the right hand portion of the file, and listed on the "Contents" section of the file wrapper. In a personal interview, a duplicate of the Form is given to the applicant (or attorney or agent) at the conclusion of the interview. In the case of a telephone or video-conference interview, the copy is mailed to the applicant's correspondence address either with or prior to the next official communication. If additional correspondence from the examiner is not likely before an allowance or if other circumstances dictate, the Form should be mailed promptly after the interview rather than with the next official communication.

The Form provides for recordation of the following information:

- Application Number (Series Code and Serial Number)
- Name of applicant
- Name of examiner
- Date of interview
- Type of interview (telephonic, video-conference, or personal)
- Name of participant(s) (applicant, attorney or agent, examiner, other PTO personnel, etc.)
- An indication whether or not an exhibit was shown or a demonstration conducted
- An identification of the specific prior art discussed
- An indication whether an agreement was reached and if so, a description of the general nature of the agreement (may be by attachment of a copy of amendments or claims agreed as being allowable). Note: Agreement as to allowability is tentative and does not restrict further action by the examiner to the contrary.
- The signature of the examiner who conducted the interview (if Form is not an attachment to a signed Office action)

It is desirable that the examiner orally remind the applicant of his or her obligation to record the substance of the interview of each case. It should be noted, however, that the Interview Summary Form will not normally be considered a complete and proper recordation of the interview unless it includes, or is supplemented by the applicant or the examiner to include, all of the applicable items required below concerning the substance of the interview.

A complete and proper recordation of the substance of any interview should include at least the following applicable items:

- 1) A brief description of the nature of any exhibit shown or any demonstration conducted,
- 2) an identification of the claims discussed,
- 3) an identification of the specific prior art discussed,
- 4) an identification of the principal proposed amendments of a substantive nature discussed, unless these are already described on the Interview Summary Form completed by the Examiner,
- 5) a brief identification of the general thrust of the principal arguments presented to the examiner,  
(The identification of arguments need not be lengthy or elaborate. A verbatim or highly detailed description of the arguments is not required. The identification of the arguments is sufficient if the general nature or thrust of the principal arguments made to the examiner can be understood in the context of the application file. Of course, the applicant may desire to emphasize and fully describe those arguments which he or she feels were or might be persuasive to the examiner.)
- 6) a general indication of any other pertinent matters discussed, and
- 7) if appropriate, the general results or outcome of the interview unless already described in the Interview Summary Form completed by the examiner.

Examiners are expected to carefully review the applicant's record of the substance of an interview. If the record is not complete and accurate, the examiner will give the applicant an extendable one month time period to correct the record.

### Examiner to Check for Accuracy

If the claims are allowable for other reasons of record, the examiner should send a letter setting forth the examiner's version of the statement attributed to him or her. If the record is complete and accurate, the examiner should place the indication, "Interview Record OK" on the paper recording the substance of the interview along with the date and the examiner's initials.

Continuation of Substance of Interview including description of the general nature of what was agreed to if an agreement was reached, or any other comments: Representative for Applicant, Mr. Martensen, initiated the interview in order to discuss the claims' rejections and for clarification regarding how the Paulraj reference teaches the claim limitations as interpreted by the Examiner. The Examiner explained how the entirety of figure 5 of Paulraj was being considered by the Examiner to be a --program--, as defined by the IEEE definition of a --program--, and how figure 5 was being used to teach the claim limitations of claim 17. Rep. Martensen agreed that the claims could be reworded in order to more clearly convey the subject matter which Applicant considered his invention and to draft such limitations in a forth-coming amendment.



MATTHEW KIM  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200	Confirmation No.: 5929
Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes	Art Unit: 2186
Filed: June 16, 2004	Examiner: THOMAS, Shane M.
Attorney Docket No. SRC028	Customer No.: <b>25235</b>
For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	

AMENDMENT AND RESPONSE PURSUANT TO FINAL OFFICE ACTION  
DATED MARCH 23, 2006

MAIL STOP AF  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

In response to the final office communication mailed March 23, 2006, please amend the above-identified application as follows:

**Amendments to the Claims** are reflected in the listing of claims which begins on page 2 of this paper.

**Remarks/Arguments** begin on page 6 of this paper.

**Amendments to the Claims:**

This listing of claims will replace all prior versions and listings of claims in the application:

**Listing of Claims:**

1. (Currently Amended) A reconfigurable processor that instantiates an algorithm as hardware comprising:

a first memory having a first characteristic memory bandwidth and/or memory utilization; and

a data prefetch unit coupled to the first memory, wherein the data prefetch unit retrieves only computational data required by the algorithm from a second memory of second characteristic memory bandwidth and/or memory utilization and places the retrieved computational data in the first memory wherein the data prefetch unit operates independent of and in parallel with logic blocks using the computational data, and wherein at least the first memory and data prefetch unit are configured by a program to conform to needs of the algorithm, and the data prefetch unit is configured to match format and location of data in the second memory.

2. (Cancelled)

3. (Cancelled)

4. (Currently Amended) The reconfigurable processor of claim 1, wherein the data prefetch unit is coupled to a memory controller that controls the transfer of the data between the second memory and the data prefetch unit and transmits only portions of data desired by the data prefetch unit and discards other portions of data prior to transmission of the data to the data prefetch unit.

5. (Previously Presented) The reconfigurable processor of claim 1, wherein the data prefetch unit receives processed data from on-processor memory and writes the processed data to an external off-processor memory.

6. (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit comprises at least one register from the reconfigurable processor.

7. (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit is disassembled when another program is executed on the reconfigurable processor.

8. (Previously Presented) The reconfigurable processor of claim 1 wherein said second memory comprises a processor memory and said data prefetch unit is operative to retrieve data from the processor memory.

9. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a microprocessor memory.

10. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a reconfigurable processor memory.

11. (Currently Amended) A reconfigurable hardware system, comprising:

a common memory; and

one or more reconfigurable processors that can instantiate an algorithm as hardware coupled to the common memory, wherein at least one of the reconfigurable processors includes a data prefetch unit to read and write only data required for computations by the algorithm between the data prefetch unit and the common memory wherein the data prefetch unit operates independent



of and in parallel with logic blocks using the computational data., and wherein the data prefetch unit is configured by a program executed on the system to conform to needs of the algorithm and match format and location of data in the common memory.

12. (Currently Amended) The reconfigurable hardware system of claim 11, comprising a memory controller coupled to the common memory and the data prefetch unit that transmits to the prefetch unit only data desired by the data prefetch unit as required by the algorithm.

13. (Cancelled)

14. (Cancelled)

15. (Previously Presented) The reconfigurable hardware system of claim 11, wherein the at least one of the reconfigurable processors also includes a computational unit coupled to a data access unit.

16. (Original) The reconfigurable hardware system of claim 15, wherein the computational unit is supplied the data by the data access unit.

17. (Currently Amended) A method of transferring data comprising:  
transferring data between a memory and a data prefetch unit in a reconfigurable processor; and

transferring the data between a computational unit and a data access unit, wherein the computational unit and the data access unit, and the data prefetch unit are configured by a program to conform to needs of an algorithm implemented on the computational unit and transfer only data necessary for computations by the computational unit, and wherein the prefetch unit operates independent of and in parallel with the computational unit.

18. (Original) The method of claim 17, wherein the data is written to the memory, said method comprising:

transferring the data from the computational unit to the data access unit;  
and

writing the data to the memory from the data prefetch unit.

19. (Currently Amended) The method of claim 17, wherein the data is read from the memory, said method comprising:

transferring only the data desired by the data prefetch unit as required by the computational unit from the memory to the data prefetch unit; and

reading the data directly from the data prefetch unit to the computational unit through the data access unit.

20. (Original) The method of claim 19, wherein all the data transferred from the memory to the data prefetch unit is processed by the computational unit.

21. (Original) The method of claim 19, wherein the data is selected by the data prefetch unit based on an explicit request from the computational unit.

22. (Original) The method of claim 17, wherein the data transferred between the memory and the data prefetch unit is not a complete cache line.

23. (Original) The method of claim 17, wherein a memory controller coupled to the memory and the data prefetch unit, controls the transfer of the data between the memory and the data prefetch unit.

24. (Cancelled)

**REMARKS/ARGUMENTS**

Claims 1, 4-12 and 15-23 were presented for examination and are pending in this application. In an Official Final Office Action dated March 23, 2006, claims 1, 4-12 and 15-23 were rejected. The Applicants thank the Examiner for his consideration and address the Examiner's comments concerning the claims pending in this application below.

**Rejection of the Claims under 35 U.S.C. §102(e)**

Claims 1, 4-12 and 15-23 were rejected under 35 U.S.C. §102(e) as being anticipated by U.S. Patent Application Publication No. 2003/0084244 ("Paulraj"). In light of the aforementioned amendments, the Applicants traverse these rejections and request reconsideration. Independent claims 1, 11 and 17 have been amended to further describe the nature of the data retrieved by the prefetch unit. Support for the amendments can be found in the specification beginning generally at paragraph [0055] and continuing to paragraph [0064]. Paulraj discloses a system for cache optimization that configures a computational unit for a particular application. The Applicants' invention claims a system having a prefetch unit that retrieves computational data needed to complete the algorithm instantiated on the reconfigurable processor during processing. The retrieval of this data is done such that only data necessary for computations by the computational unit is accomplished in a manner so that the prefetch unit operates independent of and in parallel with the computational unit.

In view of all of the above, the claims are now believed to be allowable and the case in condition for allowance which action is respectfully requested. Should the Examiner be of the opinion that a telephone conference would expedite the prosecution of this case, the


Serial No. 10/869,200  
Reply to Final Office Action of March 23, 2006

Examiner is requested to contact Applicants' attorney at the telephone number listed below.

No fee is believed due for this submittal. However, any fee deficiency associated with this submittal may be charged to Deposit Account No. 50-1123.

May 16, 2006

Respectfully submitted,



---

Michael C. Martensen, No. 46,901  
Hogan & Hartson LLP  
One Tabor Center  
1200 17th Street, Suite 1500  
Denver, Colorado 80202  
(719) 448-5910 Tel  
(303) 899-7333 Fax

## Electronic Acknowledgement Receipt

<b>EFS ID:</b>	1049173
<b>Application Number:</b>	10869200
<b>Confirmation Number:</b>	5929
<b>Title of Invention:</b>	System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware
<b>First Named Inventor:</b>	Daniel Poznanovic
<b>Customer Number:</b>	25235
<b>Filer:</b>	Michael Christian Martensen/Julie Lange
<b>Filer Authorized By:</b>	Michael Christian Martensen
<b>Attorney Docket Number:</b>	SRC028
<b>Receipt Date:</b>	16-MAY-2006
<b>Filing Date:</b>	16-JUN-2004
<b>Time Stamp:</b>	18:15:36
<b>Application Type:</b>	Utility
<b>International Application Number:</b>	

### Payment information:

Submitted with Payment	no
------------------------	----

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part	Pages
1		DOC077.PDF	51635	yes	7

Multipart Description		
Doc Desc	Start	End
Amendment After Final	1	1
Amendment Copy Claims/Response to Suggested Claims	2	5
Applicant Arguments/Remarks Made in an Amendment	6	7
<b>Warnings:</b>		
<b>Information:</b>		
<b>Total Files Size (in bytes):</b>		51635
<p>This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.</p> <p><b><u>New Applications Under 35 U.S.C. 111</u></b>  If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.</p> <p><b><u>National Stage of an International Application under 35 U.S.C. 371</u></b>  If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.</p>		

101869200

PTO/SB/06 (12-04)  
 Approved for use through 7/31/2006. OMB 0651-0032  
 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PATENT APPLICATION FEE DETERMINATION RECORD Substitute for Form PTO-875					Application or Docket Number <b>101869200</b>				
APPLICATION AS FILED – PART I (Column 1)                      (Column 2)			SMALL ENTITY		OR OTHER THAN SMALL ENTITY				
FOR	NUMBER FILED	NUMBER EXTRA	RATE (\$)	FEE (\$)	RATE (\$)	FEE (\$)			
BASIC FEE (37 CFR 1.16(a), (b), or (c))									
SEARCH FEE (37 CFR 1.16(k), (l), or (m))									
EXAMINATION FEE (37 CFR 1.16(e), (p), or (q))									
TOTAL CLAIMS (37 CFR 1.16(i))	minus 20 =	*	X	=	X	=			
INDEPENDENT CLAIMS (37 CFR 1.16(h))	minus 3 =	*	X	=	X	=			
APPLICATION SIZE FEE (37 CFR 1.16(s))	If the specification and drawings exceed 100 sheets of paper, the application size fee due is \$250 (\$125 for small entity) for each additional 50 sheets or fraction thereof. See 35 U.S.C. 41(a)(1)(G) and 37 CFR 1.16(s).								
MULTIPLE DEPENDENT CLAIM PRESENT (37 CFR 1.16(j))									
* If the difference in column 1 is less than zero, enter "0" in column 2.			TOTAL		TOTAL				
APPLICATION AS AMENDED – PART II									
(Column 1)		(Column 2)		(Column 3)		SMALL ENTITY		OR OTHER THAN SMALL ENTITY	
AMENDMENT A		CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDITIONAL FEE (\$)	RATE (\$)	ADDITIONAL FEE (\$)
	Total (37 CFR 1.16(i))	* 19	Minus	** 19	=	X	=	X	=
	Independent (37 CFR 1.16(h))	* 3	Minus	*** 3	=	X	=	X	=
	Application Size Fee (37 CFR 1.16(s))								
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))									
(Column 1)		(Column 2)		(Column 3)		SMALL ENTITY		OR OTHER THAN SMALL ENTITY	
AMENDMENT B		CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDITIONAL FEE (\$)	RATE (\$)	ADDITIONAL FEE (\$)
	Total (37 CFR 1.16(i))	*	Minus	**	=	X	=	X	=
	Independent (37 CFR 1.16(h))	*	Minus	***	=	X	=	X	=
	Application Size Fee (37 CFR 1.16(s))								
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))									
(Column 1)		(Column 2)		(Column 3)		SMALL ENTITY		OR OTHER THAN SMALL ENTITY	
		CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDITIONAL FEE (\$)	RATE (\$)	ADDITIONAL FEE (\$)
Total (37 CFR 1.16(i))	*	Minus	**	=	X	=	X	=	
Independent (37 CFR 1.16(h))	*	Minus	***	=	X	=	X	=	
Application Size Fee (37 CFR 1.16(s))									
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))									
(Column 1)		(Column 2)		(Column 3)		SMALL ENTITY		OR OTHER THAN SMALL ENTITY	
		CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDITIONAL FEE (\$)	RATE (\$)	ADDITIONAL FEE (\$)
Total (37 CFR 1.16(i))	*	Minus	**	=	X	=	X	=	
Independent (37 CFR 1.16(h))	*	Minus	***	=	X	=	X	=	
Application Size Fee (37 CFR 1.16(s))									
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))									
* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.									
** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20".									
*** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3".									
The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box of column 1.									

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.



UNITED STATES PATENT AND TRADEMARK OFFICE

*Handwritten initials*

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929

25235 7590 05/24/2006  
HOGAN & HARTSON LLP  
ONE TABOR CENTER, SUITE 1500  
1200 SEVENTEENTH ST  
DENVER, CO 80202

EXAMINER

THOMAS, SHANE M

ART UNIT PAPER NUMBER

2186

DATE MAILED: 05/24/2006

Please find below and/or attached an Office communication concerning this application or proceeding.



**Advisory Action  
Before the Filing of an Appeal Brief**

Application No. 10/869,200	Applicant(s) POZNANOVIC ET AL.	
Examiner Shane M. Thomas	Art Unit 2186	

*--The MAILING DATE of this communication appears on the cover sheet with the correspondence address --*

THE REPLY FILED 16 May 2006 FAILS TO PLACE THIS APPLICATION IN CONDITION FOR ALLOWANCE.

1.  The reply was filed after a final rejection, but prior to or on the same day as filing a Notice of Appeal. To avoid abandonment of this application, applicant must timely file one of the following replies: (1) an amendment, affidavit, or other evidence, which places the application in condition for allowance; (2) a Notice of Appeal (with appeal fee) in compliance with 37 CFR 41.31; or (3) a Request for Continued Examination (RCE) in compliance with 37 CFR 1.114. The reply must be filed within one of the following time periods:
- a)  The period for reply expires 3 months from the mailing date of the final rejection.
- b)  The period for reply expires on: (1) the mailing date of this Advisory Action, or (2) the date set forth in the final rejection, whichever is later. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of the final rejection.

Examiner Note: If box 1 is checked, check either box (a) or (b). ONLY CHECK BOX (b) WHEN THE FIRST REPLY WAS FILED WITHIN TWO MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f).

Extensions of time may be obtained under 37 CFR 1.136(a). The date on which the petition under 37 CFR 1.136(a) and the appropriate extension fee have been filed is the date for purposes of determining the period of extension and the corresponding amount of the fee. The appropriate extension fee under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the shortened statutory period for reply originally set in the final Office action; or (2) as set forth in (b) above, if checked. Any reply received by the Office later than three months after the mailing date of the final rejection, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**NOTICE OF APPEAL**

2.  The Notice of Appeal was filed on \_\_\_\_\_. A brief in compliance with 37 CFR 41.37 must be filed within two months of the date of filing the Notice of Appeal (37 CFR 41.37(a)), or any extension thereof (37 CFR 41.37(e)), to avoid dismissal of the appeal. Since a Notice of Appeal has been filed, any reply must be filed within the time period set forth in 37 CFR 41.37(a).

**AMENDMENTS**

3.  The proposed amendment(s) filed after a final rejection, but prior to the date of filing a brief, will not be entered because
- (a)  They raise new issues that would require further consideration and/or search (see NOTE below);
- (b)  They raise the issue of new matter (see NOTE below);
- (c)  They are not deemed to place the application in better form for appeal by materially reducing or simplifying the issues for appeal; and/or
- (d)  They present additional claims without canceling a corresponding number of finally rejected claims.

NOTE: See Continuation Sheet. (See 37 CFR 1.116 and 41.33(a)).

4.  The amendments are not in compliance with 37 CFR 1.121. See attached Notice of Non-Compliant Amendment (PTOL-324).
5.  Applicant's reply has overcome the following rejection(s): \_\_\_\_\_.
6.  Newly proposed or amended claim(s) \_\_\_\_\_ would be allowable if submitted in a separate, timely filed amendment canceling the non-allowable claim(s).
7.  For purposes of appeal, the proposed amendment(s): a)  will not be entered, or b)  will be entered and an explanation of how the new or amended claims would be rejected is provided below or appended.
- The status of the claim(s) is (or will be) as follows:
- Claim(s) allowed: \_\_\_\_\_.
- Claim(s) objected to: \_\_\_\_\_.
- Claim(s) rejected: 1,4-12 and 15-25.
- Claim(s) withdrawn from consideration: \_\_\_\_\_.

**AFFIDAVIT OR OTHER EVIDENCE**

8.  The affidavit or other evidence filed after a final action, but before or on the date of filing a Notice of Appeal will not be entered because applicant failed to provide a showing of good and sufficient reasons why the affidavit or other evidence is necessary and was not earlier presented. See 37 CFR 1.116(e).
9.  The affidavit or other evidence filed after the date of filing a Notice of Appeal, but prior to the date of filing a brief, will not be entered because the affidavit or other evidence failed to overcome all rejections under appeal and/or appellant fails to provide a showing a good and sufficient reasons why it is necessary and was not earlier presented. See 37 CFR 41.33(d)(1).
10.  The affidavit or other evidence is entered. An explanation of the status of the claims after entry is below or attached.

**REQUEST FOR RECONSIDERATION/OTHER**

11.  The request for reconsideration has been considered but does NOT place the application in condition for allowance because: \_\_\_\_\_.
12.  Note the attached Information Disclosure Statement(s). (PTO/SB/08 or PTO-1449) Paper No(s). \_\_\_\_\_
13.  Other: \_\_\_\_\_.

Continuation of 3. NOTE: Independent claims 1, 11, and 17, all contain new limitations that were not previously considered by the Examiner; thus, a further search and additional consideration is required..



  
HONG CHONG KIM  
PRIMARY EXAMINER

Do NOT ENTER.

SMA 5/18/06.

Client Matter No. 80404.0033.001  
EFS-Web

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200	Confirmation No.: 5929
Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes	Art Unit: 2186
Filed: June 16, 2004	Examiner: THOMAS, Shane M.
Attorney Docket No. SRC028	Customer No.: <b>25235</b>
For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	

AMENDMENT AND RESPONSE PURSUANT TO FINAL OFFICE ACTION  
DATED MARCH 23, 2006

MAIL STOP AF  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

In response to the final office communication mailed March 23, 2006, please amend the above-identified application as follows:

**Amendments to the Claims** are reflected in the listing of claims which begins on page 2 of this paper.

**Remarks/Arguments** begin on page 6 of this paper.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<b>REQUEST FOR CONTINUED EXAMINATION (RCE) TRANSMITTAL</b>	<i>Application Number</i>	10/869,200
	<i>Filing Date</i>	June 16, 2004
	<i>First Named Inventor</i>	Daniel Poznanovic et al.
	<i>Group Art Unit</i>	2186
	<i>Examiner Name</i>	THOMAS, Shane M.
	<i>Attorney Docket Number</i>	SRC028

Address to:  
 Mail Stop RCE  
 Commissioner for Patents  
 P.O. Box 1450  
 Alexandria, VA 22313-1450

**This is a Request for Continued Examination (RCE) under 37 C.F.R. 1.114 of the above-identified application.**

*Request for Continued Examination (RCE) practice under 37 CFR 1.114 does not apply to any utility or plant application filed prior to June 8, 1995, or to any design application. See Instruction Sheet for RCEs (not to be submitted to the USPTO) on page 2.*


- Submission required under 37 C.F.R. 1.114** Note: If the RCE is proper, any previously filed unentered amendments and amendments enclosed with the RCE will be entered in the order in which they were filed unless applicant instructs otherwise. If applicant does not wish to have any previously filed unentered amendment(s) entered, applicant must request non-entry of such amendment(s).


  - Previously submitted. If a final Office Action is outstanding, any amendments filed after the final Office Action may be considered as a submission even if this box is not checked.
    - Consider the arguments in the Appeal Brief or Reply Brief previously filed on \_\_\_\_\_
    - Other \_\_\_\_\_
  - Enclosed
    - Amendment/Reply
    - Affidavit(s)/Declaration(s)
    - Information Disclosure Statement (IDS)
    - Other \_\_\_\_\_
- Miscellaneous**

  - Suspension of action on the above-identified application is requested under 37 C.F.R. 1.103(c) for a period of \_\_\_\_\_ months. (Period of suspension shall not exceed 3 months; Fee under 37 C.F.R. 1.17(i) required)
  - Other
- Fees** The RCE fee under 37 C.F.R. 1.17(e) is required by 37 C.F.R. 1.114 when the RCE is filed.

  - The Director is hereby authorized to charge the following fees, any underpayment of fees, or credit any overpayments, to Deposit Account No. 50-1123.
    - RCE fee required under 37 C.F.R. 1.17(e)
    - Extension of time fee (37 C.F.R. 1.136 and 1.17)
    - Other: Charge any additional fees or credit any overpayments for this filing
  - Check in the amount of \$ enclosed
  - Payment by credit card (Form PTO-2038 enclosed)

**WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.**

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT REQUIRED			
<i>Name (Print/Type)</i>	Michael C. Martensen	<i>Registration No. (Attorney/Agent)</i>	46,901
<i>Signature</i>		<i>Date</i>	6/14/06

CERTIFICATE OF MAILING OR TRANSMISSION			
I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage in an envelope addressed to: Mail Stop RCE, Commissioner For Patents, P.O. Box 1450, Alexandria, VA 22313-1450 or facsimile transmitted to the U.S. Patent and Trademark Office on the date shown below.			
<i>Name (Print/Type)</i>	Julie Lange	<i>Date</i>	15 June 2006
<i>Signature</i>			

## Electronic Patent Application Fee Transmittal

<b>Application Number:</b>	10869200			
<b>Filing Date:</b>	16-Jun-2004			
<b>Title of Invention:</b>	System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware			
<b>First Named Inventor:</b>	Daniel Poznanovic			
<b>Filer:</b>	Michael Christian Martensen			
<b>Attorney Docket Number:</b>	SRC028			
Filed as Large Entity				
<b>Utility Filing Fees</b>				
<b>Description</b>	<b>Fee Code</b>	<b>Quantity</b>	<b>Amount</b>	<b>Sub-Total in USD(\$)</b>
<b>Basic Filing:</b>				
<b>Pages:</b>				
<b>Claims:</b>				
<b>Miscellaneous-Filing:</b>				
<b>Petition:</b>				
<b>Patent-Appeals-and-Interference:</b>				
Post-Allowance-and-Post-Issuance:				
<b>Extension-of-Time:</b>				

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
<b>Miscellaneous:</b>				
Request for continued examination	1801	1	790	790
<b>Total in USD (\$)</b>				<b>790</b>

## Electronic Acknowledgement Receipt

<b>EFS ID:</b>	1079525
<b>Application Number:</b>	10869200
<b>Confirmation Number:</b>	5929
<b>Title of Invention:</b>	System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware
<b>First Named Inventor:</b>	Daniel Poznanovic
<b>Customer Number:</b>	25235
<b>Filer:</b>	Michael Christian Martensen
<b>Filer Authorized By:</b>	
<b>Attorney Docket Number:</b>	SRC028
<b>Receipt Date:</b>	15-JUN-2006
<b>Filing Date:</b>	16-JUN-2004
<b>Time Stamp:</b>	10:54:20
<b>Application Type:</b>	Utility
<b>International Application Number:</b>	

### Payment information:

Submitted with Payment	yes
Payment was successfully received in RAM	\$ 790
RAM confirmation Number	626
Deposit Account	501123

The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:  
Charge any Additional Fees required under 37 C.F.R. Section 1.16 and 1.17

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part	Pages
1	Request for Continued Examination (RCE)	DOC182.PDF	28871	no	1
<b>Warnings:</b>					
<b>Information:</b>					
2	Fee Worksheet (PTO-875)	fee-info.pdf	8207	no	2
<b>Warnings:</b>					
<b>Information:</b>					
<b>Total Files Size (in bytes):</b>			37078		
<p>This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.</p> <p><b><u>New Applications Under 35 U.S.C. 111</u></b>  If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.</p> <p><b><u>National Stage of an International Application under 35 U.S.C. 371</u></b>  If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.</p>					



## EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L2	2258	711/154.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 12:14
L3	11	2 and memory and ((reconfigurable reconfigurability configurable configurability) near5 (processor microprocessor CPU controller cache)) and (pre-fetch\$3 prefetch\$3)	US-PGPUB; USPAT	OR	ON	2006/07/24 12:18
S16 5	1675	reconfigur\$4 near2 processor	US-PGPUB; USPAT	OR	ON	2006/07/24 10:27
S16 6	138	S165 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 10:20
S16 7	1854	reconfigur\$4 near2 (processor microprocessor micro-processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 10:28
S16 8	144	S167 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 10:28
S16 9	3355	(reconfigur\$4 adaptive) near2 (processor microprocessor micro-processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:34
S17 0	156	S169 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 10:40
S17 1	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 10:58
S17 2	4	"021492".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:20
S17 3	2217	711/170.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:20
S17 4	5	S173 and (algorithm application task instructions computation arithmetic program) near3 (reconfigur\$5) and (prefetch\$3 pre-fetch\$3)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:22
S17 5	28	S173 and (algorithm application task instructions computation arithmetic program) same (reconfigur\$5) and (prefetch\$3 pre-fetch\$3)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:30
S17 6	7	712/207.ccls. and prefetch\$3 near5 computation\$2	US-PGPUB; USPAT	OR	ON	2006/07/24 11:31
S17 7	100	712/207.ccls. and prefetch\$3 with (configur\$5 reconfig\$5)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:32
S17 8	81	712/207.ccls. and prefetch\$3 with (configur\$5 reconfig\$5) same (process algorithm program instructions calculation application)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:33

## EAST Search History

S179	3	712/207.ccls. and prefetch\$3 with (configur\$5 reconfig\$5) same (process algorithm program instructions calculation application) same parallel	US-PGPUB; USPAT	OR	ON	2006/07/24 11:33
S180	1118	(configurable) near2 (processor microprocessor micro-processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:35
S181	977	S180 not S169	US-PGPUB; USPAT	OR	ON	2006/07/24 11:35
S182	58	S181 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:35
S183	161	reconfigur\$3 adj (processor micro-processor CPU processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S184	190	reconfigur\$3 adj (processor micro-processor CPU microprocessor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S185	8	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S186	0	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and prefetch	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S187	13	711/170-173.ccls. and dynamic near3 logic	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S188	999	smc.as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S189	0	smc.as. and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S190	0	smc.as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S191	0	(smc and computers) .as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S192	0	(smc and computers) .as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S193	0	(smc and computers).as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S194	16	(src and computers).as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S195	114	711/170.ccls. and dynamic\$4 near3 configur\$5	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S196	6	711/170.ccls. and dynamic\$4 near3 configur\$5 with cache	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S197	438	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46

## EAST Search History

S19 8	6	"206189".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 9	1	"5024031".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 0	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 1	2217	711/170.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 2	598	711/170.ccls. and (reconfigur\$5 rearrang\$4 application adj specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 3	126	711/170.ccls. and matrix	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 4	81	711/170.ccls. and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 5	214	712/15.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 6	378	711/170.ccls. and (application near2 specific application-specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 7	438	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 8	298	S207 and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 9	12	S208 and memory with reconfiguring	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 0	57	711/170.ccls. and ((reconfigur\$5 rearrang\$4) and application adj specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 1	81	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 2	314	711/170.ccls. and reconfig\$7	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 3	1	"6779131".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 4	1	("6779131").URPN.	USPAT	OR	ON	2006/07/24 11:46
S21 5	9	("5892896"   "6060339"   "6081463"   "6154851"   "6204562"   "6363502"   "6405324"   "6483755"   "6530005").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S21 6	29	direct adj execution adj logic	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S21 7	4	711/170.ccls. and programmable adj logic adj blocks	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46

## EAST Search History

S21 8	6	"869200".ap.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S21 9	8	711/171-172.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 0	81	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 1	81	711/170.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S22 2	8	711/171-172.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S22 3	17	711/173.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S22 4	106	711/170.ccls. and reprogram\$5	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 5	93	711/171-172.ccls. and (reprogram\$5 reconfig\$6)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 6	82	S225 not S224	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 7	527	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 8	19	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and prefetch	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 9	113	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and bandwidth	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 0	7	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and vhdl	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 1	47	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and matrix	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 2	15	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and parallelism	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 3	1	"6553477".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 4	6	711/170-173.ccls. and reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46

## EAST Search History

S23 5	9	("20030046530"   "5737524"   "5872919"   "5915104"   "5953512"   "6000014"   "6104415"   "6216219"   "6339819").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S23 6	445	reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S23 7	812	reconfigurable adj2 processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S23 8	367	S237 not S236	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S23 9	160	S237 and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 0	11	(adaptive adj processor) and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 1	5	S240 not S239	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 2	0	"008128".pa.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 3	6	"008128".ap.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 4	49	src adj computers	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 5	7	711/117.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S24 6	19	711/118.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S24 7	4	"859051".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S24 8	1	"6678790".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S24 9	4	"021492".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 0	1	"6563746".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 1	2	("6574682" "5860111").pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46

## EAST Search History

S25 2	4	("6026402" "6633515").pn. "20030169283" "20030136846"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 3	3	"20030208658" "20030194458"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 4	161	reconfigur\$3 adj (processor micro-processor CPU processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 5	0	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and prefetch	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 6	999	smc.as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 7	0	smc.as. and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 8	0	smc.as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 9	0	(smc and computers) .as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 0	0	(smc and computers) .as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 1	0	(smc and computers).as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 2	2217	711/170.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 3	438	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 4	1	("6779131").URPN.	USPAT	OR	ON	2006/07/24 11:46
S26 5	8	711/171-172.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 6	81	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 7	81	711/170.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S26 8	527	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 9	113	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and bandwidth	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 0	445	reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S27 1	11	(adaptive adj processor) and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46

## EAST Search History

S27 2	0	"008128".pa.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S27 3	1	"5024031".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 4	1	"6779131".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 5	1	"6553477".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 6	1	"6678790".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 7	1	"6563746".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 8	8	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 9	13	711/170-173.ccls. and dynamic near3 logic	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S28 0	16	(src and computers).as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S28 1	114	711/170.ccls. and dynamic\$4 near3 configur\$5	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S28 2	6	711/170.ccls. and dynamic\$4 near3 configur\$5 with cache	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 3	6	"206189".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 4	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 5	81	711/170.ccls. and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 6	298	S263 and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 7	12	S286 and memory with reconfiguring	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 8	57	711/170.ccls. and ((reconfigur\$5 rearrang\$4) and application adj specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 9	81	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S29 0	9	("5892896"   "6060339"   "6081463"   "6154851"   "6204562"   "6363502"   "6405324"   "6483755"   "6530005").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47

## EAST Search History

S29 1	29	direct adj execution adj logic	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 2	4	711/170.ccls. and programmable adj logic adj blocks	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 3	6	"869200".ap.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 4	8	711/171-172.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 5	17	711/173.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 6	106	711/170.ccls. and reprogram\$5	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S29 7	93	711/171-172.ccls. and (reprogram\$5 reconfig\$6)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S29 8	82	S297 not S296	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S29 9	19	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and prefetch	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S30 0	7	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and vhdl	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S30 1	47	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and matrix	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S30 2	15	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and parallelism	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S30 3	6	711/170-173.ccls. and reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S30 4	9	("20030046530"   "5737524"   "5872919"   "5915104"   "5953512"   "6000014"   "6104415"   "6216219"   "6339819").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S30 5	812	reconfigurable adj2 processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S30 6	160	S305 and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47



## EAST Search History

S30 7	5	S271 not S306	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S30 8	6	"008128".ap.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S30 9	49	src adj computers	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S31 0	7	711/117.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 1	19	711/118.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 2	4	"859051".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 3	4	"021492".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 4	2	("6574682" "5860111").pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 5	4	("6026402" "6633515").pn. "20030169283" "20030136846"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 6	3	"20030208658" "20030194458"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 7	190	reconfigur\$3 adj (processor micro-processor CPU microprocessor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 8	126	711/170.ccls. and matrix	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 9	214	712/15.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 0	298	S263 and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 1	160	S305 and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S32 2	438	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 3	378	711/170.ccls. and (application near2 specific application-specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 4	314	711/170.ccls. and reconfig\$7	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 5	367	S305 not S270	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47

## EAST Search History

S32 6	598	711/170.ccls. and (reconfigur\$5 rearrang\$4 application adj specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 7	812	reconfigurable adj2 processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S32 8	2	("20030070055" "20030217244")	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 9	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 0	707	(configurable reconfigurable "re-configurable") adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 1	789	(configurable reconfigurable "re-configurable") adj (processor (processing adj unit) CPU microprocessor "micro-processor")	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 2	57	((configurable reconfigurable "re-configurable") adj (processor (processing adj unit) CPU microprocessor "micro-processor"))). ti.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 3	393	S331 and (FPGA PLD)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 4	359	S333 not S332	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 5	1	"6507213".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 6	4	("6507213").URPN.	USPAT	OR	ON	2006/07/24 11:47
S33 7	957	((configurable reconfigurable "re-configurable") adj (processor (processing adj unit) CPU microprocessor "micro-processor" cache))	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 8	391	S337 and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 9	15	S338 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 0	30	direct adj execut\$3 adj logic	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 1	20	memory adj algorithm adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 2	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 3	3363	711/170-173.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47

### EAST Search History

S34 4	35	S343 and reconfigurable near3 (processor multiprocessor cache CPU (processing adj unit))	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 5	3	"682579".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 6	1	"20030088610"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 7	0	"2003004117"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 8	1	"20030004117"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 9	10	hoyle.in. and operating adj system	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S35 0	1	"6507898".pn.	USPAT	OR	OFF	2006/07/24 12:06
S35 1	1	"6507898".pn.	USPAT	OR	OFF	2006/07/24 12:06

\*INTERFERENCE SEARCH\*

**EAST Search History**

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L5	26	(processor and prefetch\$3 and memory and algorithm).clm.	US-PGPUB; USPAT	OR	ON	2006/07/24 12:19



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

25235 7590 07/26/2006

HOGAN & HARTSON LLP
ONE TABOR CENTER, SUITE 1500
1200 SEVENTEENTH ST
DENVER, CO 80202

EXAMINER

THOMAS, SHANE M

ART UNIT PAPER NUMBER

2186

DATE MAILED: 07/26/2006

Table with 5 columns: APPLICATION NO., FILING DATE, FIRST NAMED INVENTOR, ATTORNEY DOCKET NO., CONFIRMATION NO.
10/869,200 06/16/2004 Daniel Poznanovic SRC028 5929

TITLE OF INVENTION: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

Table with 7 columns: APPLN. TYPE, SMALL ENTITY, ISSUE FEE DUE, PUBLICATION FEE DUE, PREV. PAID ISSUE FEE, TOTAL FEE(S) DUE, DATE DUE
nonprovisional NO \$1400 \$300 \$0 \$1700 10/26/2006

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

- A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.
B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or

If the SMALL ENTITY is shown as NO:

- A. Pay TOTAL FEE(S) DUE shown above, or
B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

**PART B - FEE(S) TRANSMITTAL**

Complete and send this form, together with applicable fee(s), to: **Mail** Mail Stop ISSUE FEE  
**Commissioner for Patents**  
**P.O. Box 1450**  
**Alexandria, Virginia 22313-1450**  
**or Fax** (571)-273-2885

**INSTRUCTIONS:** This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address)

25235 7590 07/26/2006

HOGAN & HARTSON LLP  
 ONE TABOR CENTER, SUITE 1500  
 1200 SEVENTEENTH ST  
 DENVER, CO 80202

Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission.

**Certificate of Mailing or Transmission**

I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (571) 273-2885, on the date indicated below.

_____ (Depositor's name)
_____ (Signature)
_____ (Date)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929

TITLE OF INVENTION: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	\$0	\$1700	10/26/2006

EXAMINER	ART UNIT	CLASS-SUBCLASS
THOMAS, SHANE M	2186	711-137000

<p>1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363).</p> <p><input type="checkbox"/> Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached.</p> <p><input type="checkbox"/> "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Customer Number is required.</p>	<p>2. For printing on the patent front page, list</p> <p>(1) the names of up to 3 registered patent attorneys or agents OR, alternatively, 1 _____</p> <p>(2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed. 2 _____</p> <p>3 _____</p>
--	---

3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type)

PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. If an assignee is identified below, the document has been filed for recordation as set forth in 37 CFR 3.11. Completion of this form is NOT a substitute for filing an assignment.

(A) NAME OF ASSIGNEE \_\_\_\_\_ (B) RESIDENCE: (CITY and STATE OR COUNTRY) \_\_\_\_\_

Please check the appropriate assignee category or categories (will not be printed on the patent):  Individual  Corporation or other private group entity  Government

<p>4a. The following fee(s) are submitted:</p> <p><input type="checkbox"/> Issue Fee</p> <p><input type="checkbox"/> Publication Fee (No small entity discount permitted)</p> <p><input type="checkbox"/> Advance Order - # of Copies _____</p>	<p>4b. Payment of Fee(s): (Please first reapply any previously paid issue fee shown above)</p> <p><input type="checkbox"/> A check is enclosed.</p> <p><input type="checkbox"/> Payment by credit card. Form PTO-2038 is attached.</p> <p><input type="checkbox"/> The Director is hereby authorized to charge the required fee(s), any deficiency, or credit any overpayment, to Deposit Account Number _____ (enclose an extra copy of this form).</p>
---	--

5. Change in Entity Status (from status indicated above)

a. Applicant claims SMALL ENTITY status. See 37 CFR 1.27.  b. Applicant is no longer claiming SMALL ENTITY status. See 37 CFR 1.27(g)(2).

NOTE: The Issue Fee and Publication Fee (if required) will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignee or other party in interest as shown by the records of the United States Patent and Trademark Office.

Authorized Signature \_\_\_\_\_ Date \_\_\_\_\_

Typed or printed name \_\_\_\_\_ Registration No. \_\_\_\_\_

This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

Table with 5 columns: APPLICATION NO., FILING DATE, FIRST NAMED INVENTOR, ATTORNEY DOCKET NO., CONFIRMATION NO.
Row 1: 10/869,200, 06/16/2004, Daniel Poznanovic, SRC028, 5929
Row 2: 25235, 7590, 07/26/2006, (Empty), (Empty)
Text: HOGAN & HARTSON LLP, ONE TABOR CENTER, SUITE 1500, 1200 SEVENTEENTH ST, DENVER, CO 80202
Text: EXAMINER THOMAS, SHANE M
Text: ART UNIT 2186, PAPER NUMBER
Text: DATE MAILED: 07/26/2006

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)
(application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 0 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 0 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

<b>Notice of Allowability</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/869,200	POZNANOVIC ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Shane M. Thomas	2186	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address--**

All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. **THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS.** This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.

1.  This communication is responsive to RCE / Amendment filed 6/15/2006.
2.  The allowed claim(s) is/are 1,4-12,15-23 (renumbered 1-19).
3.  Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
  - a)  All    b)  Some\*    c)  None    of the:
    1.  Certified copies of the priority documents have been received.
    2.  Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
    3.  Copies of the certified copies of the priority documents have been received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

\* Certified copies not received: \_\_\_\_\_.

Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application.  
**THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.**

4.  A SUBSTITUTE OATH OR DECLARATION must be submitted. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL PATENT APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient.
5.  CORRECTED DRAWINGS ( as "replacement sheets") must be submitted.
  - (a)  including changes required by the Notice of Draftsperson's Patent Drawing Review ( PTO-948) attached
    - 1)  hereto or 2)  to Paper No./Mail Date \_\_\_\_\_.
  - (b)  including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date \_\_\_\_\_.

Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of each sheet. Replacement sheet(s) should be labeled as such in the header according to 37 CFR 1.121(d).
6.  DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.

**Attachment(s)**

- |   |  |
|---|--|
| 1. <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)   | 5. <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)            |
| 2. <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                | 6. <input type="checkbox"/> Interview Summary (PTO-413),<br>Paper No./Mail Date _____. |
| 3. <input type="checkbox"/> Information Disclosure Statements (PTO-1449 or PTO/SB/08),<br>Paper No./Mail Date _____ | 7. <input type="checkbox"/> Examiner's Amendment/Comment                               |
| 4. <input type="checkbox"/> Examiner's Comment Regarding Requirement for Deposit<br>of Biological Material          | 8. <input checked="" type="checkbox"/> Examiner's Statement of Reasons for Allowance   |
|   | 9. <input type="checkbox"/> Other _____.   |



### REASONS FOR ALLOWANCE

Claims 1,4-12, and 15-23 are allowable over the prior art of record.

The following is an examiner's statement of reasons for allowance:

As per independent claims 1,11, and 17, the prior art of record does not teach or suggest, either alone or in combination, the every limitation of each claim. Specifically the prior art of record does not teach in combination a reconfigurable processor with a data prefetch unit only fetching computational data required by an algorithm in addition to a first memory and the prefetch unit being configurable to conform to the requirements (needs) of a particular algorithm where the data prefetch unit is configured to match format and location of the in the second memory (claim 1). Further regarding claims 11 and 17, the prior art of record does not teach the prefetch unit operating independent and in parallel with the logic blocks that are using computational data with the data prefetch unit only transferring data necessary for computations. Further regarding claim 17, the prior art of record does not specifically teach a computation unit, prefetch unit, and data access unit all being configurable in order to conform to the needs of an algorithm implemented on the computational unit.

Gibson et al. (U.S. Patent No. 6,507,898) teaches a reconfigurable cache controller but does not teach each limitation of the independent claims of Applicant.

Howard et al. (U.S. Patent Application Publication No. 2005/0044327) teaches a reconfigurable processor that may be reconfigured based on the algorithm being run (¶52 and ¶90).

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shane M. Thomas whose telephone number is (571) 272-4188. The examiner can normally be reached on M-F 8:30 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt M. Kim can be reached on (571) 272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.



Shane M. Thomas



**MATTHEW KIM**  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100

<b>Notice of References Cited</b>	Application/Control No. 10/869,200	Applicant(s)/Patent Under Reexamination POZNANOVIC ET AL.	
	Examiner Shane M. Thomas	Art Unit 2186	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A US-6,507,898	01-2003	Gibson et al.	711/168
*	B US-2005/0044327	02-2005	Howard et al.	711/147
	C US-			
	D US-			
	E US-			
	F US-			
	G US-			
	H US-			
	I US-			
	J US-			
	K US-			
	L US-			
	M US-			


**FOREIGN PATENT DOCUMENTS**

*	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N				
	O				
	P				
	Q				
	R				
	S				
	T				



**NON-PATENT DOCUMENTS**

*	Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
U	
V	
W	
X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

<b>Issue Classification</b> 	Application/Control No. 10/869,200	Applicant(s)/Patent under Reexamination POZNANOVIC ET AL.
	Examiner Shane M. Thomas	Art Unit 2186

ISSUE CLASSIFICATION													
ORIGINAL				INTERNATIONAL CLASSIFICATION									
CLASS		SUBCLASS		CLAIMED				NON-CLAIMED					
711		170		G	06	F	12	/00					/
CROSS REFERENCES													/
CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)												/
711	154												/
													/
													/
													/
													/

Shane M. Thomas 7/24/06 (Assistant Examiner) (Date)	 <b>MATTHEW KIM</b> SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100 (Primary Examiner) (Date) 7/24/06	Total Claims Allowed: 19				
 (Legal Instruments Examiner) (Date)		<table border="1" style="width: 100%;"> <tr> <th>O.G. Print Claim(s)</th> <th>O.G. Print Fig.</th> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">4</td> </tr> </table>	O.G. Print Claim(s)	O.G. Print Fig.	1	4
O.G. Print Claim(s)	O.G. Print Fig.					
1	4					

<input type="checkbox"/> Claims renumbered in the same order as presented by applicant		<input type="checkbox"/> CPA		<input type="checkbox"/> T.D.		<input type="checkbox"/> R.1.47	
Final	Original	Final	Original	Final	Original	Final	Original
1	1		31		61		91
	2		32		62		92
	3		33		63		93
2	4		34		64		94
3	5		35		65		95
4	6		36		66		96
5	7		37		67		97
6	8		38		68		98
7	9		39		69		99
8	10		40		70		100
9	11		41		71		101
10	12		42		72		102
	13		43		73		103
	14		44		74		104
11	15		45		75		105
12	16		46		76		106
17	17		47		77		107
14	18		48		78		108
15	19		49		79		109
16	20		50		80		110
17	21		51		81		111
18	22		52		82		112
19	23		53		83		113
	24		54		84		114
	25		55		85		115
	26		56		86		116
	27		57		87		117
	28		58		88		118
	29		59		89		119
	30		60		90		120
							121
							122
							123
							124
							125
							126
							127
							128
							129
							130
							131
							132
							133
							134
							135
							136
							137
							138
							139
							140
							141
							142
							143
							144
							145
							146
							147
							148
							149
							150
							151
							152
							153
							154
							155
							156
							157
							158
							159
							160
							161
							162
							163
							164
							165
							166
							167
							168
							169
							170
							171
							172
							173
							174
							175
							176
							177
							178
							179
							180
							181
							182
							183
							184
							185
							186
							187
							188
							189
							190
							191
							192
							193
							194
							195
							196
							197
							198
							199
							200
							201
							202
							203
							204
							205
							206
							207
							208
							209
							210

**Search Notes**

Application/Control No.

10/869,200

Applicant(s)/Patent under Reexamination

POZNANOVIC ET AL.

Examiner

Shane M. Thomas

Art Unit

2186

**SEARCHED**

Class	Subclass	Date	Examiner
711	170	7/24/2006	SMT

**SEARCH NOTES  
(INCLUDING SEARCH STRATEGY)**

	DATE	EXMR
Updated East Search	10/15/2005	SMT
711/170-173 (text search only - see search printout)	10/15/2005	SMT
Updated EAST Search (see attached printout)	7/24/2006	SMT
712/207 (text search only - see search printout)	7/24/2006	SMT
711/154 (text search only - see search printout)	7/24/2006	SMT

**INTERFERENCE SEARCHED**

Class	Subclass	Date	Examiner
Interference Search (see interference search printout)		7/24/2006	SMT

**Index of Claims**



Application No.

10/869,200

Examiner

Shane M. Thomas

Applicant(s)

POZNANOVIC ET AL.

Art Unit

2186

√	Rejected
=	Allowed

-	(Through numeral) Cancelled
+	Restricted

N	Non-Elected
I	Interference

A	Appeal
O	Objected

Claim	Date						
	Final	Original	1/5/05	7/6/05	10/15/05	3/17/06	7/24/06
1		√	√	√	√	√	=
<del>2</del>		√	√	√	√	√	
<del>3</del>		√	√	√	√	√	
4		√	√	√	√	√	=
5		√	√	√	√	√	=
6		√	√	√	√	√	=
7		√	√	√	√	√	=
8		√	√	√	√	√	=
9		√	√	√	√	√	=
10		√	√	√	√	√	=
11		√	√	√	√	√	=
12		√	√	√	√	√	=
<del>13</del>		√	√	√	√	√	
<del>14</del>		√	√	√	√	√	
15		√	√	√	√	√	=
16		√	√	√	√	√	=
17		√	√	√	√	√	=
18		√	√	√	√	√	=
19		√	√	√	√	√	=
20		√	√	√	√	√	=
21		√	√	√	√	√	=
22		√	√	√	√	√	=
23		√	√	√	√	√	=
<del>24</del>		√	√	√	√	√	
25							
26							
27							
28							
29							
30							
31							
32							
33							
34							
35							
36							
37							
38							
39							
40							
41							
42							
43							
44							
45							
46							
47							
48							
49							
50							

Claim	Date					
	Final	Original				
51						
52						
53						
54						
55						
56						
57						
58						
59						
60						
61						
62						
63						
64						
65						
66						
67						
68						
69						
70						
71						
72						
73						
74						
75						
76						
77						
78						
79						
80						
81						
82						
83						
84						
85						
86						
87						
88						
89						
90						
91						
92						
93						
94						
95						
96						
97						
98						
99						
100						

Claim	Date					
	Final	Original				
101						
102						
103						
104						
105						
106						
107						
108						
109						
110						
111						
112						
113						
114						
115						
116						
117						
118						
119						
120						
121						
122						
123						
124						
125						
126						
127						
128						
129						
130						
131						
132						
133						
134						
135						
136						
137						
138						
139						
140						
141						
142						
143						
144						
145						
146						
147						
148						
149						
150						



UNITED STATES PATENT AND TRADEMARK OFFICE


UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
 www.uspto.gov


\*BIBDATASHEET\*

CONFIRMATION NO. 5929

Bib Data Sheet

<b>SERIAL NUMBER</b> 10/869,200	<b>FILING OR 371(c) DATE</b> 06/16/2004 <b>RULE</b>	<b>CLASS</b> 711	<b>GROUP ART UNIT</b> 2186	<b>ATTORNEY DOCKET NO.</b> SRC028	
<b>APPLICANTS</b> Daniel Poznanovic, Colorado Springs, CO; David E. Caliga, Colorado Springs, CO; Jeffrey Hammes, Colorado Springs, CO;					
<b>** CONTINUING DATA *****</b> This appln claims benefit of 60/479,339 06/18/2003 <i>YES</i> <i>SMT 7/24/06</i>					
<b>** FOREIGN APPLICATIONS *****</b> <i>NONE</i>					
<b>IF REQUIRED, FOREIGN FILING LICENSE GRANTED ** 08/04/2004</b>					
Foreign Priority claimed <input type="checkbox"/> yes <input checked="" type="checkbox"/> no		<b>STATE OR COUNTRY</b>	<b>SHEETS DRAWING</b>	<b>TOTAL CLAIMS</b>	<b>INDEPENDENT CLAIMS</b>
35 USC 119 (a-d) conditions <input type="checkbox"/> yes <input checked="" type="checkbox"/> no <input type="checkbox"/> Met after met		CO	12	24	4
Verified and Acknowledged <i>Sharon Chan</i> Allowance Examiner's Signature <i>SK</i> Initials					
<b>ADDRESS</b> 25235					
<b>TITLE</b> System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware					
<b>FILING FEE RECEIVED</b> 928	FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:			<input type="checkbox"/> All Fees <input type="checkbox"/> 1.16 Fees ( Filing ) <input type="checkbox"/> 1.17 Fees ( Processing Ext. of time ) <input type="checkbox"/> 1.18 Fees ( Issue ) <input type="checkbox"/> Other _____ <input type="checkbox"/> Credit	

<b>Issue Classification</b> 	<b>Application/Control No.</b> 10/869,200	<b>Applicant(s)/Patent under Reexamination</b> POZNANOVIC ET AL.
	<b>Examiner</b> Shane M. Thomas	<b>Art Unit</b> 2186

ISSUE CLASSIFICATION														
ORIGINAL					INTERNATIONAL CLASSIFICATION									
CLASS		SUBCLASS			CLAIMED			NON-CLAIMED						
711		170			G	06	F	12	/00	/				
CROSS REFERENCES										/				
CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)									/				
711	154									/				
										/				
										/				
										/				
										/				
										/				
Shane M. Thomas 7/24/06 (Assistant Examiner) (Date)					<b>GARY PORTKA</b> <b>PRIMARY EXAMINER</b>  9/19/06 (Primary Examiner) (Date)					<b>Total Claims Allowed: 19</b>				
(Legal Instruments Examiner) (Date)					O.G. Print Claim(s) 1					O.G. Print Fig. 4				

<input type="checkbox"/> Claims renumbered in the same order as presented by applicant		<input type="checkbox"/> CPA		<input type="checkbox"/> T.D.		<input type="checkbox"/> R.1.47							
Final	Original	Final	Original	Final	Original	Final	Original						
1	1		31		61		91		121		151		181
	2		32		62		92		122		152		182
	3		33		63		93		123		153		183
2	4		34		64		94		124		154		184
3	5		35		65		95		125		155		185
4	6		36		66		96		126		156		186
5	7		37		67		97		127		157		187
6	8		38		68		98		128		158		188
7	9		39		69		99		129		159		189
8	10		40		70		100		130		160		190
9	11		41		71		101		131		161		191
10	12		42		72		102		132		162		192
	13		43		73		103		133		163		193
	14		44		74		104		134		164		194
11	15		45		75		105		135		165		195
12	16		46		76		106		136		166		196
13	17		47		77		107		137		167		197
14	18		48		78		108		138		168		198
15	19		49		79		109		139		169		199
16	20		50		80		110		140		170		200
17	21		51		81		111		141		171		201
18	22		52		82		112		142		172		202
19	23		53		83		113		143		173		203
	24		54		84		114		144		174		204
	25		55		85		115		145		175		205
	26		56		86		116		146		176		206
	27		57		87		117		147		177		207
	28		58		88		118		148		178		208
	29		59		89		119		149		179		209
	30		60		90		120		150		180		210



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> ( Not for submission under 37 CFR 1.99)	Application Number	10869200
	Filing Date	2004-06-16
	First Named Inventor	Daniel Poznanovic et al.
	Art Unit	2186
	Examiner Name	Thomas, Shane M.
	Attorney Docket Number	SRC028

U.S.PATENTS							Remove	
Examiner Initial*	Cite No	Patent Number	Kind Code <sup>1</sup>	Issue Date	Name of Patentee or Applicant of cited Document	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear		
	1	6076152		2000-06-13	Huppenthal et al.			
	2	6247110		2001-06-12	Huppenthal et al.			
	3	6356963		2002-03-12	Parks			
	4	6594736		2003-06-15	Parks			
If you wish to add additional U.S. Patent citation information please click the Add button.							Add	
U.S.PATENT APPLICATION PUBLICATIONS							Remove	
Examiner Initial*	Cite No	Publication Number	Kind Code <sup>1</sup>	Publication Date	Name of Patentee or Applicant of cited Document	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear		
	1							
If you wish to add additional U.S. Published Application citation information please click the Add button.							Add	
FOREIGN PATENT DOCUMENTS							Remove	
Examiner Initial*	Cite No	Foreign Document Number <sup>3</sup>	Country Code <sup>2</sup> j	Kind Code <sup>4</sup>	Publication Date	Name of Patentee or Applicant of cited Document	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear	T <sup>5</sup>

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> ( Not for submission under 37 CFR 1.99)	Application Number	10869200
	Filing Date	2004-06-16
	First Named Inventor	Daniel Poznanovic et al.
	Art Unit	2186
	Examiner Name	Thomas, Shane M.
	Attorney Docket Number	SRC028

	1							<input type="checkbox"/>
--	---	--	--	--	--	--	--	--------------------------

If you wish to add additional Foreign Patent Document citation information please click the Add button

**NON-PATENT LITERATURE DOCUMENTS**

Examiner Initials*	Cite No	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>5</sup>
	1		<input type="checkbox"/>

If you wish to add additional non-patent literature document citation information please click the Add button

**EXAMINER SIGNATURE**

Examiner Signature		Date Considered	
--------------------	--	-----------------	--

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> See Kind Codes of USPTO Patent Documents at [www.USPTO.GOV](http://www.USPTO.GOV) or MPEP 901.04. <sup>2</sup> Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>3</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>4</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. <sup>5</sup> Applicant is to place a check mark here if English language translation is attached.

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> ( Not for submission under 37 CFR 1.99)	Application Number	10869200
	Filing Date	2004-06-16
	First Named Inventor	Daniel Poznanovic et al.
	Art Unit	2186
	Examiner Name	Thomas, Shane M.
	Attorney Docket Number	SRC028

**CERTIFICATION STATEMENT**

Please see 37 CFR 1.97 and 1.98 to make the appropriate selection(s):

That each item of information contained in the information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(1).

**OR**

That no item of information contained in the information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing the certification after making reasonable inquiry, no item of information contained in the information disclosure statement was known to any individual designated in 37 CFR 1.56(c) more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(2).

- See attached certification statement.
- Fee set forth in 37 CFR 1.17 (p) has been submitted herewith.
- None

**SIGNATURE**

A signature of the applicant or representative is required in accordance with CFR 1.33, 10.18. Please see CFR 1.4(d) for the form of the signature.

Signature	/william j. kubida/	Date (YYYY-MM-DD)	2006-10-05
Name/Print	William J. Kubida	Registration Number	29664

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1 hour to complete, including gathering, preparing and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

## Privacy Act Statement

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether the Freedom of Information Act requires disclosure of these records.
2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspections or an issued patent.
9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200	Art Unit: 2186
Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes	Confirmation No.: 5929
Filed: June 16, 2004	Customer No.: <b>25235</b>
Examiner: THOMAS, Shane M.	
Attorney Docket No. SRC028	
For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	

INFORMATION DISCLOSURE STATEMENT  
UNDER 37 C.F.R. § 1.97

MAIL STOP ISSUE FEE  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.97(i), please place the attached Form PTO/SB/08A of the listed patents and non-patent publications in the above-referenced file. In submitting these references, no representation is made or implied that the references are or are not material to the examination of this application.

A Notice of Allowance was mailed in this case on July 26, 2006. The Issue Fee is due October 26, 2006, but has not yet been paid.

This Information Disclosure Statement is filed with no request for consideration of these references. Accordingly, no fee is believed due. However, any fee associated herewith may be charged to Deposit Account No. 50-1123.

05/07/06  
Date

Respectfully submitted,  
  
William J. Kubida, Reg. No. 29,664  
HOGAN & HARTSON LLP  
One Tabor Center  
1200 17th Street, Suite 1500  
Denver, Colorado 80202  
(719) 448-5909 Tel  
(303) 899-7333 Fax

## Electronic Acknowledgement Receipt

<b>EFS ID:</b>	1241254
<b>Application Number:</b>	10869200
<b>Confirmation Number:</b>	5929
<b>Title of Invention:</b>	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE
<b>First Named Inventor:</b>	Daniel Poznanovic
<b>Customer Number:</b>	25235
<b>Filer:</b>	William J. Kubida/Julie Lange
<b>Filer Authorized By:</b>	William J. Kubida
<b>Attorney Docket Number:</b>	SRC028
<b>Receipt Date:</b>	06-OCT-2006
<b>Filing Date:</b>	16-JUN-2004
<b>Time Stamp:</b>	17:50:02
<b>Application Type:</b>	Utility
<b>International Application Number:</b>	

### Payment information:

Submitted with Payment	no
------------------------	----

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part	Pages
1	Information Disclosure Statement (IDS) Filed	SRC028IDSform.pdf	720846	no	4

<b>Warnings:</b>					
<b>Information:</b>					
2	Transmittal letter	DOC200.PDF	10564	no	1
<b>Warnings:</b>					
<b>Information:</b>					
<b>Total Files Size (in bytes):</b>			731410		
<p>This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.</p> <p><b><u>New Applications Under 35 U.S.C. 111</u></b>  If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.</p> <p><b><u>National Stage of an International Application under 35 U.S.C. 371</u></b>  If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.</p>					

**PART B - FEE(S) TRANSMITTAL**

Complete and send this form, together with applicable fee(s), to: **Mail** **Mail Stop ISSUE FEE**  
**Commissioner for Patents**  
**P.O. Box 1450**  
**Alexandria, Virginia 22313-1450**  
 or **Fax** **(571)-273-2885**

**INSTRUCTIONS:** This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address)

25235 7590 07/26/2006  
**HOGAN & HARTSON LLP**  
**ONE TABOR CENTER, SUITE 1500**  
**1200 SEVENTEENTH ST**  
**DENVER, CO 80202**

Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission.

**via EFS-Web**

**Certificate of Mailing or Transmission**

I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (571) 273-2885, on the date indicated below.

<b>Julie Lange</b>	(Depositor's name)
	(Signature)
<b>18 October 2006</b>	(Date)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929

TITLE OF INVENTION: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	\$0	\$1700	10/26/2006

EXAMINER	ART UNIT	CLASS-SUBCLASS
THOMAS, SHANE M	2186	711-137000

1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363).  
 Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached.  
 "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. **Use of a Customer Number is required.**

2. For printing on the patent front page, list  
 (1) the names of up to 3 registered patent attorneys or agents OR, alternatively,  
 (2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed.  
William J. Kubida  
Michael C. Martensen  
Hogan & Hartson LLP

3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type)  
 PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. If an assignee is identified below, the document has been filed for recordation as set forth in 37 CFR 3.11. Completion of this form is NOT a substitute for filing an assignment.  
 (A) NAME OF ASSIGNEE **SRC Computers, Inc.**  
 (B) RESIDENCE: (CITY and STATE OR COUNTRY) **Colorado Springs, Colorado**

Please check the appropriate assignee category or categories (will not be printed on the patent):  Individual  Corporation or other private group entity  Government

4a. The following fee(s) are submitted:  
 Issue Fee  
 Publication Fee (No small entity discount permitted)  
 Advance Order - # of Copies \_\_\_\_\_

4b. Payment of Fee(s): (Please first reapply any previously paid issue fee shown above)  
 A check is enclosed.  
 Payment by credit card. Form PTO-2038 is attached.  
 The Director is hereby authorized to charge the required fee(s), any deficiency, or credit any overpayment, to Deposit Account Number 50-1125 (enclose an extra copy of this form).

5. Change in Entity Status (from status indicated above)  
 a. Applicant claims SMALL ENTITY status. See 37 CFR 1.27.  b. Applicant is no longer claiming SMALL ENTITY status. See 37 CFR 1.27(g)(2).

NOTE: The Issue Fee and Publication Fee (if required) will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignee or other party in interest as shown by the records of the United States Patent and Trademark Office.

Authorized Signature  Date 18 October 2006  
 Typed or printed name William J. Kubida Registration No. 29,664

This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.



## Electronic Patent Application Fee Transmittal

<b>Application Number:</b>	10869200			
<b>Filing Date:</b>	16-Jun-2004			
<b>Title of Invention:</b>	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE			
First Named Inventor/Applicant Name:	Daniel Poznanovic			
<b>Filer:</b>	William J. Kubida/Julie Lange			
<b>Attorney Docket Number:</b>	SRC028			
Filed as Large Entity				
<b>Utility Filing Fees</b>				
<b>Description</b>	<b>Fee Code</b>	<b>Quantity</b>	<b>Amount</b>	<b>Sub-Total in USD(\$)</b>
<b>Basic Filing:</b>				
<b>Pages:</b>				
<b>Claims:</b>				
<b>Miscellaneous-Filing:</b>				
<b>Petition:</b>				
<b>Patent-Appeals-and-Interference:</b>				
Post-Allowance-and-Post-Issuance:				
Utility Appl issue fee	1501	1	1400	1400
Publ. Fee- early, voluntary, or normal	1504	1	300	300

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Extension-of-Time:				
Miscellaneous:				
<b>Total in USD (\$)</b>				<b>1700</b>

## Electronic Acknowledgement Receipt

<b>EFS ID:</b>	1260781
<b>Application Number:</b>	10869200
<b>International Application Number:</b>	
<b>Confirmation Number:</b>	5929
<b>Title of Invention:</b>	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE
<b>First Named Inventor/Applicant Name:</b>	Daniel Poznanovic
<b>Customer Number:</b>	25235
<b>Filer:</b>	William J. Kubida/Julie Lange
<b>Filer Authorized By:</b>	William J. Kubida
<b>Attorney Docket Number:</b>	SRC028
<b>Receipt Date:</b>	18-OCT-2006
<b>Filing Date:</b>	16-JUN-2004
<b>Time Stamp:</b>	17:29:10
<b>Application Type:</b>	Utility

### Payment information:

Submitted with Payment	yes
Payment was successfully received in RAM	\$ 1700
RAM confirmation Number	475
Deposit Account	501123
The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows: Charge any Additional Fees required under 37 C.F.R. Section 1.16 and 1.17	

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part /.zip	Pages (if appl.)
1	Issue Fee Payment Recorded	DOC270.PDF	163656	no	1
<b>Warnings:</b>					
<b>Information:</b>					
2	Fee Worksheet (PTO-875)	fee-info.pdf	8362	no	2
<b>Warnings:</b>					
<b>Information:</b>					
<b>Total Files Size (in bytes):</b>			172018		
<p><b>This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.</b></p> <p><b><u>New Applications Under 35 U.S.C. 111</u></b>  If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.</p> <p><b><u>National Stage of an International Application under 35 U.S.C. 371</u></b>  If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.</p>					



UNITED STATES PATENT AND TRADEMARK OFFICE

*Handwritten initials*

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929

25235 7590 10/19/2006  
HOGAN & HARTSON LLP  
ONE TABOR CENTER, SUITE 1500  
1200 SEVENTEENTH ST  
DENVER, CO 80202

EXAMINER

THOMAS, SHANE M

ART UNIT PAPER NUMBER

2186

DATE MAILED: 10/19/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

**Supplemental  
Notice of Allowability**

Application No.	Applicant(s)	
10/869,200	POZNANOVIC ET AL.	
Examiner	Art Unit	
Shane M. Thomas	2186	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address--

All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. **THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS.** This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.

1.  This communication is responsive to IDS filed 10/6/2006, after Notice of Allowance.
2.  The allowed claim(s) is/are 1,4-12 and 15-23 (renumbered 1-19).
3.  Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
  - a)  All b)  Some\* c)  None of the:
    1.  Certified copies of the priority documents have been received.
    2.  Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
    3.  Copies of the certified copies of the priority documents have been received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

\* Certified copies not received: \_\_\_\_\_.

Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application.  
**THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.**

4.  A SUBSTITUTE OATH OR DECLARATION must be submitted. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL PATENT APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient.
5.  CORRECTED DRAWINGS ( as "replacement sheets") must be submitted.
  - (a)  including changes required by the Notice of Draftsperson's Patent Drawing Review ( PTO-948) attached
    - 1)  hereto or 2)  to Paper No./Mail Date \_\_\_\_\_.
  - (b)  including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date \_\_\_\_\_.

Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of each sheet. Replacement sheet(s) should be labeled as such in the header according to 37 CFR 1.121(d).
6.  DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.

**Attachment(s)**

- |  |  |
|--|--|
| 1. <input type="checkbox"/> Notice of References Cited (PTO-892)   | 5. <input type="checkbox"/> Notice of Informal Patent Application                      |
| 2. <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | 6. <input type="checkbox"/> Interview Summary (PTO-413),<br>Paper No./Mail Date _____. |
| 3. <input checked="" type="checkbox"/> Information Disclosure Statements (PTO/SB/08),<br>Paper No./Mail Date <u>10/06/2006</u> | 7. <input type="checkbox"/> Examiner's Amendment/Comment                               |
| 4. <input type="checkbox"/> Examiner's Comment Regarding Requirement for Deposit<br>of Biological Material                     | 8. <input type="checkbox"/> Examiner's Statement of Reasons for Allowance              |
|  | 9. <input type="checkbox"/> Other _____.   |

  
**PIERRE BATAILLE**  
**PRIMARY EXAMINER** 10/12/06

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> ( Not for submission under 37 CFR 1.99)	Application Number	10869200
	Filing Date	2004-06-16
	First Named Inventor	Daniel Poznanovic et al.
	Art Unit	2186
	Examiner Name	Thomas, Shane M.
	Attorney Docket Number	SRC028

U.S. PATENTS							Remove	
Examiner Initial*	Cite No	Patent Number	Kind Code <sup>1</sup>	Issue Date	Name of Patentee or Applicant of cited Document	Pages, Columns, Lines where Relevant Passages or Relevant Figures Appear		
<i>SMT</i>	1	6076152		2000-06-13	Huppenthal et al.			
<i>SMT</i>	2	6247110		2001-06-12	Huppenthal et al.			
	<del>3</del>	<del>6356963</del>		<del>2002-03-12</del>	<del>Parks</del>			
<i>SMT</i>	4	6594736		2003-06-15	Parks			
If you wish to add additional U.S. Patent citation information please click the Add button.							Add	
U.S. PATENT APPLICATION PUBLICATIONS							Remove	
Examiner Initial*	Cite No	Publication Number	Kind Code <sup>1</sup>	Publication Date	Name of Patentee or Applicant of cited Document	Pages, Columns, Lines where Relevant Passages or Relevant Figures Appear		
	1							
If you wish to add additional U.S. Published Application citation information please click the Add button.							Add	
FOREIGN PATENT DOCUMENTS							Remove	
Examiner Initial*	Cite No	Foreign Document Number <sup>3</sup>	Country Code <sup>2</sup> j	Kind Code <sup>4</sup>	Publication Date	Name of Patentee or Applicant of cited Document	Pages, Columns, Lines where Relevant Passages or Relevant Figures Appear	T <sup>5</sup>

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> ( Not for submission under 37 CFR 1.99)	Application Number	10869200
	Filing Date	2004-06-16
	First Named Inventor	Daniel Poznanovic et al.
	Art Unit	2186
	Examiner Name	Thomas, Shane M.
	Attorney Docket Number	SRC028

	1							<input type="checkbox"/>
--	---	--	--	--	--	--	--	--------------------------

If you wish to add additional Foreign Patent Document citation information please click the Add button

**NON-PATENT LITERATURE DOCUMENTS**

Examiner Initials*	Cite No	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>5</sup>
	1		<input type="checkbox"/>

If you wish to add additional non-patent literature document citation information please click the Add button

**EXAMINER SIGNATURE**

Examiner Signature  Date Considered 10/12/06

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> See Kind Codes of USPTO Patent Documents at [www.USPTO.GOV](http://www.USPTO.GOV) or MPEP 901.04. <sup>2</sup> Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>3</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>4</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. <sup>5</sup> Applicant is to place a check mark here if English language translation is attached.





UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

Table with 5 columns: APPLICATION NO., ISSUE DATE, PATENT NO., ATTORNEY DOCKET NO., CONFIRMATION NO.
Row 1: 10/869,200, 12/12/2006, 7149867, SRC028, 5929

25235 7590 11/22/2006
HOGAN & HARTSON LLP
ONE TABOR CENTER, SUITE 1500
1200 SEVENTEENTH ST
DENVER, CO 80202

ISSUE NOTIFICATION

The projected patent number and issue date are specified above.

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)
(application filed on or after May 29, 2000)

The Patent Term Adjustment is 0 day(s). Any patent to issue from the above-identified application will include an indication of the adjustment on the front page.

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (571)-272-4200.

APPLICANT(s) (Please see PAIR WEB site http://pair.uspto.gov for additional applicants):

- Daniel Poznanovic, Colorado Springs, CO;
David E. Caliga, Colorado Springs, CO;
Jeffrey Hammes, Colorado Springs, CO;

**UNITED STATES PATENT AND TRADEMARK OFFICE  
CERTIFICATE OF CORRECTION**Page   1   of   1  

PATENT NO: 7,149,867

APPLICATION NO.: 10/869,200

ISSUE DATE: Dec. 12, 2006

INVENTOR(S): Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 12, line 43, insert "first" after "coupled to the"

Column 12, line 57, insert "second" after "between the"

Column 13, line 6, "a" should be --the--

Column 14, line 4, the second occurrence of "the" should be --a--

**Mailing Address of Sender:**

William J. Kubida  
Hogan & Hartson LLP  
One Tabor Center  
1200 17<sup>th</sup> Street, Suite 1500  
Denver, CO 80202

Send to: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

## Electronic Acknowledgement Receipt

<b>EFS ID:</b>	1601087
<b>Application Number:</b>	10869200
<b>International Application Number:</b>	
<b>Confirmation Number:</b>	5929
<b>Title of Invention:</b>	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE
<b>First Named Inventor/Applicant Name:</b>	Daniel Poznanovic
<b>Customer Number:</b>	25235
<b>Filer:</b>	William J. Kubida/Julie Lange
<b>Filer Authorized By:</b>	William J. Kubida
<b>Attorney Docket Number:</b>	SRC028
<b>Receipt Date:</b>	16-MAR-2007
<b>Filing Date:</b>	16-JUN-2004
<b>Time Stamp:</b>	21:01:40
<b>Application Type:</b>	Utility

### Payment information:

Submitted with Payment	no
------------------------	----

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part /.zip	Pages (if appl.)
1		DOC001.PDF	24153	yes	3

Multipart Description/PDF files in .zip description		
Document Description	Start	End
Miscellaneous Incoming Letter	1	2
Request for Certificate of Correction	3	3
<b>Warnings:</b>		
<b>Information:</b>		
<b>Total Files Size (in bytes):</b>		24153
<p>This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.</p> <p><b><u>New Applications Under 35 U.S.C. 111</u></b>  If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.</p> <p><b><u>National Stage of an International Application under 35 U.S.C. 371</u></b>  If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.</p> <p><b><u>New International Application Filed with the USPTO as a Receiving Office</u></b>  If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.</p>		

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Name of Patentee:

Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes

Patent No.: 7,149,867

Issued: Dec. 12, 2006

Title: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND  
UTILIZATION OF MEMORY BANDWIDTH IN  
RECONFIGURABLE HARDWARE

**ATTENTION: Certificate of Corrections Branch**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

**REQUEST FOR CERTIFICATE OF CORRECTION OF PATENT FOR  
PTO Mistake (37 C.F.R. 1.322(a))**

DEAR SIR:

An error appears in this patent. The error is a formatting mistake by the PTO. The error occurred in good faith. Correction thereof does not involve such changes in the patent as would constitute new matter or would require reexamination.

Attached hereto in duplicate is form PTO-1050, with at least one copy being suitable for printing.

Please send the certificate to:

William J. Kubida  
Hogan & Hartson LLP  
One Tabor Center  
1200 17th Street, Suite 1500  
Denver, CO 80202

Although no fee is believed due, any fee deficiency associated with this transmittal may be charged to Deposit Account 50-1123.

Respectfully submitted,

Date: 16 March 2007

BY:



William J. Kubida, Reg. No. 29,664  
Hogan & Hartson LLP  
One Tabor Center  
1200 17<sup>th</sup> Street, Suite 1500  
Denver, Colorado 80202  
(719) 448-5909 Tel  
(303) 899-7333 Fax

UNITED STATES PATENT AND TRADEMARK OFFICE  
**CERTIFICATE OF CORRECTION**

PATENT NO. : 7,149,867 B2  
APPLICATION NO. : 10/869200  
DATED : December 12, 2006  
INVENTOR(S) : Daniel Poznanovic, David E. Caliga and Jeffrey Hammes

Page 1 of 1

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 12, line 43, insert --first-- after "coupled to the"


Column 12, line 57, insert --second-- after "between the"

Column 13, line 6, "a" should be --the--

Column 14, line 4, the second occurrence of "the" should be --a--.

Signed and Sealed this

Twenty-fourth Day of April, 2007



JON W. DUDAS  
*Director of the United States Patent and Trademark Office*

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200 Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes Filed: June 16, 2004 Attorney Docket No. SRC028 For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	Art Unit: 2186 Confirmation No.: 5929 Examiner: THOMAS, Shane M. Customer No.: <b>25235</b>
---	--

INFORMATION DISCLOSURE STATEMENT  
UNDER 37 C.F.R. § 1.97

MAIL STOP AMENDMENT  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.97(i), please place the attached Form 1449 and the enclosed copy of the listed non-patent reference in the above-referenced file. In submitting these references, no representation is made or implied that the references are or are not material.

This Information Disclosure Statement is filed with no request for consideration of this reference. Accordingly, no fee is believed due. However, any fee associated herewith may be charged to Deposit Account No. 50-1223.

  
Date

Respectfully submitted,

  
William J. Kubida, Reg. No. 29,664  
HOGAN & HARTSON LLP  
One Tabor Center  
1200 17th Street, Suite 1500  
Denver, Colorado 80202  
(719) 448-5909 Tel  
(303) 899-7333 Fax



Doc code :IDS

Doc description: Information Disclosure Statement (IDS) Filed

PTO/SB/08a (08-08)

Approved for use through 08/31/2008. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> ( Not for submission under 37 CFR 1.99)	Application Number	10869200
	Filing Date	2004-06-16
	First Named Inventor	Daniel Poznanovic et al.
	Art Unit	2186
	Examiner Name	Thomas, Shane M.
	Attorney Docket Number	SRC028

U.S.PATENTS						
Examiner Initial*	Cite No	Patent Number	Kind Code <sup>1</sup>	Issue Date	Name of Patentee or Applicant of cited Document	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear
	1	5941981		1999-08-24	Tran Thang M.	Abstract, fig. 1; col. 2, line 31 - 59; col. 3, line 6 - 18; col. 4, line 10 - 24.

If you wish to add additional U.S. Patent citation information please click the Add button.

U.S.PATENT APPLICATION PUBLICATIONS						
Examiner Initial*	Cite No	Publication Number	Kind Code <sup>1</sup>	Publication Date	Name of Patentee or Applicant of cited Document	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear
	1					

If you wish to add additional U.S. Published Application citation information please click the Add button.

FOREIGN PATENT DOCUMENTS								
Examiner Initial*	Cite No	Foreign Document Number <sup>3</sup>	Country Code <sup>2</sup> j	Kind Code <sup>4</sup>	Publication Date	Name of Patentee or Applicant of cited Document	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear	T <sup>5</sup>
	1							<input type="checkbox"/>

If you wish to add additional Foreign Patent Document citation information please click the Add button

NON-PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>5</sup>

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> ( Not for submission under 37 CFR 1.99)	Application Number	10869200
	Filing Date	2004-06-16
	First Named Inventor	Daniel Poznanovic et al.
	Art Unit	2186
	Examiner Name	Thomas, Shane M.
	Attorney Docket Number	SRC028

1	HAUCK S. ED, Association for Computing Machinery: "Configuration Prefetch for Single Context Reconfigurable Coprocessors", ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA '98, Monterey, CA, New York, NY, ACM, US, vol. 6th Conf., XP000883989, ISBN: 978-0-89791-978-4, Feb. 22-24, 1998, the whole document.	<input type="checkbox"/>
---	--	--------------------------

If you wish to add additional non-patent literature document citation information please click the Add button

**EXAMINER SIGNATURE**

Examiner Signature	Date Considered
--------------------	-----------------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> See Kind Codes of USPTO Patent Documents at [www.USPTO.GOV](http://www.USPTO.GOV) or MPEP 901.04. <sup>2</sup> Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>3</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>4</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. <sup>5</sup> Applicant is to place a check mark here if English language translation is attached.

**INFORMATION DISCLOSURE  
STATEMENT BY APPLICANT**  
( Not for submission under 37 CFR 1.99)

Application Number	10869200
Filing Date	2004-06-16
First Named Inventor	Daniel Poznanovic et al.
Art Unit	2186
Examiner Name	Thomas, Shane M.
Attorney Docket Number	SRC028

**CERTIFICATION STATEMENT**

Please see 37 CFR 1.97 and 1.98 to make the appropriate selection(s):

That each item of information contained in the information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(1).


**OR**

That no item of information contained in the information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing the certification after making reasonable inquiry, no item of information contained in the information disclosure statement was known to any individual designated in 37 CFR 1.56(c) more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(2).

- See attached certification statement.
- Fee set forth in 37 CFR 1.17 (p) has been submitted herewith.
- None

**SIGNATURE**

A signature of the applicant or representative is required in accordance with CFR 1.33, 10.18. Please see CFR 1.4(d) for the form of the signature.

Signature		Date (YYYY-MM-DD)	2008-08-13
Name/Print	WILLIAM J. KUSINA	Registration Number	29,664

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1 hour to complete, including gathering, preparing and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

## Electronic Acknowledgement Receipt

<b>EFS ID:</b>	3806167
<b>Application Number:</b>	10869200
<b>International Application Number:</b>	
<b>Confirmation Number:</b>	5929
<b>Title of Invention:</b>	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE
<b>First Named Inventor/Applicant Name:</b>	Daniel Poznanovic
<b>Customer Number:</b>	25235
<b>Filer:</b>	William J. Kubida/Julie Lange
<b>Filer Authorized By:</b>	William J. Kubida
<b>Attorney Docket Number:</b>	SRC028
<b>Receipt Date:</b>	19-AUG-2008
<b>Filing Date:</b>	16-JUN-2004
<b>Time Stamp:</b>	17:39:18
<b>Application Type:</b>	Utility under 35 USC 111(a)

### Payment information:

Submitted with Payment	no
------------------------	----

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1		DOC054.PDF	60647 <small>9ad95e65d8c889ad17b6a787bb23c023e542d777</small>	yes	4

Multipart Description/PDF files in .zip description					
Document Description			Start	End	
Information Disclosure Statement Letter			1	1	
Information Disclosure Statement (IDS) Filed (SB/08)			2	4	
<b>Warnings:</b>					
<b>Information:</b>					
2	Foreign Reference	DOC052.PDF	52578	no	4
			483c68d61cdf9d33c70d3647c09b2e80a5c1d15d		
<b>Warnings:</b>					
<b>Information:</b>					
3	NPL Documents	DOC055.PDF	233575	no	10
			f36a0ebb84e8d70d3ca57a5115fcbde50f58ee04		
<b>Warnings:</b>					
<b>Information:</b>					
<b>Total Files Size (in bytes):</b>			346800		
<p>This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.</p> <p><b><u>New Applications Under 35 U.S.C. 111</u></b>  If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.</p> <p><b><u>National Stage of an International Application under 35 U.S.C. 371</u></b>  If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.</p> <p><b><u>New International Application Filed with the USPTO as a Receiving Office</u></b>  If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.</p>					

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200 Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes Filed: June 16, 2004 Attorney Docket No. SRC028 For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	Art Unit: 2186 Confirmation No.: 5929 Examiner: THOMAS, Shane M. Customer No.: <b>25235</b>
---	--

INFORMATION DISCLOSURE STATEMENT  
UNDER 37 C.F.R. § 1.97

MAIL STOP AMENDMENT  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.97(i), please place the attached Form 1449 and the enclosed copy of the listed non-patent reference in the above-referenced file. In submitting these references, no representation is made or implied that the references are or are not material.

This Information Disclosure Statement is filed with no request for consideration of this reference. Accordingly, no fee is believed due. However, any fee associated herewith may be charged to Deposit Account No. 50-1223.

Respectfully submitted,

3 Sept 6 2009  
Date

  
Michael C. Martensen, Reg. No. 46,901  
HOGAN & HARTSON LLP  
One Tabor Center  
1200 17th Street, Suite 1500  
Denver, Colorado 80202  
(719) 448-5910 Tel  
(303) 899-7333 Fax

Doc code: IDS

Doc description: Information Disclosure Statement (IDS) Filed

PTO/SB/08a (07-09)

Approved for use through 07/31/2012. OMB 0651-0031  
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> ( Not for submission under 37 CFR 1.99)	Application Number	10869200
	Filing Date	2004-06-16
	First Named Inventor	Daniel Poznanovic
	Art Unit	2186
	Examiner Name	Thomas, Shane M
	Attorney Docket Number	SRC028

U.S.PATENTS						
Examiner Initial*	Cite No	Patent Number	Kind Code <sup>1</sup>	Issue Date	Name of Patentee or Applicant of cited Document	Pages, Columns, Lines where Relevant Passages or Relevant Figures Appear
	1					

If you wish to add additional U.S. Patent citation information please click the Add button.

U.S.PATENT APPLICATION PUBLICATIONS						
Examiner Initial*	Cite No	Publication Number	Kind Code <sup>1</sup>	Publication Date	Name of Patentee or Applicant of cited Document	Pages, Columns, Lines where Relevant Passages or Relevant Figures Appear
	1					

If you wish to add additional U.S. Published Application citation information please click the Add button.

FOREIGN PATENT DOCUMENTS								
Examiner Initial*	Cite No	Foreign Document Number <sup>3</sup>	Country Code <sup>2</sup> j	Kind Code <sup>4</sup>	Publication Date	Name of Patentee or Applicant of cited Document	Pages, Columns, Lines where Relevant Passages or Relevant Figures Appear	T <sup>5</sup>
	1							<input type="checkbox"/>

If you wish to add additional Foreign Patent Document citation information please click the Add button

NON-PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>5</sup>

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> ( Not for submission under 37 CFR 1.99)	Application Number		10869200
	Filing Date		2004-06-16
	First Named Inventor	Daniel Poznanovic	
	Art Unit		2186
	Examiner Name	Thomas, Shane M	
	Attorney Docket Number		SRC028

1	Japanese Office Action for JPN application no. 517452/2006, English translation mailed June 16, 2009, pgs. 24.	<input type="checkbox"/>
2	NAKAZATO Gaku et al., "Architecture and evaluation of OCHANOMIZ-1", Special Interest Group on Information Processing Society of Japan Report, Special Interest Group on Computer Architecture Report, Information Processing Society of Japan, September 20, 1993, IPSJ SIG Notes 93(71), pp. 57-64.	<input type="checkbox"/>

If you wish to add additional non-patent literature document citation information please click the Add button

**EXAMINER SIGNATURE**

Examiner Signature		Date Considered	
--------------------	--	-----------------	--

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> See Kind Codes of USPTO Patent Documents at [www.USPTO.GOV](http://www.USPTO.GOV) or MPEP 901.04. <sup>2</sup> Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>3</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>4</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. <sup>5</sup> Applicant is to place a check mark here if English language translation is attached.



## Electronic Acknowledgement Receipt

<b>EFS ID:</b>	6015127
<b>Application Number:</b>	10869200
<b>International Application Number:</b>	
<b>Confirmation Number:</b>	5929
<b>Title of Invention:</b>	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE
<b>First Named Inventor/Applicant Name:</b>	Daniel Poznanovic
<b>Customer Number:</b>	25235
<b>Filer:</b>	Michael Christian Martensen/Julie Lange
<b>Filer Authorized By:</b>	Michael Christian Martensen
<b>Attorney Docket Number:</b>	SRC028
<b>Receipt Date:</b>	03-SEP-2009
<b>Filing Date:</b>	16-JUN-2004
<b>Time Stamp:</b>	21:43:09
<b>Application Type:</b>	Utility under 35 USC 111(a)

### Payment information:

Submitted with Payment	no
------------------------	----

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1	Information Disclosure Statement (IDS) Filed (SB/08)	DOC020.PDF	96023 <small>6b83ca4ec629510903a40e499d76e14eb48031d3</small>	no	3

### Warnings:

### Information:

This is not an USPTO supplied IDS fillable form					
2	Foreign Reference	DOC021.PDF	801918 <small>5e89790c17d3b3e38524e471f92e07f9ccc5b0</small>	no	24
<b>Warnings:</b>					
<b>Information:</b>					
3	NPL Documents	DOC022.PDF	355915 <small>078d6c5f1e50cbec5b6d5a5130a80a6b56e2848</small>	no	8
<b>Warnings:</b>					
<b>Information:</b>					
<b>Total Files Size (in bytes):</b>					1253856
<p><b>This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.</b></p> <p><b><u>New Applications Under 35 U.S.C. 111</u></b>  <b>If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.</b></p> <p><b><u>National Stage of an International Application under 35 U.S.C. 371</u></b>  <b>If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.</b></p> <p><b><u>New International Application Filed with the USPTO as a Receiving Office</u></b>  <b>If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.</b></p>					

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200 Filed: June 16, 2004 Attorney Docket No. SRC028 For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	Confirmation No.: 5929 Art Unit: 2186 Examiner: Thomas, Shane M. Customer No.: <b>25235</b>
--	--

TRANSMITTAL OF NOTIFICATION OF ENTITLEMENT TO SMALL ENTITY STATUS  
PURSUANT TO 37 C.F.R. § 1.27(c)(2)

MAIL STOP - OFFICE OF PETITIONS  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

By this communication, Applicant hereby notifies the Commissioner of Patents that large entity status is no longer appropriate for the above-identified application, and we assert that Applicant is entitled to small entity status.

A **Certification of Small Entity Status**, signed by Applicant, is attached.

Respectfully submitted,



\_\_\_\_\_  
Peter J. Meza, No. 32,920  
Hogan Lovells US LLP  
2 North Cascade Avenue, Suite 1300  
Colorado Springs, Colorado 80903  
(719) 448-5906 Tel  
(719) 448-5922 Fax

December 17, 2014

## SMALL ENTITY STATUS

The Patent Office allows "Small Entities" to pay lower Patent Office fees. However, improperly claiming small entity status can invalidate your patent. Section A below will help you determine if you or your business qualify as a small entity. Section B includes a certification for small entity status. If after reviewing the following materials you determine that you qualify for small entity status, please complete the certification and return it to us. If we do not receive the signed certification from you, we will not claim small entity status for the application identified below, and you will not qualify for the lower Patent Office fees. If you do complete the certification, we may ask you to confirm your small entity status at various points during the prosecution of the application and the life of the issued patent.

### A. Definition of Small Entity

A small entity means any "person," "small business concern," "nonprofit organization," or a combination of these, that holds the rights in the invention and (a) has not assigned or licensed the rights to another who is not a small entity, and (b) is not obligated to assign or license the rights to another who is not a small entity.

- (1) *Person.* An inventor or other individuals who hold the rights in an invention.
- (2) *Nonprofit organization.* A nonprofit organization is either:
  - (i) A university or institution of higher education in any country;
  - (ii) An organization described in section 501(c)(3), and exempt from taxation under section 501(a) of the Internal Revenue Code;
  - (iii) Any nonprofit scientific or educational organization qualified under a state's nonprofit organization statute; or
  - (iv) Any nonprofit organization located in a foreign country, that would otherwise qualify as a "nonprofit organization" if it were located in the U.S.A.
- (3) *Small business concern.* Any business concern whose number of employees, (part-time and full-time), including affiliates, does not exceed 500 persons.

### B. Certification

Applicant or Patentee: SRC Computers, LLC

Assignee: SRC Computers, LLC


Application No(s). SEE EXHIBIT A

## SRC Computers, LLC

### STATEMENT CONCERNING SMALL ENTITY STATUS

I hereby certify that the owner of the application/patent identified above qualifies for small entity status because the owner has not assigned or licensed the rights in the invention to another who is not a small entity, and is not obligated to assign or license the rights in the invention to another who is not a small entity, and because:

The owner is a small business concern:

Business Name SRC Computers, LLC  
Signor's Name Jon Huppenthal Signature   
Title President and CEO Date 10/19/14  
Business Address 4240 N. Nevada Avenue, Colorado Springs, CO 80907

---

SRC Computers, LLC  
EXHIBIT A

Docket Number	Application Date	Application Number	Grant Date	Patent Number	Title
SRC001	12/17/1997	08/992,763	06/13/2000	6,076,152	MULTIPROCESSOR COMPUTER ARCHITECTURE
SRC001 CON	01/12/2000	09/481,902	06/12/2001	6,247,110	MULTIPROCESSOR COMPUTER ARCHITECTURE
SRC001 CON/DIV	01/05/2001	09/755,744			MULTIPROCESSOR COMPUTER ARCHITECTURE
SRC001 CON2	01/08/2003	10/339,133	11/01/2005	6,961,841	MULTIPROCESSOR COMPUTER ARCHITECTURE
SRC001 CON3	10/20/2004	10/969,635	06/26/2007	7,237,091	MULTIPROCESSOR COMPUTER ARCHITECTURE
SRC002	01/20/1998	09/008,871			SCALABLE SINGLE SYSTEM IMAGE OPERATING
SRC003	02/03/1998	09/018,032	02/15/2000	6,026,459	SYSTEM AND METHOD FOR DYNAMIC PRIORITY
SRC004	06/30/1998	09/108,088	09/25/2001	6,295,598	SPLIT DIRECTORY-BASED CACHE COHERENCY
SRC006	07/25/2000	09/624,788	03/12/2002	6,356,983	SYSTEM AND METHOD PROVIDING CACHE
SRC007	08/15/2000	09/638,365	07/15/2003	6,594,736	SYSTEM AND METHOD FOR SEMAPHORE AND
SRC008	05/03/2000	09/563,561	01/15/2002	6,339,819	MULTIPROCESSOR WITH EACH PROCESSOR
SRC009	11/05/2001	10/008,128	12/28/2004	6,836,823	BANDWIDTH ENHANCEMENT FOR UNCACHED
SRC010	06/22/2001	09/888,276	08/13/2002	6,434,687	SYSTEM AND METHOD FOR ACCELERATING WEB
SRC011	12/05/2001	10/011,835	12/26/2006	7,155,602	INTERFACE FOR INTEGRATING
SRC011 CON	05/31/2005	11/140,718	01/23/2007	7,167,976	AN INTERFACE FOR INTEGRATING
SRC011 PRO	04/30/2001	60/286,979			DELIVERING ACCELERATION: THE POTENTIAL
SRC012	08/17/2001	09/932,330	05/13/2008	7,373,440	SWITCH/NETWORK ADAPTER PORT FOR
SRC012 CIP	01/10/2003	10/340,390	03/27/2007	7,197,575	SWITCH/NETWORK ADAPTER PORT COUPLING A
SRC012 CIP2	08/15/2005	11/203,983	07/21/2009	7,565,461	SWITCH/NETWORK ADAPTER PORT COUPLING A
SRC012 DIV	11/23/2004	10/996,016	09/02/2008	7,421,524	SWITCH/NETWORK ADAPTER PORT FOR
SRC013	10/23/2002	10/278,345	10/17/2006	7,124,211	SYSTEM AND METHOD FOR EXPLICIT
SRC014	05/09/2002	10/142,045			ADAPTIVE PROCESSOR ARCHITECTURE
SRC014 DIV	05/02/2005	11/119,598			ADAPTIVE PROCESSOR ARCHITECTURE
SRC014 DIV/CIP	09/08/2005	11/222,417	07/29/2008	7,406,573	RECONFIGURABLE PROCESSOR ELEMENT
SRC015	10/31/2002	10/285,318	05/29/2007	7,225,324	MULTI-ADAPTIVE PROCESSING SYSTEMS AND
SRC015 CON	04/09/2007	11/733,064	11/17/2009	7,620,800	MULTI-ADAPTIVE PROCESSING SYSTEMS AND
SRC016	10/29/2002	10/282,986	02/21/2006	7,003,593	COMPUTER SYSTEM ARCHITECTURE AND
SRC017	10/31/2002	10/284,994	02/07/2006	6,996,656	SYSTEM AND METHOD FOR PROVIDING AN
SRC017 CON	07/22/2005	11/187,534			SYSTEM AND METHOD FOR PROVIDING AN
SRC018	10/31/2002	10/285,401	09/06/2005	6,941,539	EFFICIENCY OF RECONFIGURABLE HARDWARE
SRC019	10/31/2002	10/285,299	01/03/2006	6,983,456	PROCESS FOR CONVERTING PROGRAMS IN
SRC019 CON	10/04/2005	11/243,498	04/20/2010	7,703,085	PROCESS FOR CONVERTING PROGRAMS IN
SRC020 PRO	10/31/2002	60/422,722			GENERAL PURPOSE RECONFIGURABLE
SRC021	10/31/2002	10/285,399	11/20/2007	7,299,458	SYSTEM AND METHOD FOR CONVERTING
SRC022	10/31/2002	10/285,298	11/08/2005	6,964,029	SYSTEM AND METHOD FOR PARTITIONING
SRC023	10/31/2002	10/285,389	12/26/2006	7,155,708	DEBUGGING AND PERFORMANCE PROFILING
SRC024	01/10/2003	10/340,400			SYSTEM AND METHOD FOR SCALABLE
SRC025	01/14/2003	10/345,082	11/07/2006	7,134,120	MAP COMPILER PIPELINED LOOP STRUCTURE
SRC026					HANDLING OF NON-NUMERIC VARIABLES
SRC027	07/11/2003	10/618,041	09/09/2008	7,424,552	SWITCH/NETWORK ADAPTER PORT
SRC027 CIP	06/16/2004	10/869,199			SWITCH/NETWORK ADAPTER PORT
SRC027 CIP/DIV	08/06/2007	11/834,439	03/16/2010	7,680,968	SWITCH/NETWORK ADAPTER PORT
→ SRC028	06/16/2004	10/869,200	12/12/2006	7,149,867	SYSTEM AND METHOD OF ENHANCING
SRC028 PRO	06/18/2003	60/479,339			BANDWIDTH EFFICIENCY AND UTILIZATION
SRC029	10/17/2005	11/252,341	02/15/2011	7,890,686	DYNAMIC PRIORITY CONFLICT RESOLUTION IN A
SRC030	07/10/2006	11/456,466	11/19/2013	8,589,666	ELIMINATION OF STREAM CONSUMER LOOP

SRC Computers, LLC  
EXHIBIT A

SRC031 PRO	11/05/2010	61/410,676			SNAP INTERFACE USING MEMORY BUFFERS
SRC032 PRO	11/10/2010	61/412,124			COMPUTATIONAL UNIFICATION
SRC033 PRO	12/16/2011	61/576,846			MOBILE DEVICE UTILIZING RECONFIGURABLE
SRC031	11/01/2011	13/286,996			HETEROGENEOUS COMPUTING SYSTEM
SRC032	11/02/2011	13/287,322	04/29/2014	8,713,518	SYSTEM AND METHOD FOR COMPUTATIONAL
SRC033	02/02/2012	13/365,090			MOBILE ELECTRONIC DEVICES UTILIZING
SRC036	05/27/2014	14/288,094			SYSTEM AND METHOD FOR RETAINING DRAM
SRC037	05/22/2014	14/284,616			SYSTEM AND METHOD FOR THERMALLY
SRC035	05/28/2013	13/903,720			MULTI-PROCESSOR COMPUTER ARCHITECTURE
SRC032 CON	03/10/2014	14/203,035			SYSTEM AND METHOD FOR COMPUTATIONAL

---

## Electronic Acknowledgement Receipt

<b>EFS ID:</b>	21130575
<b>Application Number:</b>	10869200
<b>International Application Number:</b>	
<b>Confirmation Number:</b>	5929
<b>Title of Invention:</b>	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE
<b>First Named Inventor/Applicant Name:</b>	Daniel Poznanovic
<b>Customer Number:</b>	25235
<b>Filer:</b>	Peter John Meza/Joyce Medrano-Paywa
<b>Filer Authorized By:</b>	Peter John Meza
<b>Attorney Docket Number:</b>	SRC028
<b>Receipt Date:</b>	06-JAN-2015
<b>Filing Date:</b>	16-JUN-2004
<b>Time Stamp:</b>	14:20:38
<b>Application Type:</b>	Utility under 35 USC 111(a)

### Payment information:

Submitted with Payment	no
------------------------	----

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1	Assertion of entitlement to small entity status	DOC037.pdf	218665 a1abf77f811eb797c152ff6bcb1c067efa822f22	no	5

### Warnings:

### Information:



This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

**New Applications Under 35 U.S.C. 111**

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

**National Stage of an International Application under 35 U.S.C. 371**

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

**New International Application Filed with the USPTO as a Receiving Office**

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

Under the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless it displays a valid OMB control number

<b>PATENT - POWER OF ATTORNEY                  OR                  REVOCATION OF POWER OF ATTORNEY                  WITH A NEW POWER OF ATTORNEY                  AND                  CHANGE OF CORRESPONDENCE ADDRESS</b>	Patent Number	7,149,867
	Issue Date	12-12-2006
	First Named Inventor	Daniel Poznanovic
	Title	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE
	Attorney Docket No.	

I hereby revoke all previous powers of attorney given in the above-identified patent.

A Power of Attorney is submitted herewith.

**OR**

I hereby appoint Practitioner(s) associated with the Customer Number identified in the box at right as my/our attorney(s) or agent(s) with respect to the patent identified above, and to transact all business in the United States Patent and Trademark Office connected therewith: 23452

**OR**

I hereby appoint Practitioner(s) named below as my/our attorney(s) or agent(s) with respect to the patent identified above, and to transact all business in the United States Patent and Trademark Office connected therewith:

Practitioner(s) Name	Registration Number

Please recognize or change the correspondence address for the above-identified patent to:

The address associated with the above-identified Customer Number.

**OR**

The address associated with the Customer Number identified in the box at right:

**OR**

<input type="checkbox"/> Firm or Individual Name			
Address			
City	State	Zip	
Country			
Telephone	Email		

I am the:

Applicant.

**OR**

Patent owner.  
 Statement under 37 CFR 3.73(c) (Form PTO/AIA/96) submitted herewith or filed on \_\_\_\_\_.

SIGNATURE of Applicant or Patent Owner			
Signature	/Todd Rooke/	Date	March 3, 2016
Name	Todd Rooke	Telephone	
Title and Company	CEO, SRC Labs, LLC		

**NOTE:** Signatures of all the applicants or patent owners of the entire interest or their representative(s) are required. If more than one signature is required, submit multiple forms, check the box below, and identify the total number of forms submitted in the blank below.

A total of 1 forms are submitted.

This collection of information is required by 37 CFR 1.31, 1.32, and 1.33. The information is required to obtain or retain a benefit by the public, which is to update (and by the USPTO to process) the file of a patent or reexamination proceeding. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 3 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**  
 If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

## Privacy Act Statement

The **Privacy Act of 1974 (P.L. 93-579)** requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (*i.e.*, GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

**STATEMENT UNDER 37 CFR 3.73(c)**Applicant/Patent Owner: SRC Labs, LLCApplication No./Patent No.: 7,149,867 Filed/Issue Date: 12-12-2006Titled: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARESRC Labs, LLC, a Limited Liability Company

(Name of Assignee)

(Type of Assignee, e.g., corporation, partnership, university, government agency, etc.)

states that, for the patent application/patent identified above, it is (choose **one** of options 1, 2, 3 or 4 below):

1.  The assignee of the entire right, title, and interest.
2.  An assignee of less than the entire right, title, and interest (check applicable box):
- The extent (by percentage) of its ownership interest is \_\_\_\_\_%. Additional Statement(s) by the owners holding the balance of the interest must be submitted to account for 100% of the ownership interest.
- There are unspecified percentages of ownership. The other parties, including inventors, who together own the entire right, title and interest are:

Additional Statement(s) by the owner(s) holding the balance of the interest must be submitted to account for the entire right, title, and interest.

3.  The assignee of an undivided interest in the entirety (a complete assignment from one of the joint inventors was made). The other parties, including inventors, who together own the entire right, title, and interest are:

Additional Statement(s) by the owner(s) holding the balance of the interest must be submitted to account for the entire right, title, and interest.

4.  The recipient, via a court proceeding or the like (e.g., bankruptcy, probate), of an undivided interest in the entirety (a complete transfer of ownership interest was made). The certified document(s) showing the transfer is attached.

The interest identified in option 1, 2 or 3 above (not option 4) is evidenced by either (choose **one** of options A or B below):

- A.  An assignment from the inventor(s) of the patent application/patent identified above. The assignment was recorded in the United States Patent and Trademark Office at Reel 037820, Frame 0147, or for which a copy thereof is attached.

- B.  A chain of title from the inventor(s), of the patent application/patent identified above, to the current assignee as follows:

1. From: \_\_\_\_\_ To: \_\_\_\_\_

The document was recorded in the United States Patent and Trademark Office at

Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached.

2. From: \_\_\_\_\_ To: \_\_\_\_\_

The document was recorded in the United States Patent and Trademark Office at

Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached.

[Page 1 of 2]

This collection of information is required by 37 CFR 3.73(b). The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

*If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.*

**STATEMENT UNDER 37 CFR 3.73(c)**

3. From: \_\_\_\_\_ To: \_\_\_\_\_

The document was recorded in the United States Patent and Trademark Office at  
Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached.

4. From: \_\_\_\_\_ To: \_\_\_\_\_

The document was recorded in the United States Patent and Trademark Office at  
Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached.

5. From: \_\_\_\_\_ To: \_\_\_\_\_

The document was recorded in the United States Patent and Trademark Office at  
Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached.

6. From: \_\_\_\_\_ To: \_\_\_\_\_

The document was recorded in the United States Patent and Trademark Office at  
Reel \_\_\_\_\_, Frame \_\_\_\_\_, or for which a copy thereof is attached.

Additional documents in the chain of title are listed on a supplemental sheet(s).

As required by 37 CFR 3.73(c)(1)(i), the documentary evidence of the chain of title from the original owner to the assignee was, or concurrently is being, submitted for recordation pursuant to 37 CFR 3.11.

[NOTE: A separate copy (i.e., a true copy of the original assignment document(s)) must be submitted to Assignment Division in accordance with 37 CFR Part 3, to record the assignment in the records of the USPTO. See MPEP 302.08]

The undersigned (whose title is supplied below) is authorized to act on behalf of the assignee.

/Todd R. Fronек/

March 3, 2016

Signature

Date

Todd R. Fronек

48516

Printed or Typed Name

Title or Registration Number

## Privacy Act Statement

The **Privacy Act of 1974 (P.L. 93-579)** requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (*i.e.*, GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

## Electronic Acknowledgement Receipt

<b>EFS ID:</b>	25097226
<b>Application Number:</b>	10869200
<b>International Application Number:</b>	
<b>Confirmation Number:</b>	5929
<b>Title of Invention:</b>	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE
<b>First Named Inventor/Applicant Name:</b>	Daniel Poznanovic
<b>Customer Number:</b>	25235
<b>Filer:</b>	Todd Ryan Fronek/Kathryn Becker
<b>Filer Authorized By:</b>	Todd Ryan Fronek
<b>Attorney Docket Number:</b>	SRC028
<b>Receipt Date:</b>	03-MAR-2016
<b>Filing Date:</b>	16-JUN-2004
<b>Time Stamp:</b>	17:37:15
<b>Application Type:</b>	Utility under 35 USC 111(a)

### Payment information:

Submitted with Payment	no
------------------------	----

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1	Power of Attorney	867.pdf	135744 <small>e5e01686913fc660c171a378ebf41bb171be450a</small>	no	2

### Warnings:

### Information:

2	Assignee showing of ownership per 37 CFR 3.73	867_373c.pdf	106717 <small>743ecb081c478fa31aff1b41b4f571874eece84c</small>	no	3
<b>Warnings:</b>					
<b>Information:</b>					
<b>Total Files Size (in bytes):</b>				242461	
<p><b>This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.</b></p> <p><b><u>New Applications Under 35 U.S.C. 111</u></b>  <b>If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.</b></p> <p><b><u>National Stage of an International Application under 35 U.S.C. 371</u></b>  <b>If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.</b></p> <p><b><u>New International Application Filed with the USPTO as a Receiving Office</u></b>  <b>If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.</b></p>					





UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NUMBER	FILING OR 371(C) DATE	FIRST NAMED APPLICANT	ATTY. DOCKET NO./TITLE
10/869,200	06/16/2004	Daniel Poznanovic	

23452  
LARKIN HOFFMAN DALY & LINDGREN, LTD.  
8300 Norman Center Drive  
Suite 1000  
Minneapolis, MN 55437

**CONFIRMATION NO. 5929**  
**POA ACCEPTANCE LETTER**



Date Mailed: 03/08/2016

**NOTICE OF ACCEPTANCE OF POWER OF ATTORNEY**

This is in response to the Power of Attorney filed 03/03/2016.

The Power of Attorney in this application is accepted. Correspondence in this application will be mailed to the above address as provided by 37 CFR 1.33.

Questions about the contents of this notice and the requirements it sets forth should be directed to the Office of Data Management, Application Assistance Unit, at (571) 272-4000 or (571) 272-4200 or 1-888-786-0101.

/rmtturner myles/



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NUMBER	FILING OR 371(C) DATE	FIRST NAMED APPLICANT	ATTY. DOCKET NO./TITLE
10/869,200	06/16/2004	Daniel Poznanovic	

25235  
HOGAN LOVELLS US LLP - Colorado Springs  
TWO NORTH CASCADE AVENUE  
SUITE 1300  
COLORADO SPRINGS, CO 80903

**CONFIRMATION NO. 5929**  
**POWER OF ATTORNEY NOTICE**



Date Mailed: 03/08/2016

**NOTICE REGARDING CHANGE OF POWER OF ATTORNEY**

This is in response to the Power of Attorney filed 03/03/2016.

- The Power of Attorney to you in this application has been revoked by the applicant. Future correspondence will be mailed to the new address of record(37 CFR 1.33).

Questions about the contents of this notice and the requirements it sets forth should be directed to the Office of Data Management, Application Assistance Unit, at (571) 272-4000 or (571) 272-4200 or 1-888-786-0101.

/rmtturner myles/

UNITED STATES PATENT AND TRADEMARK OFFICE

---

BEFORE THE PATENT TRIAL AND APPEAL BOARD

---

AMAZON WEB SERVICES, INC., AMAZON.COM, INC., and  
VADATA, INC.,  
Petitioner,

v.

SAINT REGIS MOHAWK TRIBE,  
Patent Owner.

---

Case IPR2019-00103  
Patent 7,149,867 B2

---

Before KALYAN K. DESHPANDE, JUSTIN T. ARBES,  
and CHRISTA P. ZADO, *Administrative Patent Judges*.

ZADO, *Administrative Patent Judge*.

DECISION  
Denying *Inter Partes* Review  
35 U.S.C. § 314

## I. INTRODUCTION

### A. Overview

Amazon Web Services, Inc., Amazon.com, Inc., and VADATA, Inc. (collectively, “Petitioner”)<sup>1</sup> filed a petition requesting *inter partes* review of claims 1, 3–9, and 11–19 (the “challenged claims”) of U.S. Patent No. 7,149,867 B2 (Ex. 1001, “the ’867 patent”). Paper 1 (“Pet.”). Saint Regis Mohawk Tribe (“Patent Owner”)<sup>2</sup> filed a Preliminary Response. Paper 20 (“Prelim. Resp.”).

35 U.S.C. § 314 provides that an *inter partes* review must not be instituted “unless . . . the information presented in the petition . . . shows that there is a reasonable likelihood that the petitioner would prevail with respect to at least 1 of the claims challenged in the petition.” 35 U.S.C. § 314(a). Upon considering the evidence and arguments presented, we determine the Petition does not demonstrate a reasonable likelihood that Petitioner would prevail with respect to at least one of the challenged claims.

Accordingly, we do not institute an *inter partes* review.

### B. Related Proceeding

The parties advise that the ’867 patent has been subject to, or relates to, the following district court proceeding: *SRC Labs and Saint Regis Mohawk Tribe v. Amazon Web Services, Inc., Amazon.com, Inc., and VADATA, Inc.*, No. 2:18-cv-00317 (W.D. Wash.). Pet. 2; Paper 17, 1.

---

<sup>1</sup> Petitioner identifies only itself as real parties-in-interest to the Petition. Pet. 1–2.

<sup>2</sup> Patent Owner identifies only itself as a real party-in-interest to this proceeding. Paper 17, 1.

*C. The '867 Patent*

The '867 patent, titled "System and Method of Enhancing Efficiency and Utilization of Memory Bandwidth in Reconfigurable Hardware," generally relates to "implementing explicit memory hierarchies in reconfigurable processors that make efficient use of off-board, on-board, on-chip storage and available algorithm locality." Ex. 1001, 1:18–21.

The '867 patent explains that microprocessors "enjoyed annual performance gains averaging about 50% per year," wherein most of the gains were attributable to higher clock processor speeds, more memory bandwidth, and increasing utilization of instruction level parallelism ("ILP") at execution time. *Id.* at 1:26–30. However, as microprocessor speeds increased, challenges arose to designing memory hierarchies that could keep up. *Id.* at 1:31–33. The '867 patent identifies two measures of the gap between microprocessor and memory hierarchy speeds—bandwidth efficiency and bandwidth utilization. *Id.* at 1:35–37. Because potential performance gains from using a faster microprocessor were reduced or negated by corresponding drops in bandwidth efficiency and bandwidth utilization, significant effort had been spent, according to the '867 patent, on development of memory hierarchies that could maintain high bandwidth efficiency and utilization. *Id.* at 1:45–50.

The '867 explains that one approach to bridging the gap was the utilization of cache memories. *Id.* at 1:51–53. In designing cache memories, a number of considerations had to be taken into account. *Id.* at 59–60. For example, for programs that exhibit a high degree of spatial locality (i.e., it is likely that other data within the same cache line will be needed), wide cache lines are efficient. *Id.* at 1:64–2:4. However, for programs that have low levels of spatial locality, narrow cache lines are

more efficient. *Id.* at 2:4–7. The '867 patent provides additional examples of considerations in cache design. *Id.* at 2:14–3:40. The '867 patent states that the various considerations and tradeoffs made cache design challenging for a multipurpose computer that executes a wide variety of programs. *Id.* at 3:30–32. Cache designers tried to derive the program behavior of the “average” program, and optimize the cache for the “average” program. *Id.* at 3:32–36. As a result, the cache was sub-optimal for most programs, because most programs that actually run on the microprocessor are not “average.” *Id.* at 3:36–39.

Because of the above-discussed issues, there was a growing need, according to the '867 patent, to develop improved memory hierarchies that limited overhead of a memory hierarchy without also reducing bandwidth efficiency and utilization. *Id.* at 3:57–60. To address the need, the '867 patent describes a system including a memory hierarchy and a reconfigurable processor that includes a data prefetch unit. *Id.* at 4:4–10, 5:60–62, 6:9–13, 7:34–48. “Unlike conventional static hardware platforms,” the memory hierarchy is reconfigurable so that computational demands and memory bandwidth can be matched. *Id.* at 7:17–22. The '867 patent explains:

An important feature of the present invention is that many types of data prefetch units can be defined so that the prefetch hardware can be configured to conform to the needs of the algorithms currently implemented by the computational logic. The specific characteristics of the prefetch can be matched with the needs of the computational logic and the format and location of data in the memory hierarchy.

*Id.* at 7:49–55. The '867 patent provides an example of configuring the data prefetch unit depending on the needs of the computational logic. For

IPR2019-00130  
Patent 7,149,867 B2

example, Figures 9A and 9B show an external memory organized into a 128 byte (16 word) block structure that is optimized for stride 1 access of a cache. *Id.* at 7:56–59. However, the data prefetch unit can be configured to extract only 8 bytes of data in the memory block, discarding the remaining 120 bytes if only the 8 bytes are needed. *Id.* at 8:3–11. In another example relating to a computational intensive matrix multiplication problem, the '867 patent explains that

On a conventional microprocessor with static execution resources, these loops [representing matrix multiplication] would be arranged to give stride-one data access where possible and also block or tile these uses to facilitate data cache hits on the B and A matrices, which are read many times. With the configurable memory hierarchy of the present invention, matrix B may be stored in on-board BRAM memory 307 and rows of matrix A in registers.

*Id.* at 10:33–40.

#### *D. Asserted Grounds of Unpatentability*

Petitioner challenges claims 1, 3–9, and 11–19 of the '867 patent on the following grounds. Pet. 3.

Reference	Ground	Claims
Lange <sup>3</sup>	§ 103(a)	1, 3–9, 11–19
Zhong <sup>4</sup>	§ 103(a)	1, 4, 6, 7, 9

<sup>3</sup> Holger Lange & Andreas Koch, “Memory Access Schemes for Configurable Processors,” *Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing*, 10th International Conference, FPL 2000, Villach, Austria, 615–25 (Aug. 27–30, 2000) (Ex. 1003) (“Lange”).

<sup>4</sup> Peixin Zhong & Margaret Martonosi, “Using Reconfigurable Hardware to Customize Memory Hierarchies,” *High-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic*, SPIE—The International Society for Optical Engineering, Boston, MA, 237–248 (Nov.

Petitioner relies on the declaration of Brad L. Hutchings, Ph.D., to support the Petition. Ex. 1002 (“Hutchings Declaration”).

### *E. Challenged Claims*

Of the challenged claims, claims 1, 9, and 13 are independent.

Claim 1, reproduced below, is illustrative.

1. A reconfigurable processor that instantiates an algorithm as hardware, comprising:

a first memory having a first characteristic memory bandwidth and/or memory utilization; and

a data prefetch unit coupled to the memory, wherein the data prefetch unit retrieves only computational data required by the algorithm from a second memory of second characteristic memory bandwidth and/or memory utilization and places the retrieved computational data in the first memory wherein the data prefetch unit operates independent of and in parallel with logic blocks using the computational data, and wherein at least the first memory and data prefetch unit are configured to conform to needs of the algorithm, and the data prefetch unit is configured to match format and location of data in the second memory.

## II. DISCUSSION

### *A. Level of Ordinary Skill*

Petitioner asserts that a person of ordinary skill in the art in the field of the '867 patent in the relevant time frame would have had a bachelor's degree in electrical engineering, computer engineering, or a related field, with two to three years of experience working with reconfigurable systems. Pet. 3 (citing Ex. 1002 ¶ 24). Petitioner asserts that “[w]ith more education,

---

20–21, 1996) (Ex. 1004) (“Zhong”).



IPR2019-00130  
Patent 7,149,867 B2

such as additional graduate degrees or study, less experience is needed to attain the ordinary level of skill.” *Id.*

The Preliminary Response provides no assessment of the level of ordinary skill in the art.

For purposes of this decision and based on the record before us, we adopt Petitioner’s assessment of the level of ordinary skill in the art.

### *B. Claim Construction*

In an *inter partes* review involving a petition filed before November 13, 2018, claim terms in an unexpired patent are given their broadest reasonable construction in light of the specification of the patent. 37 C.F.R. § 42.100(b) (2016). Consistent with this standard, we assign claim terms their ordinary and customary meaning, as would be understood by one of ordinary skill in the art at the time of the invention, in the context of the entire patent disclosure. *See In re Translogic Tech., Inc.*, 504 F.3d 1249, 1257 (Fed. Cir. 2007). Only those terms that are in controversy need be construed, and only to the extent necessary to resolve the controversy. *See Nidec Motor Corp. v. Zhongshan Broad Ocean Motor Co.*, 868 F.3d 1013, 1017 (Fed. Cir. 2017) (citing *Vivid Techs., Inc. v. Am. Sci. & Eng’g, Inc.*, 200 F.3d 795, 803 (Fed. Cir. 1999)). We determine that the term “data prefetch unit” requires construction.

Each of the challenged independent claims recites a “data prefetch unit.” Claim 1 recites

a data prefetch unit coupled to the memory, wherein the data prefetch unit retrieves only computational data required by the algorithm from a second memory of second characteristic memory bandwidth and/or memory utilization and places the retrieved computational data in the first memory wherein the data prefetch unit operates independent of and in parallel with logic blocks using the

IPR2019-00130  
Patent 7,149,867 B2

computational data, and wherein at least the first memory and data prefetch unit are configured to conform to needs of the algorithm, and the data prefetch unit is configured to match format and location of data in the second memory

Ex. 1001, 12:43–54.

Claim 9 recites one or more reconfigurable processors, wherein at least one of the reconfigurable processors includes a data prefetch unit to read and write only data required for computations by the algorithm between the data prefetch unit and the common memory wherein the data prefetch unit operates independent of and in parallel with logic blocks using the computational data, and wherein the data prefetch unit is configured to conform to needs of the algorithm and match format and location of data in the common memory.

*Id.* at 13:17–26.

Claim 13 recites “transferring data between a memory and a data prefetch unit in a reconfigurable processor,” *id.* at 14:2–3, and further recites that the data prefetch unit is

configured to conform to needs of an algorithm implemented on the computational unit and transfer only data necessary for computations by the computational unit, and wherein the prefetch unit operates independent of and in parallel with the computational unit.

*Id.* at 14:6–11.

Petitioner proposes to construe the term “data prefetch unit” as “a functional unit that retrieves computational data needed to complete the algorithm instantiated on the reconfigurable processor during processing.” Pet. 6–8. Petitioner states that this construction was proposed by Patent Owner in the related district court proceeding, and asserts that for purposes of the Petition, Patent Owner’s construction should be used. *Id.* Petitioner does not explain why this construction is correct, or provide any arguments

IPR2019-00130  
Patent 7,149,867 B2

or evidence to support this claim construction. *See generally id.*; Prelim. Resp. 17.

Patent Owner responds that Petitioner’s proposed construction is incorrect. Prelim. Resp. 16–17. Patent Owner argues that the ’867 patent expressly defines the term “data prefetch unit,” and therefore the term should be construed in accordance with the express definition provided in the patent. *Id.* Patent Owner asserts that the ’867 patent provides a heading labeled “Definitions” in the Detailed Description, and under this heading, defines “data prefetch unit.” *Id.* at 16. Patent Owner argues, therefore, that “the patentee has clearly set forth a definition of the disputed term with reasonable clarity, deliberateness, and precision.” *Id.* at 17.

When the specification of a patent provides a special definition for a claim term, even if it differs from the term’s ordinary meaning, then the inventor’s lexicography governs. *In re Morris*, 127 F.3d 1048, 1054 (Fed. Cir. 1997) (applying “the broadest reasonable meaning of the words in their ordinary usage as they would be understood by one of ordinary skill in the art, taking into account whatever enlightenment by way of definitions or otherwise that may be afforded by the written description contained in the applicant’s specification”); *see also Thorner v. Sony Computer Entm’t Am. LLC*, 669 F.3d 1362, 1365 (Fed. Cir. 2012) (“To act as its own lexicographer, a patentee must ‘clearly set forth a definition of the disputed claim term,’” and “‘clearly express an intent’ to redefine the term.”).

We are persuaded that the ’867 patent clearly sets forth a definition for the term “data prefetch unit.” The ’867 patent provides an express definition for “data prefetch unit” under the heading “Definitions,” thereby indicating the patentee intended to accord a special definition to the term. Ex. 1001, 5:18, 5:40–43. The definition provides “Data prefetch Unit—is a

IPR2019-00130  
Patent 7,149,867 B2

functional unit that moves data between members of a memory hierarchy. The movement may be as simple as a copy, or as complex as an indirect indexed strided copy into a unit stride memory,” wherein a memory hierarchy “is a collection of memories.” *Id.* at 5:39–43.

Petitioner’s argument that its construction is the same as that proposed by Patent Owner in district court is not persuasive. Pet. 6–8. Petitioner does not cite any intrinsic or extrinsic evidence to support its proposed construction, much less explain why its construction is correct. *See generally id.* Petitioner has not explained, nor do we discern, a reason to deviate from the express definition for “data prefetch unit” provided in the ’867 patent.

Therefore, on the record before us, we construe “data prefetch unit” in accordance with the definition set forth in the ’867 patent, namely as “a functional unit that moves data between members of a memory hierarchy. The movement may be as simple as a copy, or as complex as an indirect indexed strided copy into a unite stride memory,” wherein a “memory hierarchy” is “a collection of memories.” Ex. 1001, 5:39–43.

### *C. Lange (Ex. 1003)*

Lange, titled “Memory Access Schemes for Configurable Processors,” generally describes a scalable, device-independent memory interface that supports both irregular access (via configurable caches) and regular access (via pre-fetching stream buffers). Ex. 1003, 615. Lange states that “[b]y hiding specifics behind a consistent abstract interface, it is suitable as a target environment for automatic hardware compilation.” *Id.* Lange explains that reconfigurable compute elements can achieve considerable performance gains over standard central processing units (“CPUs”). *Id.* According to Lange, these reconfigurable elements often are combined with

a conventional processor, which provides control and I/O services that are more efficiently implemented with fixed logic. *Id.* In combined systems, design tools address hardware and software issues separately. *Id.*

According to Lange, whereas the level of support for software is suitable, the same level of support is not provided for hardware. *Id.* Lange states that it therefore presents a “hardware target” for hardware compilers that is analogous to a software target for conventional computers. *Id.* The hardware target is a Memory Architecture for Reconfigurable Computers (“MARC”). *Id.* Figure 4 of Lange, reproduced below, shows an overview of the MARC architecture.




Figure 4. MARC architecture


*Id.* at 618. Figure 4 shows a MARC core with a caching port interfaced with front-end ports (CachePorts and StreamPorts) that interface with User Logic, and a streaming port interfaced with back-end ports interfaced with dynamic random access memory (DRAM) and n static random access memories (SRAMs). *Id.* The MARC core also interfaces, through a Back-End port,

IPR2019-00130  
Patent 7,149,867 B2

with a bus interface unit (“BIU”) to an I/O bus. *Id.* The MARC core includes a First-In First-Out (“FIFO”) buffer and Random Access Memory (“RAM”).

*D. Zhong (Ex. 1004)*

Zhong, titled “User Reconfigurable Hardware to Customize Memory Hierarchies,” generally describes implementing mechanisms like victim caches and prefetch buffers in reconfigurable hardware to improve application memory behavior. Ex. 1004, 237. Zhong states that microprocessor speeds have increased much more quickly than memory speeds. *Id.* As a result, there is a processor-memory performance gap such that many significant applications suffer from substantial memory bottlenecks, according to Zhong. *Id.* Zhong explains that typically cache memories are used to bridge the performance gap, but that cache memory still fails to provide high performance for certain applications. *Id.* To address issues with cache performance, Zhong states that prefetching techniques and use of victim caches (e.g., memory for storing data recently evicted from cache) may hide some latencies, but that these techniques result in waste of transistor space on CPU chips. *Id.*; *see also id.* at 239 (describing victim caches). Zhong proposes to address these issues by using programmable logic, such as field-programmable gate arrays (FPGAs), that can be reconfigured and customized for different functions during different sessions. *Id.* at 237. Part of Figure 1 of Zhong is reproduced below.



*Id.* at 239. The portion of Figure 1 reproduced above illustrates a computer architecture that includes configurable logic C1 on the same chip as a conventional Processor. *Id.* Applying one possible chip boundary, the chip is shown as including a Processor, C1, and an L1 cache, whereas the L2 cache and additional configurable processor C2 are off-chip. *Id.* The figure also shows an alternative chip boundary, in which the chip also includes the L2 cache and C2. *Id.* In both alternatives, the L2 cache is connected to Memory and I/O Bus. *Id.*

Zhong also discloses a prefetch buffer “to initiate main memory accesses in advance, so that the data will be closer to the processor when referenced.” *Id.* at 240–241. The prefetch buffer comprises several independent slots, each of which holds several cache lines of data and works like a FIFO buffer. *Id.* at 241.

*E. Principles of Law*

Section 103(a) forbids issuance of a patent when “the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains.” In *Graham v. John Deere Co.*, 383 U.S. 1 (1966), the Court set out a framework for applying the statutory language of § 103: under § 103, the scope and content of the prior art are to be determined; differences between the prior art and the claims at issue are to be ascertained; and the level of ordinary skill in the pertinent art resolved.

The Supreme Court has made clear that we apply “an expansive and flexible approach” to the question of obviousness. *KSR Int’l Co. v. Teleflex, Inc.*, 550 U.S. 398, 415 (2007). Whether a patent claiming the combination of prior art elements would have been obvious is determined by whether the improvement is more than the predictable use of prior art elements according to their established functions. *KSR Int’l Co.*, 550 U.S. at 417. Reaching this conclusion, however, requires more than a mere showing that the prior art includes separate references covering each separate limitation in a claim under examination. *Unigene Labs., Inc. v. Apotex, Inc.*, 655 F.3d 1352, 1360 (Fed. Cir. 2011). Rather, obviousness requires the additional showing that a person of ordinary skill at the time of the invention would have selected and combined those prior art elements in the normal course of research and development to yield the claimed invention. *Id.*

*F. Patentability*

As we discussed above, *supra* Sec. II.B, each of the challenged independent claims recites a “data prefetch unit.” Petitioner’s arguments, however, are based on a construction that we do not adopt. Petitioner does



IPR2019-00130  
Patent 7,149,867 B2

not provide any arguments under the construction set forth above. For the reasons discussed below, Petitioner has not demonstrated a reasonable likelihood that Petitioner would prevail with respect to at least one of the challenged claims.

*1. Asserted Obviousness over Lange*

Petitioner asserts that, for purposes of the Petition, “the broadest reasonable interpretation of ‘a data prefetch unit’ is ‘a functional unit that retrieves computational data needed to complete the algorithm instantiated on the reconfigurable processor during processing.’” Pet. 17. However, as we discussed above, we interpret “data prefetch unit,” in accordance with the definition set forth expressly in the ’867 patent, as “a functional unit that moves data between members of a memory hierarchy. The movement may be as simple as a copy, or as complex as an indirect indexed strided copy into a unit stride memory.” *Supra* Sec. II.B; *see also* Ex. 1001, 5:40–43. In addition, in accordance with the ’867 patent’s express disclosure, we interpret a “memory hierarchy” as “a collection of memories.” *Supra* Sec. II.B; Ex. 1001, 5:39.

Patent Owner argues that the Petition is based on an erroneous claim construction. Prelim. Resp. 22. Patent Owner argues that “[t]he Board is not required to ‘play archeologist with the record’ or endeavor to discover a challenge that might have been asserted had the Petitioner identified the correct claim construction.” *Id.* at 22 (citing *United Microelectronics Corp. v. Lone Star Silicon Innovations LLC*, Case IPR2017-01513, slip op. at 9 (PTAB May 22, 2018) (Paper 10)). We agree.

Applying its proposed construction of “data prefetch unit,” Petitioner argues that Lange’s MARC core with its front-end port interfaces incorporates data prefetch units. Pet. 17. Petitioner argues that the MARC

IPR2019-00130  
Patent 7,149,867 B2

core, when used with the front-end ports, performs the function of prefetching the computational data needed to complete the algorithm instantiated in Lange's user logic. *Id.* at 17–18.

The Petition, however, does not specify with particularity how Lange teaches a memory hierarchy, and moving data between members of a memory hierarchy, as required under our interpretation of the term “data prefetch unit.” Our rules require that a petition specify with particularity where each element of a claim is found in the prior art, and include a detailed explanation of the relevance of the prior art to the claim. 37 C.F.R. § 42.104(b)(4) (“[t]he petition must specify where each element of the claim is found in the prior art patents or printed publications relied upon”); *id.* § 42.22(a)(2) (“[e]ach petition . . . must include . . . a detailed explanation of the significance of the evidence including material facts”); *id.* § 42.104(b)(5) (the petition must “identify . . . the relevance of the evidence to the challenge raised, including identifying specific portions of the evidence that support the challenge”). As the Federal Circuit has explained, “[i]n an IPR, the petitioner has the burden from the onset to show with particularity why the patent it challenges is unpatentable.” *Harmonic Inc. v. Avid Tech., Inc.*, 815 F.3d 1356, 1363 (Fed. Cir. 2016).

In its contentions regarding independent claims 1, 9, and 13, Petitioner does not identify a memory hierarchy in Lange, much less assert that Lange teaches moving data between members of a hierarchy. With regard to claim 1, Petitioner asserts that Lange discloses a first memory (i.e., either the FIFO memory in the MARC core or BlockSelectRAM in the FPGA) and a second memory (i.e., SRAM and/or DRAM accessed by the MARC core back-end ports), as recited in the claim, but Petitioner does not specify that these memories comprise a memory hierarchy or explain why

IPR2019-00130

Patent 7,149,867 B2

that would be the case. Pet. 15–17 (asserting a first memory); *id.* at 21–22 (asserting second memory); *see generally id.* at 15–22 (failing to specify a memory hierarchy). With regard to claim 9, Petitioner identifies a memory, asserting that Lange discloses a “common memory” (i.e., DRAM in Figure 5), as recited in the claim, but Petitioner does not specify a memory hierarchy comprising a collection of memories. *Id.* at 33–34. With regard to claim 13, Petitioner asserts that Lange discloses a “memory” (i.e., the second memory of claim 1), as recited in claim 13, but Petitioner does not specify a memory hierarchy comprising a collection of memories. *Id.* at 37–39.

Similarly, the Petition does not address whether Lange teaches moving data between members of a memory hierarchy. *See generally id.* at 13–26, 33–34, 37–39.

By failing to address whether Lange teaches a memory hierarchy, and movement of data between members of the memory hierarchy, Petitioner has placed the burden on the Board to ascertain how the prior art allegedly reads on the challenged claims—a task that we do not undertake. The burden is on Petitioner, not the Board, to specify with particularity how Lange teaches a memory hierarchy, and moving data between members of a memory hierarchy.

For the reasons stated above, on this record, we are not persuaded that Petitioner has demonstrated a reasonable likelihood that it will prevail in showing unpatentability of claims 1, 3–9, and 11–19 as obvious over Lange.

## 2. *Asserted Obviousness over Zhong*

As we discussed above, we interpret “data prefetch unit,” in accordance with the definition set forth expressly in the ’867 patent, as “a functional unit that moves data between members of a memory hierarchy. The movement may be as simple as a copy, or as complex as an indirect

IPR2019-00130  
Patent 7,149,867 B2

indexed strided copy into a unit stride memory,” wherein a “memory hierarchy” is “a collection of memories.” *Supra* Sec. II.B; *see also* Ex. 1001, 5:39–43. The Petition, however, applies a different claim construction. Pet. 48. As we discussed above with regard to Lange, *supra* Sec. II.F, Patent Owner argues that the Petition is based on an erroneous claim construction. Prelim. Resp. 22. We agree with Patent Owner.

The Petition does not specify with particularity how Zhong teaches a memory hierarchy, and moving data between members of a memory hierarchy, as required under our interpretation of the term “data prefetch unit.” As we discussed above, our rules require that a petition specify with particularity where each element of a claim is found in the prior art, and include a detailed explanation of the relevance of the prior art to the claim. 37 C.F.R. §§ 42.104(b)(4), 42.22(a)(2), 42.104(b)(5); *see also Harmonic*, 815 F.3d at 1363 (explaining that “[i]n an IPR, the petitioner has the burden from the onset to show with particularity why the patent it challenges is unpatentable”).

Applying its proposed construction of “data prefetch unit,” Petitioner relies on Zhong’s disclosure of a prefetch generator depicted in Figure 4 of Zhong and Zhong’s “prefetching engine” for disclosure of a “data prefetch unit.” Pet. 48. However, Petitioner does not identify a memory hierarchy in Zhong, much less assert that Zhong teaches moving data between members of a hierarchy. With regard to claim 1, Petitioner asserts that Zhong discloses a first memory (i.e., prefetch buffers) and a second memory (i.e., main memory or L2 cache), as recited in the claim, but Petitioner does not specify that these memories comprise a memory hierarchy or explain why that would be the case. Pet. 47 (asserting a first memory); *id.* at 52 (asserting second memory); *see generally id.* at 46–53 (failing to specify a

IPR2019-00130  
Patent 7,149,867 B2

memory hierarchy). With regard to claim 9, Petitioner identifies a memory, asserting that Zhong discloses a “common memory” (i.e., main memory in Zhong Figure 1), as recited in the claim, but Petitioner does not specify a memory hierarchy comprising a collection of memories. *Id.* at 60.

Similarly, the Petition does not address whether Zhong teaches moving data between members of a memory hierarchy. *See generally id.* at 44–56, 59–61.

By failing to address whether Zhong teaches a memory hierarchy, and movement of data between members of the memory hierarchy, Petitioner has placed the burden on the Board to ascertain how the prior art allegedly reads on the challenged claims—a task that we do not undertake. The burden is on Petitioner, not the Board, to specify with particularity how Zhong teaches a memory hierarchy, and moving data between members of a memory hierarchy.

For the reasons stated above, on this record, we are not persuaded that Petitioner has demonstrated a reasonable likelihood that it will prevail in showing unpatentability of claims 1, 4, 6, 7, and 9 as obvious over Zhong.

*G. Additional Arguments by Patent Owner*

Patent Owner argues that we should exercise our discretion to deny the Petition under 35 U.S.C. § 314(a). Prelim. Resp. 5–12. Patent Owner also argues that we should deny the Petition for failure to satisfy the requirement of 37 C.F.R. § 42.104(b)(3) that the petition set forth how the challenged claims are to be construed. *Id.* at 18–21. Because we deny the Petition on other grounds, we need not, and do not, address Patent Owner’s arguments regarding § 314(a) and § 42.104(b)(3).

IPR2019-00130  
Patent 7,149,867 B2

### III. CONCLUSION

For the foregoing reasons, we determine that Petitioner has not demonstrated a reasonable likelihood it will prevail in showing unpatentability of at least one claim of the '867 patent. Because Petitioner has not satisfied the threshold for institution as to at least one claim, we do not institute *inter partes* review.

### IV. ORDER

Accordingly, it is

ORDERED that the Petition is denied and no trial is instituted.

IPR2019-00130  
Patent 7,149,867 B2

PETITIONER:

J. David Hadden  
Saina Shamilov  
FENWICK & WEST LLP  
dhadden-ptab@fenwick.com  
sshamilov-ptab@fenwick.com

PATENT OWNER:

Alfonso Chan  
Joseph DePumpo  
SHORE CHAN DEPUMPO LLP  
achan@shorechan.com  
jdepumpo@shorechan.com

<b>PATENT ASSIGNMENT COVER SHEET</b>
--------------------------------------

Electronic Version v1.1  
 Stylesheet Version v1.2

EPAS ID: PAT5534943

<b>SUBMISSION TYPE:</b>	NEW ASSIGNMENT
<b>NATURE OF CONVEYANCE:</b>	ASSIGNMENT
<b>CONVEYING PARTY DATA</b>	
<b>Name</b>	<b>Execution Date</b>
SAINT REGIS MOHAWK TRIBE	05/21/2019
<b>RECEIVING PARTY DATA</b>	
<b>Name:</b>	DIRECTSTREAM, LLC
<b>Street Address:</b>	9925 FEDERAL DRIVE
<b>Internal Address:</b>	SUITE 130
<b>City:</b>	COLORADO SPRINGS
<b>State/Country:</b>	COLORADO
<b>Postal Code:</b>	80921
<b>PROPERTY NUMBERS Total: 42</b>	
<b>Property Type</b>	<b>Number</b>
Patent Number:	6026459
Patent Number:	6076152
Patent Number:	6247110
Patent Number:	6295598
Patent Number:	6339819
Patent Number:	6434687
Patent Number:	6594736
Patent Number:	6836823
Patent Number:	6941539
Patent Number:	6961841
Patent Number:	6964029
Patent Number:	6983456
Patent Number:	6996656
Patent Number:	7003593
Patent Number:	7124211
Patent Number:	7134120
Patent Number:	7149867
Patent Number:	7155602
Patent Number:	7155708



Property Type	Number
Patent Number:	7167976
Patent Number:	7197575
Patent Number:	7225324
Patent Number:	7237091
Patent Number:	7299458
Patent Number:	7373440
Patent Number:	7406573
Patent Number:	7421524
Patent Number:	7424552
Patent Number:	7565461
Patent Number:	7620800
Patent Number:	7680968
Patent Number:	7703085
Patent Number:	7890686
Patent Number:	8589666
Patent Number:	8713518
Patent Number:	8930892
Patent Number:	9153311
Patent Number:	9530483
Patent Number:	9727269
Application Number:	13365090
Application Number:	14284616
Application Number:	13903720

**CORRESPONDENCE DATA**

Fax Number: (214)593-9111  
*Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent using a fax number, if provided; if that is unsuccessful, it will be sent via US Mail.*  
Phone: 214-593-9110  
Email: cevans@shorechan.com  
Correspondent Name: CHRISTOPHER EVANS  
Address Line 1: 901 MAIN STREET  
Address Line 2: SUITE 3300  
Address Line 4: DALLAS, TEXAS 75202

NAME OF SUBMITTER:	CHRISTOPHER EVANS
SIGNATURE:	/Christopher Evans/
DATE SIGNED:	05/22/2019
	This document serves as an Oath/Declaration (37 CFR 1.63).

Total Attachments: 6

source=SRMT Assignment to DirectStream 5-21-19#page1.tif  
source=SRMT Assignment to DirectStream 5-21-19#page2.tif  
source=SRMT Assignment to DirectStream 5-21-19#page3.tif  
source=SRMT Assignment to DirectStream 5-21-19#page4.tif  
source=SRMT Assignment to DirectStream 5-21-19#page5.tif  
source=SRMT Assignment to DirectStream 5-21-19#page6.tif

## **Patent Assignment Agreement**

THIS PATENT ASSIGNMENT AGREEMENT is entered into on May 10, 2019 by and between Saint Regis Mohawk Tribe, a federally recognized American Indian Tribe (Assignor) and DirectStream LLC, a Delaware limited liability company (Assignee).

**WHEREAS**, Assignor is the sole and exclusive owner of the U.S. Patents and pending patent applications identified in Schedule A (the "**Patents**"); and

**WHEREAS**, Assignee desires to acquire all rights, title and interest in and to the Patents;

NOW, THEREFORE, the parties agree as follows:

1. **Assignment.** Be it known that for good and valuable consideration, the receipt and sufficiency of which is hereby acknowledged, Assignor hereby irrevocably conveys, transfers, and assigns to Assignee, and Assignee hereby accepts, all of Assignor's right, title, and interest in and to the following
  - (a) the patents and patent applications set forth in Schedule A hereto and all issuances, divisions, continuations, continuations-in-part, reissues, extensions, reexaminations, and renewals thereof (the "**Patents**");
  - (b) all rights of any kind whatsoever of Assignor accruing under any of the foregoing provided by applicable law of any jurisdiction, by international treaties and conventions, and otherwise throughout the world;
  - (c) any and all royalties, fees, income, payments, and other proceeds now or hereafter due or payable with respect to any and all of the foregoing, past, present and future; and
  - (d) any and all claims and causes of action with respect to any of the foregoing, whether accruing before, on, or after the date hereof, including all rights to and claims for damages, restitution, and injunctive and other legal and equitable relief for past, present, and future infringement, misappropriation, violation, misuse, breach, or default, with the right but no obligation to sue for such legal and equitable relief and to collect, or otherwise recover, any such damages.
2. **Covenants.** Assignor covenants and agrees and warrants that it has a full and unencumbered title to the invention hereby assigned, and further covenants and agrees that it has the right to grant such rights to said Patents and that it will, at any time upon request without cost or further compensation, execute and deliver any and all papers or instruments that, in the opinion of the Assignee, may be necessary or

desirable to secure said Assignee the full enjoyment of the rights and properties herein conveyed or intended to be conveyed by this instrument.

3. **Recordation and Further Actions.** Assignor hereby authorizes the Commissioner for Patents in the United States Patent and Trademark Office to record and register this Patent Assignment upon request by Assignee. Following the date hereof, Assignor shall take such steps and actions, and provide such cooperation and assistance to Assignee and its successors, assigns, and legal representatives, including the execution and delivery of any affidavits, declarations, oaths, exhibits, assignments, powers of attorney, or other documents, as may be necessary to effect, evidence, or perfect the assignment of the Assigned Patents to Assignee, or any assignee or successor thereto.
4. **Counterparts.** This Patent Assignment Agreement may be executed in counterparts, each of which shall be deemed an original, but all of which together shall be deemed one and the same agreement. A signed copy of this Patent Assignment Agreement delivered by facsimile, e-mail, or other means of electronic transmission shall be deemed to have the same legal effect as delivery of an original signed copy of this Patent Assignment Agreement.
5. **Successors and Assigns.** This Patent Assignment shall be binding upon and shall inure to the benefit of the parties hereto and their respective successors and assigns.
6. **Governing Law.** This Patent Assignment and any claim, controversy, dispute, or cause of action (whether in contract, tort, or otherwise) based upon, arising out of, or relating to this Patent Assignment Agreement and the transactions contemplated hereby shall be governed by, and construed in accordance with, the laws of the United States and the State of New York, without giving effect to any choice or conflict of law provision or rule (whether of the State of New York or any other jurisdiction).

IN WITNESS WHEREOF, Assignor has duly executed and delivered this Patent Assignment as of the date first above written.

**SAINT REGIS MOHAWK TRIBE**

By: Beverly Cook  
Beverly Cook, Tribal Chief

Date: 5-21-19

By: Michael Connors  
Michael Connors, Tribal Chief

Date: 5-21-19

By: Eric Thompson  
Eric Thompson, Tribal Chief

Date: 5-21-19

**AGREED TO AND ACCEPTED:**

**DirectStream, LLC**

Signature: Brandon Freeman  
Brandon Freeman, Chairman of DirectStream, LLC

Date: 5-21-19

## Schedule A

Jurisdiction	Title	Status	Patent No./Serial No.	Issued/Filing Date
U.S.	System and method for dynamic priority conflict resolution in a multi-processor computer system having shared memory resources	Issued	6,026,459	2/15/2000
U.S.	Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem	Issued	6,076,152	6/13/2000
U.S.	Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem	Issued	6,247,110	6/12/2001
U.S.	Split directory-based cache coherency technique for a multi-processor computer system	Issued	6,295,598	9/25/2001
U.S.	Multiprocessor with each processor element accessing operands in loaded input buffer and forwarding results to FIFO output buffer	Issued	6,339,819	1/15/2002
U.S.	System and method for accelerating web site access and processing utilizing a computer system incorporating reconfigurable processors operating under a single operating system image	Issued	6,434,687	8/13/2002
U.S.	System and method for semaphore and atomic operation management in a multiprocessor	Issued	6,594,736	7/15/2003
U.S.	Bandwidth enhancement for uncached devices	Issued	6,836,823	12/28/2004
U.S.	Efficiency of reconfigurable hardware	Issued	6,941,539	9/6/2005
U.S.	Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem	Issued	6,961,841	11/1/2005
U.S.	System and method for partitioning control-dataflow graph representations	Issued	6,964,029	11/8/2005
U.S.	Process for converting programs in high-level programming languages to a unified executable for hybrid computing platforms	Issued	6,983,456	1/3/2006
U.S.	System and method for providing an arbitrated memory bus in a hybrid computing system	Issued	6,996,656	2/7/2006
U.S.	Computer system architecture and memory controller for close-coupling within a hybrid processing system utilizing an adaptive processor interface port	Issued	7,003,593	2/21/2006
U.S.	System and method for explicit communication of messages between processes running on different nodes in a clustered multiprocessor system	Issued	7,124,211	10/17/2006
U.S.	Map compiler pipelined loop structure	Issued	7,134,120	11/7/2006

U.S.	System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware	Issued	7,149,867	12/12/2006
U.S.	Interface for integrating reconfigurable processors into a general purpose computing system	Issued	7,155,602	12/26/2006
U.S.	Debugging and performance profiling using control-dataflow graph representations with reconfigurable hardware emulation	Issued	7,155,708	12/26/2006
U.S.	Interface for integrating reconfigurable processors into a general purpose computing system	Issued	7,167,976	1/23/2007
U.S.	Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers	Issued	7,197,575	3/27/2007
U.S.	Multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions	Issued	7,225,324	3/29/2007
U.S.	Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem	Issued	7,237,091	6/26/2007
U.S.	System and method for converting control flow graph representations to control-dataflow graph representations	Issued	7,299,458	11/20/2007
U.S.	Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module format	Issued	7,373,440	5/13/2008
U.S.	Reconfigurable processor element utilizing both coarse and fine grained reconfigurable elements	Issued	7,406,573	7/29/2008
U.S.	Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module format	Issued	7,421,524	9/2/2008
U.S.	Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices	Issued	7,424,552	9/9/2008
U.S.	Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers	Issued	7,565,461	7/21/2009
U.S.	Multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions	Issued	7,620,800	11/17/2009
U.S.	Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM)	Issued	7,680,968	3/16/2010

U.S.	Process for converting programs in high-level programming languages to a unified executable for hybrid computing platforms	Issued	7,703,085	4/20/2010
U.S.	Dynamic priority conflict resolution in a multi-processor computer system having shared resources	Issued	7,890,686	2/15/2011
U.S.	Elimination of stream consumer loop overshoot effects	Issued	8,589,666	11/19/2013
U.S.	System and method for computational unification of heterogeneous implicit and explicit processing elements	Issued	8,713,518	4/29/2014
U.S.	System and method for computational unification of heterogeneous implicit and explicit processing elements	Issued	8,930,892	1/6/2015
U.S.	System and method for retaining DRAM data when reprogramming reconfigurable devices with DRAM memory controllers	Issued	9,153,311	3/27/2014
U.S.	System and method for retaining dram data when reprogramming reconfigurable devices with DRAM memory controllers incorporating a data maintenance block collocated with a memory module or subsystem	Issued	9,530,483	12/27/2016
U.S.	System and method for retaining DRAM data when reprogramming reconfigurable devices with DRAM memory controllers incorporating a data maintenance block collocated with a memory module or subsystem	Issued	9,727,269	8/8/2017
U.S.	Mobile electronic devices utilizing reconfigurable processing techniques to enable higher speed applications with lowered power consumption	Pending	13/365,090	2/2/2012
U.S.	System and method for thermally coupling memory devices to a memory controller in a computer memory board	Pending	14/284,616	3/22/2014
U.S.	Multi-processor computer architecture incorporating distributed multi-ported common memory modules	Pending	13/903,720	5/28/2013



**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Appl. of: Daniel Poznanovic et al.                      Atty. Docket: 39193.10021US02  
Serial No.: 10/869,200                                      Patent No.: 7,149,867  
Filing Date: June 16, 2004                              Issue Date: December 12, 2006  
For:                      SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION  
                                 OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

---

**REQUEST FOR CERTIFICATE OF CORRECTION OF OFFICE MISTAKE  
(37 CFR 1.322)**

Commissioner for Patents  
Office of Data Management  
Attention: Certificates of Correction Branch  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

Pursuant to 37 CFR 1.322, Applicant requests a Certificate of Correction in the above referenced patent. Attached hereto is Form PTO/SB/44, with at least one copy being suitable for printing. Upon approval, please send the certificate to the undersigned attorney of record.

**REMARKS**

No fee is believed due as the identified error occurred during the process of printing the patent; however, the Commissioner is authorized to charge any additional fees necessitated by this correspondence to Deposit Account No. 12-0449.

Respectfully submitted,

Date: 12 March 2020

/Todd R. Fronek/  
Todd R. Fronek  
Registration No. 48516  
Customer No. 23452  
Phone No.: 952-896-3295  
Email: tfronek@larkinhoffman.com

## UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 1 of 1

PATENT NO. : 7,149,867 B2  
 APPLICATION NO.: 10/869,200  
 ISSUE DATE : December 12, 2006  
 INVENTOR(S) : Daniel Poznanovic et al.

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

### In the Claims

Claim 11, Column 13, Line 32, after "least" and before "of" insert ---one---.

Claim 11, Column 13, Line 33, after "to" and before "data" change "the" to ---a---.

### MAILING ADDRESS OF SENDER (Please do not use Customer Number below):

Larkin Hoffman  
 c/o Todd R. Fronek  
 8300 Norman Center Drive, Suite 1000  
 Minneapolis, MN 55437

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

*If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.*

## Electronic Acknowledgement Receipt

<b>EFS ID:</b>	38844025
<b>Application Number:</b>	10869200
<b>International Application Number:</b>	
<b>Confirmation Number:</b>	5929
<b>Title of Invention:</b>	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE
<b>First Named Inventor/Applicant Name:</b>	Daniel Poznanovic
<b>Customer Number:</b>	23452
<b>Filer:</b>	Todd Ryan Fronek/Sarah Duklet
<b>Filer Authorized By:</b>	Todd Ryan Fronek
<b>Attorney Docket Number:</b>	
<b>Receipt Date:</b>	12-MAR-2020
<b>Filing Date:</b>	16-JUN-2004
<b>Time Stamp:</b>	11:25:23
<b>Application Type:</b>	Utility under 35 USC 111(a)

### Payment information:

Submitted with Payment	no
------------------------	----

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1	Request for Certificate of Correction	Request_COC.pdf	127666 <small>b7d97d02cb37ac9985819b230e05306799 26de90</small>	no	1

### Warnings:

Information:					
2	Request for Certificate of Correction	COC.pdf	64624	no	1
			231a5faca7ede5078c44f4bd939f12e51ef38e18		
Warnings:					
Information:					
Total Files Size (in bytes):				192290	
<p>This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.</p> <p><b><u>New Applications Under 35 U.S.C. 111</u></b>  If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.</p> <p><b><u>National Stage of an International Application under 35 U.S.C. 371</u></b>  If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.</p> <p><b><u>New International Application Filed with the USPTO as a Receiving Office</u></b>  If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.</p>					

UNITED STATES PATENT AND TRADEMARK OFFICE  
**CERTIFICATE OF CORRECTION**

PATENT NO. : 7,149,867 B2  
APPLICATION NO. : 10/869200  
DATED : December 12, 2006  
INVENTOR(S) : Daniel Poznanovic et al.

Page 1 of 1


It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

**In the Claims**

Claim 11, Column 13, Line 32, after "least" and before "of" insert --one--.

Claim 11, Column 13, Line 33, after "to" and before "data" change "the" to ---a---.

Signed and Sealed this  
Seventh Day of April, 2020



Andrei Iancu  
*Director of the United States Patent and Trademark Office*