小 155 社 S. Pru 10/504344	02/14/00	LI 104	ISSUE CLASSIFICATION		,			PATENT NUMBER 6651134 6651134
	,	-1-		U.S. UTIL				
				RU scanned_	0.I.P.E.		TENT DATE NOV 18 2003,	
	APPLICAT	ION NO.	CONT/PRIOR	CLASS	SUBCLASS		EXAMINER	
	S	.hal Ph	elan	/11	Rap V.	2133		
		ed bur	st memor:	ies		-	· · · · ·	

		ISSUING (	CLASSI	FICATIO	N			
ORIGINA	\L			CROSS R	EFERENCE	E(S)		
CLASS	SUBCLASS	CLASS SUBCLASS (ONE SUBCLASS PER BLOCK)						
711	104	711/	105	167	169			
INTERNATIONAL	CLASSIFICATION	718	35	V				
C06F1.	2/00	365	233	238.5				
					Continued o	n Issue Slip	Inside File Ja	acket

		DRAWINGS		CLAIM	SALLOWED
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
·	\$3	7	54,50	21	
The term of this patent	M. 11' M			NOTICE OF ALL	OWANCE MAILED
subsequent to (date) has been disclaimed.	Medhi Na (Assistant E	_	6-12-03 (Date)	1 and 1 and 1	-
The term of this gatent shall not extend beyond the expiration date	Dold Apr	L,		6/16	/03
of U.S Patent. No	DONALD BO SUPERVISOR	ARKS Patent	EXAMINER	' ISSI	JE FEE AH
	Technology		2100	Amount Due	Date Paid
	(Primary E	-	(Date)	\$ 1300,00	9-17-03
The terminalmonths of this patent have been disclaimed.	Rale H	nts Examiner)	4/14/03 (Date)	ISSUE BAT	CH NUMBER
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.					
Form PTO-436A (Rev. 6/99)	E IN FIL	galanta Marina Marina	FILED WITH:		FICHE CD-ROM

÷.

P	ATENT APPLICATI	ON		JC542 U.S. PTO	*т	an a state
		UN	•	09/504344	INI	TIALS
	09504344	CONT	ENT	02/14/00 S		
· · · · · · · ·		Date Received (Incl. C. of M.)				Date Received (Incl. C. of M.)
And and the second s	And the second	or				or Date Mailed
1 450	lication 5 M Line papers.	Date Mailed	40	* • •		
1. Appl		5-11-00			۰. <u>ـ</u>	<u> </u>
Ar > P	Chine Comment	10/2/67		·		
10	At Astril (Inu)	2-14-02 2-4-0	44 1215	······		<u> </u>
5 A	mata	2-14-02 94-0				
C. A	or Brie	LI-9x-02				
. 6. A.	adt B	7-09-02				
N6/8.7	ipal Regismently	10-22-02				
9. 7	ndt C K	12/16/02				
1/90. A.c	Wesary Action	1/10/03				
11. Na	tice of Appeal	1-28-03				
12. A.	peal Briel	3-28-03				
-/11/13 AL	uter & Alloughbelity	6 16 03				-
11403		1 9/17/D	)			
15		ę c.	56			
16			57			
17			58		· · · · · · · · · · · · · · · · · · ·	
18			59			······································
19			60	·		•1
20		·····	61		2	
21			62			
22			63			* 
23			64			
24			65. <u>~</u>			
			66	<u></u>		
			67			
					·	
	}					
						~
				and the second		• /
				,		: مورد المراجع
		1. Sec.				
40					<u> </u>	
· · · · ·		(LEFT (				

# PATENT APPLICATION SERIAL NO.

## U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FEE RECORD SHEET

02/24/2000 SCARMICH 00000016 09504344 01 FC:101 690.00 0P

> PTO-1556 (5/87) \*U.S. GPO: 1999-459-082/19144

file:///c:/APPS/preexam/correspondence/1.htm

Bib Data Sheet	

1 of 1



UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

SERIAL NUMBER 09/504,344	FILING DATE 02/14/2000 RULE _	CLASS 365 フル	GROUP ART UNIT ・ 2824 シリタフ	<b>ATTORNEY</b> <b>DOCKET NO.</b> 0325.000309		
APPLICANTS Cathal G. Phelan, Mountain View, CA;						
	** CONTINUING DATA **********************************					
IF REQUIRED, FOREIGN FILING LICENSE GRANTED **						
Foreign Priority claimed 35 USC 119 (a-d) conditio met Verified and د Acknowledged	Allowance	ter STATE OR COUNTRY	DRAWING / CLA	TAL INDEPENDENT AIMS CLAIMS 17 3		
<b>ADDRESS</b> 021363						
TITLE MEINORY New ice with Sirechersth Ron Interruptible Burst						
			All Fees			
FILING FEE       FEES: Authority has been given in Paper         RECEIVED       No						
690 No	for following	: .	□ 1.18 Fees □ Other	(Issue)		
			Credit			

5/2/00 11:39 AM

.

	•		24025 Greater Mack, Suite 200 St. Clair Shores, Michigan 48080	. PTC
S. PTO			Utility Patent Application Transmittal (Only for new non-provisional applications Under 37	CFR 1.53(b))
			COMMIDDICIDICIDICIDICID	ase Docket No. <u>0325.00030</u> ate: <u>February 14, 2000</u>
	Sir:			
	Trans	smitted he	erewith for filing is a patent application of:	
	Inver	ntor(s):	Cathal G. Phelan	
	For:		FIXED BURST MEMORIES	
	Encle	osed are:		
	1.	X	Specification (13 pages); Claims (4 pages); Abstract (	1 page)
	2.	X	<u>5</u> sheets of formal drawings.	
	3.	X	Oath or DeclarationTotal Pages _2_a. XNewly executed (original or copy)bCopy from a prior application (37 CFR 1.6 (for continuation/divisional with Item 5 cocCopy of Revocation of Previous Power	(d)) mpleted)
22. 27. 18. 10. 1997. 1999.	4.		Incorporation By Reference (usable if Item 3b is chec The entire disclosure of the prior application, from declaration is supplied under Item 3b, is considered a of the accompanying application and is hereby incorp	which a copy of the oath or s being part of the disclosure
	5.		If a Continuing Application, check appropriate box ar information below and in a preliminary amendment:	nd supply the requisite
			Continuation Divisional of prior application no.:	Continuation-in-part (CIP)
	б.	<u>X</u>	An assignment to CYPRESS SEMICONDUCTOR C 1595.	ORP. along with PTO form
	7.		A PTO Form 1449 with a copy of the references not p	previously cited.
	8.	X	Return Receipt Postcard	
	9.		Other:	



02-15-00

CHRISTOPHER P. MAIORANA, P.C.

385 52,52,52
22
323 1)::329
224
1,033
88 8
floor in
ь.
50
0.000

306

The filing fee has bee	n calculated as s	hown below:			
	No. Filed	No. Extra	Fee	Amount	
Basic Fee				\$690.00	
Total Claims	17	0	x \$18.00	\$ 0.00	
Indep. Claims	3	0	x \$78.00	\$ 0.00	
Mult. Dep. Claims			\$260.00	\$ 0.00	
SUB-TOTAL					



 $\underline{X}$  A check in the amount of <u>\$730.00</u> to cover the filing fee is enclosed.

 $\underline{X}$  The Commissioner is hereby authorized to charge any fees under 37 CFR 1.16 and 1.17 which may be required by this paper or associated with this filing to Deposit Account No. 50-0541. A duplicate copy of this sheet is enclosed.

Correspondence Address:



Customer Number or Bar Code Label:

·····

## **CERTIFICATE OF EXPRESS MAILING**

I hereby certify that this paper (along with any paper referred to as being attached or enclosed) is being deposited with the United States Postal Service via <u>Express Mail Label No. EL417953316US</u> in an envelope addressed to: BOX PATENT APPLICATION, Assistant Commissioner for Patents, Washington, D.C. 20231, or <u>February 14, 2000</u>.

By:

Date: February 14, 2000

Attorney Docket No.: 0325.00309

Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 6

By

Christopher P. Maiorana Reg. No. 42,829 CHRISTOPHER P. MAIORANA, P.C. 24025 Greater Mack, Suite 200 St. Clair Shores, Michigan 48080 (810) 498-0670

nitted,

Mary Donna Berkley

ectfully sub

0325.00309 CD99073 FIXED BURST MEMORIES

#### Field of the Invention

The present invention relates to memory devices generally and, more particularly, to a memory device that transfers a fixed number of words of data with each access.

#### Background of the Invention

A synchronous Static Random Access Memory (SRAM) can provide data from multiple address locations using a single address. Accessing multiple locations in response to a single address is called a burst mode access. A memory device that provides a burst mode can reduce activity on the address and control buses. The burst mode of a conventional synchronous SRAM can be started and stopped in response to a control signal.

A conventional Dynamic Random Access Memory (DRAM) preserves data during periodic absences of power by implementing a memory cell as a capacitor and an access transistor. Since the charge on the capacitor will slowly leak away, the cells need to be "refreshed" once every few milliseconds. Depending on the frequency of accesses, a conventional DRAM can need an interrupt to

1

Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 7

15

20

perform data refreshes. Using a DRAM in a burst application is difficult because of the need to refresh. Completely hiding refresh cycles (e.g., refreshing data without the need for interrupts) in a DRAM cannot happen with conventional memory devices due to architecture choices that have been made. Data word bursts can be interrupted while in progress since conventional architectures support both burst and single access modes. Conventional DRAM access takes about 10ns to get data, but nearly 20ns to complete writeback and equalization. The addition of another 20ns for a refresh results in a total access of 40ns.

Since the data burst transfers of conventional memories can be interrupted and single accesses made, the amount of time that the data, address and control busses are not in use can vary. The variability of bus availability complicates the design of systems with shared data, address and control busses.

It would be desirable to have a memory device that has a fixed burst length.

#### Summary of the Invention

The present invention concerns an integrated circuit comprising a memory and a logic circuit. The memory may comprise

2

IPR2021-00355, Page 8

Petitioner STMicroelectronics, Inc., Ex. 1004

15

20

a plurality of storage elements each configured to read and write data in response to an internal address signal. The logic circuit may be configured to generate a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. The generation of the predetermined number of internal address signals may be non-interruptible.

The objects, features and advantages of the present invention include providing a fixed burst memory that may (i) give network customers who typically burst large data lengths the ability to set a fixed burst length that suits particular needs; (ii) have non-interruptible bursts; (iii) free up the address bus and control bus for a number of cycles; (iv) provide programmability for setting the burst length by using DC levels [Vss or Vcc] on external pins; (v) hide required DRAM refreshes inside a known fixed burst length of data words; and/or (vi) operate at higher frequencies without needing interrupts to perform refreshes of data.

3

15

5

15

#### Brief Description of the Drawings

These and other objects, features and advantages of the present invention will be apparent from the following detailed description and the appended claims and drawings in which:

FIG. 1 is a block diagram illustrating a preferred embodiment of the present invention;

• FIG. 2 is a detailed block diagram illustrating a circuit 102 of FIG. 1;

FIG. 3 is a detailed block diagram of a circuit 102' illustrating an alternative embodiment of the circuit 102 of FIG. 1;

FIG. 4 is a flow diagram illustrating an example burst address sequence;

FIGS. 5A and 5B are diagrams illustrating example operations of a 4 word (FIG. 5A) and an 8 word (FIG. 5B) fixed burst access in accordance with the present invention; and

FIG. 6 is a diagram illustrating an example operation where a burst length may be long enough to include a writeback and a refresh cycle.

Ś

#### Detailed Description of the Preferred Embodiments

Referring to FIG. 1, a block diagram of a circuit 100 is shown in accordance with a preferred embodiment of the present invention. The circuit 100 may be implemented, in one example, as a fixed burst memory. The circuit 100 may be configured to transfer a fixed number of words of data with each access (e.g., read or write). A number of words transferred as a group is called a burst. The circuit 100 generally comprises a circuit 102 and a memory array (or circuit) 104. The circuit 102 may be implemented, in one example, as a burst address counter/register. The memory array 104 may be implemented, in one example, as a static random access memory (SRAM), a dynamic random access memory (DRAM), or other appropriate memory to meet the design criteria of a particular implementation.

The circuit 102 may have an input 106 that may receive a signal (e.g., ADDR\_EXT), an input 108 that may receive a signal (e.g., CLK), an input 110 that may receive a signal (e.g., CLK), an input 112 that may receive a signal (e.g., ADV), and an input 114 that may receive a signal (e.g., BURST). The circuit 102 may have an output 116 that may present a signal (e.g., ADDR\_INT) to an input 118 of the memory 104. The memory 104 may have an input 120

5

Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 11

20

that may receive a signal (e.g., R/Wb), an input 122 that may receive a signal (e.g., DATA\_IN) and an output 122 that may present a signal (e.g., DATA\_OUT). The various signals are generally "on" (e.g., a digital HIGH, or 1) or "off" (e.g., a digital LOW, or 0). However, the particular polarities of the on (e.g., asserted) and off (e.g., de-asserted) states of the signals may be adjusted (e.g., reversed) accordingly to meet the design criteria of a particular implementation.

The signal ADDR\_EXT may be, in one example, an external address signal. The signal ADDR\_EXT may be n-bits wide, where n is an integer. The signal CLK may be a clock signal. The signal R/Wb may be a control signal that may be in a first state or a second state. When the signal R/Wb is in the first state, the circuit 100  $\,$ will generally read data from the memory circuit 104 for presentation as the signal DATA\_OUT. When the signal R/Wb is in the second state, the circuit 100 will generally store data received as the signal DATA IN.

The signal LOAD may be, in one example, an address load control signal. The circuit 100 may be configured to load an 20 initial address, presented by the signal ADDR\_EXT, in response to the signal LOAD. The initial address may determine the initial

6

Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 12

15

5

location where data transfers to and from the memory 104 will generally begin.

The signal ADV may be, in one example, used as a control signal. The circuit 100 may be configured to transfer a fixed number of words to or from the memory 104 in response to the signals ADV, CLK and R/Wb. When the signal ADV is asserted, the circuit 100 will generally begin transferring a predetermined number of words. The transfer is generally non-interruptible. In one example, the signal ADV may initiate the generation of a number of a ddresses for presentation as the signal ADDR\_INT.

The signals ADV and LOAD may be, in one example, a single signal (e.g., ADV/LDb). The signal ADV/LDb may be a control signal that may be in a first state or a second state. When the signal ADV/LDb is in the first state, the circuit 102 will generally load an address presented by the signal ADDR\_EXT as an initial address. When the signal ADV/LDb is in the second state, the circuit 102 may be configured to generate the signal ADDR\_INT as a fixed number of addresses in response to the signal CLK. The signal ADDR\_INT may be, in one example, an internal address signal. The signal ADDR\_INT may be n-bits wide. Once the circuit 102 has started - generating the fixed number of addresses, the circuit 102 will

5

10<sup>11</sup>15

generally not stop until the fixed number of addresses has been generated (e.g., a non-interruptible burst).

The signal BURST may be, in one example, a configuration signal for programming the fixed number of addresses that the circuit 102 may generate in response to the signals CLK and ADV/LDb. The signal BURST may be generated, in one example, by (i) using bond options, (ii) voltage levels applied to external pins, or (iii) other appropriate signal generation means.

When the memory 104 is implemented as a DRAM, the circuit 100 may be configured to hide required DRAM refreshes (e.g., refreshes may occur without affecting external environment) inside a known fixed burst length of data words. The fixed burst length may allow the circuit 100 to operate at higher frequencies than a conventional DRAM without needing interrupts to perform refreshes of data. In one example, the fixed burst length may be four or eight words. However, the burst length may be set to whatever length is necessary to meet the design criteria of a particular application. For example, the burst length may be programmed, in one example, to allow both writeback and refresh to occur within a single access. The fixed burst length may be set, in one example,

8

5

20

5

口 15

20

longer or shorter depending upon a frequency or technology to be used.

The circuit 100 may be configured to provide a fixed burst length that may suit the requirements of network customers who typically burst large data lengths. By providing a fixed burst length, the circuit 100 may allow shared usage of data, address and control busses. A fixed length non-interruptible burst generally frees up the address bus and control bus for a known number of cycles. The address and control busses may be shared by a number of memory devices. The circuit 100 may provide a more reliable and /or accurate burst than is possible with multiple chips.

Referring to FIG. 2, a detailed block diagram illustrating implementation of the circuit 102 is shown. The circuit 102 may comprise an address counter register 126 and a burst counter 128. The address counter register 126 generally receives the signals ADDR\_EXT, LOAD, and CLK. The address counter register 126 may be configured to present the signal ADDR\_INT. The signal ADV and the signal BURST may be presented to a burst counter 128. The signal CLK may be presented at an input 130 of the burst counter 128. The burst counter 128 may have an output 132 that may present a signal (e.g., BURST\_CLK) at an input 134 of the circuit

9

126. An initial address may be loaded into the address counter register 126 by presenting the initial address in the signal ADDR\_EXT and asserting the signal LOAD. The circuit 126 may be configured to increment an address in response to the signal BURST\_CLK. When the signal ADV is asserted, the burst counter 128 will generally present the signal BURST\_CLK in response to the signal CLK. The signal BURST\_CLK generally contains a number of pulses that has been programmed by the signal BURST.

Referring to FIG. 3, a detailed block diagram illustrating an alternative embodiment of the circuit 102 is shown. The circuit 102' may comprise a latch 134, a multiplexer 136 and a counter 138. The signals ADDR\_EXT, LOAD and CLK may be presented to the latch 134. The latch 134 may have an output 140 that may present a portion (e.g., m bits, where m is an integer smaller than n) of the signal ADDR\_EXT as a portion of the signal ADDR\_INT, an output 142 that may present a second portion (e.g., k bits, where k is an integer smaller than n) of the signal ADDR\_EXT to a first input of the multiplexer 136, and an output 144 that may present the second portion of the signal ADDR\_EXT to an input 146 of the counter 138.

10

15

5

20 ~

The signals ADV, CLK and BURST may be presented to inputs of the counter 138. The counter 138 may be configured to generate a number of addresses in response to the signals CLK, BURST and ADV. The number of addresses generated by the counter 138 may be programmed by the signal BURST.

The signal BURST may be presented to a control input of the multiplexer 136. The multiplexer 136 may select between a number of signals from the latch 134 and a number of signals from the counter 138 to be presented as a second portion of the signal ADDR INT in response to the signal BURST.

Referring to FIG. 4, a flow diagram illustrating an example burst address sequence is shown. When the signal ADV is asserted, the circuit 100 will generally generate a number of address signals, for example, N where N is an integer. The address signals may be generated, in one example, on a rising edge of the signal CLK. The address signals will generally continue to be generated until the Nth address signal is generated.

20

5

15

Referring to FIGS. 5A and 5B, timing diagrams illustrating example operations for a four word (FIG. 5A) and an eight word (FIG. 5B) fixed burst memory in accordance with the present invention are shown. The timing diagrams generally

11

illustrate externally measurable signals for four and eight word fixed burst read/write architectures. In general, an operation (e.g., read or write) of the circuit 100 begins with loading an initial address (e.g., portions 150, 154, and 158 of FIG. 5A; portions 150', 154', and 158' of FIG. 5B). Starting with the initial address, a fixed number of words are generally transferred (e.g., line DQ of FIGS. 5A and 5B). During the transfer of the fixed number of words, the address and control buses (e.g., ADDR, CE, R/W, etc.) are generally available to other devices (e.g., portions 152, 156, and 160 of FIG. 5A; portions 152', 156', and 160' of FIG. 5B). In one example, the control and address bus activity may be one-fourth (FIG. 5A) or one-eighth (FIG. 5B) the data bus activity (e.g., compare line ADDR with line DQ of FIGS. 5A and 5B). The reduced bus activity may be an effect of the architecture. The data bus may be, in one example, active nearly 100% of the time (e.g., line DQ of FIGS. 5A and 5B) In one example, there may be no inefficiencies switching from read to write to read etcetera (e.g., see labels under line DQ of FIGS. 5A and 5B).

20 -

5

15

Referring to FIG. 6, a timing diagram illustrating a fixed burst length long enough to hide a writeback and a refresh cycle is shown. Internally the action being performed may

12

completely hide DRAM refresh activity inside nominal external activities. A portion 162 illustrates that refresh activity (e.g., writeback, read for refresh, and writeback for refresh) may be completed within the time of the burst transfer. When a fixed burst long enough to completely hide refresh activity is provided, there may be no penalty for using DRAM instead of SRAM for the memory 104.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.

13



## 1. An integrated circuit comprising:

a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal; and

a logic circuit configured to generate a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

2. The integrated circuit according to claim 1, wherein said predetermine number of internal address signals is determined by a fixed burst length.

3. The integrated circuit according to claim 1, wherein said predetermined number of internal address signals is 4.

4. The integrated circuit according to claim 1, wherein said predetermined number of internal address signals is 8.

14

5. The integrated circuit according to claim 2, wherein said fixed burst length is programmable.

6. The integrated circuit according to claim 5, wherein said fixed burst length is programmed by bond options.

7. The integrated circuit according to claim 5, wherein said fixed burst length is programmed by voltage levels on external pins.

8. The integrated circuit according to claim 1, wherein said memory comprises a static random access memory.

9. The integrated circuit according to claim 1, wherein said memory comprises a dynamic random access memory.

10. The integrated circuit according to claim 9, wherein said predetermined number of internal address signals is chosen to provide time for writeback and refresh cycles.

15

5

11. The integrated circuit according to claim 1, wherein said predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses.

12. An integrated circuit comprising:

means for reading and writing data in response to an internal address signal; and

means for generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

13. A method of providing a fixed burst length data transfer comprising the steps of

reading from and writing data to a memory in response to an internal address signal; and

generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) a control signal, wherein said generation

0325.00309 CD99073

of said predetermined number of internal address signals is non-interruptible.

14. The method according to claim 13, further comprising the step of programming said predetermined number.

15. The method according to claim 14, wherein said programming step is performed using bond options.

16. The method according to claim 14, wherein said programming step is performed using voltage levels.


17. The method according to claim 13, further comprising the step of selecting said predetermined number to provide time for writeback and refresh cycles.

#### ABSTRACT OF THE DISCLOSURE

An integrated circuit comprising a memory and a logic circuit. The memory may comprise a plurality of storage elements each configured to read and write data in response to an internal address signal. The logic circuit may be configured to generate a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. The generation of the predetermined number of internal address signals may be non-interruptible.

5

# Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 24










FIG.2



















FIG. 5B




FIG. 6

## PRINT OF DRAWINGS AS ORIGINALLY FILT




FIG. 1

Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 30

tad tad de de tes tad de de de de de de tes de de de

PRINT OF DRAWINGS AS ORIGINALLY FIL








FIG.2
















FIG. 6

Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 34

tataa ka ta ta ta ta ta ta ta ta ta ta

Docket No. 0325.00309

#### DECLARATION, POWER OF ATTORNEY AND PETITION

I, the undersigned inventor, hereby declare that:

My residence, post office address and citizenship are given next to my name;

I believe that I am the first, original and solc inventor of the subject matter claimed in the application for patent entitled "HIDDEN DRAM REFRESH IN FIXED BURST MEMORIES", which:

 $\underline{X}$  is submitted herewith;

was filed on \_\_\_\_\_\_ as Application Serial No. \_\_\_\_\_ and amended on \_\_\_\_\_;

I have reviewed and understand the contents of the above-identified application for patent (hereinafter, "this application"), including the claims;

I acknowledge the duty under Title 37, Code of Federal Regulations, Section 1.56, to disclose to the United States Patent and Trademark Office information known to be material to the patentability of this application. I also acknowledge that information is material to patentability when it is not cumulative to information already provided to the United States Patent and Trademark Office and when it either

compels, by itself or in combination with other information, a conclusion that a claim is unpatentable under the preponderance of evidence standard, giving each term in the claim its broadest reasonable construction consistent with the application, and before any consideration is given to evidence which may be submitted to establish a contrary conclusion of patentability, or

refutes or is inconsistent with a position taken in either (i) asserting an argument of patentability, or (ii) opposing an argument of unpatentability relied on by the United States Patent and Trademark Office;

I hereby claim the priority benefit under Title 35, Section 119(e), of the following United States provisional patent applications:

Application No.

Filing Date

I hereby claim the priority benefit under Title 35, Section 120, of the following United States patent applications:

Serial No.

Filing Date

<u>Status</u>

Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 35

Docket No. 0325.00309

I hereby claim the priority benefit under Title 35, Section 365(c), of the following PCT International patent applications designating the United States:

CHRISTOPHER MAIORANA PC

Application No.

Filing Date

Where the subject matter of the claims of this application is not disclosed in the United States or PCT priority patent applications identified above, I acknowledge the duty to disclose information known to be material to the patentability of this application that became available between the filing dates of this application and of the priority United States or PCT patent applications.

I hereby appoint as my attorneys with full power of substitution to prosecute this application and conduct all business in the United States Patent and Trademark Office associated with this application: Customer No. 021363.

# 021363

## PATENT TRADEMARK OFFICE

I declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of this application or any patent issuing thereon.

Cathal G. Phelan	
Inventor	
l'it.Te	

Signature of Inventor

2/11/00

Date

394 Mountain View Ave.	
Mountain View, CA 94041	

Citizen of:_	Ireland
Residence:	394 Mountain View Ave.
	Mountain View, CA 94041

GP2824

#### s Docket No. <u>0325.00309</u> Attorne

PATENT

TECH CENTER 2700

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Serial No.: Filed: For:

1P

1 1 2000

Cathal G. Phelan 09/504,344 February 14, 2000 FIXED BURST MEMORIES

Art Unit: 2824 Examiner:

**Assistant Commissioner For Patents** Washington, D.C. 20231

### TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT WITHIN THREE MONTHS OF FILING OR **BEFORE MAILING OF FIRST OFFICE ACTION (37 CFR 1.97(b))**

NOTE: "An information disclosure statement shall be considered by the Office if filed: (1) within three months of the filing date of a national application; (2) within three months of the date of entry of the national stage as set forth in § 1.491 in an international application; or (3) before the mailing date of a first Office action on the merits, whichever event occurs last." 37 CFR 1.97(b).

### **IDENTIFICATION OF TIME OF FILING THE ACCOMPANYING INFORMATION DISCLOSURE STATEMENT**

The information disclosure statement submitted herewith is being filed within three months of the filing date of the application or date of entry into the national stage of an international application before the mailing date of a first Office action on the merits, whichever event occurs last, 37 CFR 1.97(b).

CHRIST AIORANA, P.C. **OPHER** M Christopher P. Maiorana RECEN Registration No. 42,829

24025 Greater Mack, Suite 200 St. Clair Shores, MI 48080 (810) 498-0670 Dated: <u>May 8, 2000</u>

MAY + 6 2000

TELHNULOGY CENTER 2800

I hereby certify that this letter, the response or amendment attached hereto are being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on May 8, 2000.

Donea Der Mary Donna Berkley

Sheet <u>1</u> of <u>1</u>

Form PTO-1449 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE						CE	PAT	FENT AND	ATTY DOCKET 0325.00309	NO.	SERIAL NO 09/504,344	D.		
INI	FOR	MA	TI	ON	DI	scz		URE	APPLICANT: Cathal G. Phelan					
51.		MI	SIN I	IВ	ΥA	AFEN	LIG	URE AVT 1 2000	FILING DATE February 14, 2000		GROUP 2824-2187			
						X	\$ \$	OFT	S. PATENT DOCU	MENTS				
Examiner Initial	Document No. Date					Date	Name		Class	Sul Class	Filing	Pate		
			н.									EH	26	E
												CENTER	2000	F
												101	0	
		·											Þ	
								<del></del>						
								·····						
											×	0	- 9 <sup>- 1</sup>	
												<b></b>		
											·			
										·				
	<del></del>	·						FORI	EIGN PATENT DO	CUMENTS				
	D	ocu	mei	nt N	١o.			Date	Country	Class	Sub- Class	Trans	l.	
	<b> </b>			()								Class	Yes	No
••••••••••••••••••••••••••••••••••••••		_	_				$\downarrow$							
i		$\neg$	_							·		ļ.		
		-									·			<u> </u>
									<u> </u>					
					OT	HE	RI	OCUMENTS	S (Incl. Author, Titl	e, Date, Pertinent	Pages, etc.)		-	
m. M	Ur	ıdeı	sta	ndi	ng l	Bur	st M	lodes in Synch	ronous SRAMs, Cyp	ress Semiconducto	r Corp., June	30, 1999.		
										<u></u>				
``````````````````````````````````````		_\	_\											
Examiner 🗸		J	J	٢,	5	a	~	Y	Date Considered	9125/6	2)			
Examiner: In	nitia	lif	refe	erer	ices	coi	nsid	eved, whether	or not citation is in c opy of this form with	onformance with M	IPEP 609. Dr	aw line thro	ugh cita	tion



# UNITED STAT: DEPARTMENT OF COMMERCE Patent and Trac\_mark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED I	NVENTOR	/	ATTORNEY DOCKET NO.
09/504,344	02/14/00	PHELAN	•	i	0325.000309
021363		TM02/1002	٦	EE	EXAMINER
CHRISTOPHER	P. MAIORAN	VA, P.C.		NAMAZI	. M
24025 GREAT SUITE 200	ER MACK			ART UNIT	PAPER NUMBER
ST. CLAIR S	HORES MI 48	3080		2187	2
				DATE MAILED:	
					10/02/01

Please find below and/or attached an Office communication concerning this application or proceeding.

**Commissioner of Patents and Trademarks** 

PTO-90C (Rev. 2/95) \*U.S. GPO: 2000-473-000/44602

10

1- File Copy

	Application No. 09/504,344	ant(s) مح	Phela	n
Office Action Summary	Examiner Mehdi Nam	azi	Art Unit 2187	
The MAILING DATE of this communication app	ears on the cover sheet w	ith the corre	spondence add	 iress
Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS THE MAILING DATE OF THIS COMMUNICATION.	SET TO EXPIRE <u>three</u>	MOI	NTH(S) FROM	
<ul> <li>Extensions of time may be available under the provisions of 37 CFI after SIX (6) MONTHS from the mailing date of this communical</li> <li>If the period for reply specified above is less than thirty (30) days, a be considered timely.</li> <li>If NO period for reply is specified above, the maximum statutory per communication.</li> <li>Failure to reply within the set or extended period for reply will, by str.</li> <li>Any reply received by the Office later than three months after the meaned patent term adjustment. See 37 CFR 1.704(b).</li> </ul>	tion. a repty within the statutory mini riod will apply and will expire S atute. cause the application to	mum of thirty ( IX (6) MONTH become ABAN	30) days will IS from the mailing IDONED (35 U.S.(	2. § 133)
Status 1) 🔀 Responsive to communication(s) filed on <u>Feb 1</u> .	4, 2000			·
2a) This action is FINAL. 2b) 🛛 This	action is non-final.			
3) Since this application is in condition for allowanc closed in accordance with the practice under E	e except for formal matte x parte Quayl <del>0</del> 35 C.D. 11	rs, prosecut ; 453 O.G. :	ion as to the m 213.	erits is
Disposition of Claims				
4) 🕅 Claim(s) <u>1-17</u>			is/are per	ding in the applica
4a) Of the above, claim(s)	······································		is/are withd	rawn from considera
5) 🗍 Claim(s)			is/a	re allowed.
6) 🗌 Claim(s)				re rejected.
7) 🕅 Claim(s) _ <u>1-17</u>				
8) 🗌 Claims				
Application Papers		-		
9) The specification is objected to by the Examiner.				
10) The drawing(s) filed on	is/are objected to by the	Examiner.		
11) The proposed drawing correction filed on			b) disapprov	ed.
12) $\Box$ The oath or declaration is objected to by the Exam			· · · ·	
Priority under 35 U.S.C. § 119				
13) Acknowledgement is made of a claim for foreign i	priority under 35 U.S.C. §	119(a)-(d).		
a) 🗋 All b) 🗌 Some* c) 🔄 None of:				
1. 🗌 Certified copies of the priority documents ha	ve been received.			
2.  Certified copies of the priority documents ha		ication No.		
3. Copies of the certified copies of the priority of application from the International Bure	documents have been re eau (PCT Rule 17 2(a))	ceived in thi	s National Stag	e
*See the attached detailed Office action for a list of t	he certified copies not re	ceived.		
14) 🗋 Acknowledgement is made of a claim for domesti	c priority under 35 U.S.C	§ 119(e).		
Attachment(s)				
15) X Notice of References Cited (PTO-892)	18) 🔲 Interview Summary (I	PTO-413) Paper N	√o(s)	
16) XNotice of Draftsperson's Patent Drawing Review (PTO-948)	19) 🔲 Notice of Informal Pa	ent Application (F	PTO-152)	
17) X Information Disclosure Statement(s) (PTO-1449) Paper No(s).	20) 🗌 Other:			
s. Patent and Trademark Office TO-326 (Rev. 9-00) Office	Action Summary		Part of	Paper No. 3

Art Unit: 2187

### **DETAILED ACTION**

1. Claims 1-17 are presented for examination. This office action is in response to the application filed 02/14/2000.

#### In the Title

2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. It appears --A memory device that transfers a fixed number of words of data with non-interruptible burst-- or other similar language(see claim 1, specification, pages 1 and 9, e.g.). The loss in brevity of title is more than offset by the gain in its informative value in indexing, classifying, searching, etc. See MPEP 606 and 606.01.

### Claim Rejections - 35 USC § 112

3. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

4. Claims 6 and 15 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to enable one skilled in

> Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 41

Art Unit: 2187

the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

As per claims 6 and 15, the specification does not provide support for limitation such as *bond options*.

### Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371© of this title before the invention thereof by the applicant for patent.

6. Claims 1-17 are rejected under 35 U.S.C. 102(e) as being anticipated by Yip et al.(YIP)(U.S.Patent No. 6,289,138).

As per claims 1 and 12-13 Yip teaches an integrated circuit comprising: a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal(fig. 144B, element 230); and a logic circuit configured to generate a predetermined number of said internal address signals in response to (I) an external address signal(fig. 144A, "ext\_addr"), (ii) a clock signal(inherent) and

### Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 42

Art Unit: 2187

(iii) one or more control signals(col. 2, lines 15-20), wherein said generation of said predetermined number of internal address signals is non-interruptible(col. 115, lines 60-64).

As-per claims 2, Yip teaches wherein said predetermine number of internal address signals is determined by a fixed burst length(col. 115, lines 62-63).

As per claims 3-4 and 14, Yip teaches wherein said predetermined number of internal address signals are 4 or 8(col. 115, lines 62-63 teaches preset number of words, which means preset numbers of internal signals).

As per claim 5, Yip teaches wherein said fixed burst length is programmable(col. 109, lines 35-43).

As per claims 6 and 15, Yip teaches wherein said fixed burst length is programmed by bond options(col. 109, lines 35-43).

As per claims 7 and 16, Yip teaches wherein said fixed burst length is programmed by voltage levels on external pins(it is inherent to have voltage levels for each burst).

As per claim 8, Yip teaches wherein said memory comprises a static random access memory(fig. 1, element 230).

As per claim 9, Yip teaches wherein said memory comprises a dynamic random access memory(fig. 146, element 1910).

Application/Control Number: 09/504,344 Art Unit: 2187

As per claims 10 and 17, Yip teaches wherein said predetermined number of internal address signals is chosen to provide time for writeback and refresh cycles(it is inherent to have time included for writeback and refresh cycle during each burst).

As per claim 11, Yip teaches wherein said predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses(col. 115, lines 62-63).

#### Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

<u>U.S. Patent 5,651,138(Le et al.)</u> Teaches data processor with controlled burst memory accesses and method therefor.

<u>U.S. Patent 5,805,928(Lee)</u> Teaches burst length detection circuit for detecting a burst end time point and generating a burst mode signal without using a conventional burst length detection counter.

Application/Control Number: 09/504,344 Art Unit: 2187

<u>U.S. Patent 5,936,975 (Okamura)</u> Teaches semiconductor memory device with switching circuit for controlling internal addresses in parallel test.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mehdi Namazi whose telephone number is (703) 306-2758. The examiner can normally be reached on Monday-Thursday from 7:00 to 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Do Hyun yoo, can be reached on (703) 308-4908.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-9600.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 746-7239 (for formal communications intended for entry)

Or:

(703) 746-7240 (for informal or draft communications, please label PROPOSED or DRAFT )

# Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 45

Art Unit: 2187

Hand-delivered responses should be brought to Crystal Park 2,

2121 Crystal Drive,

Arlington, VA., Sixth Floor (Receptionist).

M. Namazi N October 1, 2001

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100

Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 46

PAGE 1 OF 1

FO	RM P	. P	U.S. DEPARTMENT ATENT AND TRAD	EMARK OFFICE	serial no. 09/504,344	group art unit 2187	ATTACHM TO PAPER		3
		NOTICE OF RI	EFERENCES	CITED	APPLICANT(S)	Dhalan			
				U.S. PATENT DO		Phelar	) · · ·	·	
*							SUB-	FUI	
		DOCUMENT NO.	DATE	NA	ME	CLASS	SUB- CLASS	FILII DA1	ΓE
	Α	5,651,138	7/1997	Leo	et al.	711	154		
	В	5,805,928	9/1998	. L	ee	710	35		
	С	5,936,975	8/1999	Oka	mura	714	719		
	D	6,289,138	9/2001	-	et al.	382	307		
	E	6,085,261	7/2000	MeIn	tyre, sr. etal	. 710	35		
	F								
	G	•							
	H			-					
	J								
	К		5.						
		r	F	OREIGN PATENT	DOCUMENTS				
*		DOCUMENT NO.	DATE	COUNTRY	NA	ME	CLASS	SUE CLA	3- SS
	L							•	
	М								
	Ν								
	0								
	Ρ			**************************************					
	Q								
		OTHE	R REFERENCE	ES (Including Autho	r, Title, Date, Pertine	ont Pages, Etc	;.)		
	R								
	s								
$\neg$	т			······					
	U			· · · · · · · · · · · · · · · · · · ·					
EXA	MINE	<sub>ER</sub> Mehdi Namazi	DATE Septe	mber 27, 2001			Ea	rm892ccs	2100
			copy of this ref	erence is not being	furnished with this o		F.U		21000
			See Manual of	Patent Examining P	Procedure, section 70	17.05(a).)			

Form PTO 948 (Rev. 8-98)

U.S. DEPARTMENT OF COMMERCE - Patent and Trademark Office

344 Application No.

٦

### NOTICE OF DRAFTSPERSON'S PATENT DRAWING REVIEW

The drawing(s) filed (insert date) are:

A. □ approved by the Draftsperson under 37 CFR 1.84 or 1.152.
 B: □ objected to by the Draftsperson under 37 CFR 1.84 or 1.152 for the reasons indicated below. The Examiner will require momission of new, corrected drawings when necessary. Corrected drawing must be sumitted according to the instructions on the back of this notice.

1. DRAWINGS. 37 CFR 1.84(a): Acceptable categories of drawings: Black ink. Color.	8. ARRANGEMENT OF VIEWS. 37 CFR 1.84(i) Words do not appear on a horizontal, left-to-right fashion
Color drawings are not acceptable until petiton is granted. Fig(s)	when page is either upright or turned so that the top becomes the right side, except for graphs. Fig(s)
Pencil and non black ink not permitted. Fig(s) 2. PHOTOGRAPHS. 37 CFR 1.84 (b)	<ol> <li>SCALE. 37 CFR 1.84(k)</li> <li>Scale not large enough to show mechanism without</li> </ol>
I full-tone set is required. Fig(s)	Scale not large enough to show mechanism without crowding when drawing is reduced in size to two-thirds in
Photographs not properly mounted (must use brystol board or	reproduction.
photographic double-weight paper). Fig(s) Foor quality (half-tone). Fig(s)	Fig(s)
3. TYPE OF PAPER. 37 CFR 1.84(e)	<ol> <li>CHARACTER OF LINES, NUMBERS, &amp; LETTERS. </li></ol>
Paper not flexible, strong, white, and durable.	Lines, numbers & letters not uniformly thick and well
Fig(s)	defined, clean, durable, and black (poor line quality).
Erasures, alterations, overwritings, interlineations, folds, copy machine marks not accepted. Fig(s)	$\operatorname{Fig}(s)$
Mylar, velum paper is not acceptable (too thin).	<ol> <li>SHADING. 37 CFR 1.84(m)</li> <li> Solid black areas pale. Fig(s)</li> </ol>
Fig(s)	Solid black shading not permitted. Fig(s)
<ol><li>SIZE OF PAPER. 37 CFR 1.84(f): Acceptable sizes:</li></ol>	Shade lines, pale, rough and blurred. Fig(s)
21.0 cm by 29.7 cm (DIN size A4)	12. NUMBERS, LETTERS, & REFERENCE CHARACTERS.
21.6 cm by 27.9 cm (8 1/2 x 11 inches) All drawing sheets not the same size.	37 CFR 1.84(p) Numbers and reference characters not plain and legible.
Sheet(s)	Fig(s)
Drawings sheets not an acceptable size. Fig(s)	Figure legends are poor. Fig(s)
5. MARGINS. 37 CFR 1.84(g): Acceptable margins:	Numbers and reference characters not oriented in the
Top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom 1.0 cm	same direction as the view. 37 CFR 1.84(p)(1)
SIZE: A4 Size	Fig(s) English alphabet not used. 37 CFR 1.84(p)(2)
Top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom 1.0 cm	Figs
SIZE: $81/2 \times 11$ C L M	Numbers, letters and reference characters must be at least
Margins not acceptable. Fig(s) 15H	.32 cm (1/2 inch) in height. 37 CFR 1.84(p)(3)
$\begin{array}{c c} \hline & & \\ \hline \hline & & \\ \hline \\ \hline$	$Fig(s) = \begin{pmatrix} f \\ f$
6. VIEWS. 37 CFR 1.84(h)	LEAD LINES. 57 CFR 1.54(q) Lead lines cross each other. Fig(s)
REMINDER: Specification may require revision to	Lead lines missing. Fig(s)
correspond to drawing changes.	14. NUMBERING OF SHEETS OF DRAWINGS. 37 CFR 1.84(t)
Partial views. 37 CFR 1.84(h)(2) Brackets needed to show figure as one entity.	Sheets not numbered consecutively, and in Arabic numerals
Fig(s)	beginning with number 1. Sheet(s) 15. NUMBERING OF VIEWS. 37 CFR 1.84(u)
Views not labeled separately or properly.	Views not numbered consecutively, and in Arabic numerals,
Fig(s) Enlarged view not labeled separetely or properly.	beginning with number 1. Fig(s)
Enlarged view not labeled separetely or property.	16. CORRECTIONS. 37 CFR 1.84(w)
Fig(s) 7. SECTIONAL VIEWS: 37 CFR 1.84 (h)(3)	Corrections not made from prior PTO-948 dated
Hatching not indicated for sectional portions of an object.	17. DESIGN DRAWINGS. 37 CFR 1.152
Fig(s)	Surface shading shown not appropriate. Fig(s)
Sectional designation should be noted with Arabic or	Solid black shading not used for color contrast.
Roman numbers. Fig(s)	Fig(s)
· ·	
COMMENTS	·
	##+###################################
	Х. 
$\mathbf{N}$	
REVIEWER DATE C	210 TELEPHONE NO.
NEVIEWER 0 0 DATE	[ <u>0 10</u> TELEPHONE NO
ATTACHMENT TO PAPER NO	
and a second second Second second	ne a Marine and Antonio and A
Petition	ner STMicroelectronics, Inc., Ex. 100
	IPR2021-00355, Page 4

### Attachment for PTO-948 (Rev. 03/01, or earlier) 6/18/01

The below text replaces the pre-printed text under the heading, "Information on How to Effect Drawing Changes," on the back of the PTO-948 (Rev. 03/01, or earlier) form.

# INFORMATION ON HOW TO EFFECT DRAWING CHANGES

### 1. Correction of Informalities -- 37 CFR 1.85

New corrected drawings must be filed with the changes incorporated therein. Identifying indicia, if provided, should include the title of the invention, inventor's name, and application number, or docket number (if any) if an application number has not been assigned to the application. If this information is provided, it must be placed on the front of each sheet and centered within the top margin. If corrected drawings are required in a Notice of Allowability (PTOL-37), the new drawings **MUST** be filed within the **THREE MONTH** shortened statutory period set for reply in the Notice of Allowability. Extensions of time may NOT be obtained under the provisions of 37 CFR 1.136(a) or (b) for filing the corrected drawings after the mailing of a Notice of Allowability. The drawings should be filed as a separate paper with a transmittal letter addressed to the Official Draftsperson.

2. Corrections other than Informalities Noted by Draftsperson on form PTO-948.

All changes to the drawings, other than informalities noted by the Draftsperson, MUST be made in the same manner as above except that, normally, a highlighted (preferably red ink) sketch of the changes to be incorporated into the new drawings MUST be approved by the examiner before the application will be allowed. No changes will be permitted to be made, other than correction of informalities, unless the examiner has approved the proposed changes.

### Timing of Corrections

Applicant is required to submit the drawing corrections <u>within the</u> <u>time period set in the attached Office communication</u>. See 37 CFR 1.85(a).

Failure to take corrective action within the set period will result in **ABANDONMENT** of the application.

06/01/01

COPY OF PAPERS ORIGINALLY ED

IN RE APPLICATION OF:

SERIAL NOT PE

09/504,344

Cathal G. Phelan

FIXED BURST MEMORIES

February 14, 2000

Namzai, M.

2187

ART UNIT:

TITLE

FILED

EXAMIN

ASSISTANT COMMISSIONER FOR PATENTS Washington, D.C. 20231

Sir:

Enclosed please find an amendment, copies of three patents and a postcard along with the fee calculation below: FEE CALCULATION FOR ENCLOSED AND EXTENSION REQUEST (IF ANY)

	Claims Remaining	Highest No. Previous	Extra Rate	Additional Fee
Total Claims	20 minus	20 =	0 x \$ 18.00	\$ 0.00
Independent Claims	3 minus	3 =	0 x \$ 84.00	\$ 0.00
Multiple Dependent (	Claim First Added		+ \$280.00	<u> </u>

### TOTAL IF NOT SMALL ENTITY ... \$<u>0.00</u>

- [ ] SMALL ENTITY STATUS If applicable, divide by 2 ..... \$0.00
   [ ] Verified statement enclosed, if not previously filed.

The Commissioner is hereby authorized to charge any overpayment or underpayment of the above fee associated with this Communication to Deposit Account No. 50-0541. A duplicate copy of this sheet is attached.

CHRY

24025 Greater Mack, Suite 200 St. Clair Shores, Michigan 48080 (586) 498-0670

By:

Christopher P. Maiorana Registration No.: 42,829

OPHER P. MAIORANA, P.C.

I hereby certify that this letter, the response or amendment attached hereto are being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on February 4, 2002.

2/21/2002 BNGUYEN1 00000033 09504344

1 FC:115

110.00 OP

ra Mary Donna Berkley

Docket: 0325.003 Attor

RESPONSE TRANSMITTAL AND EXTENSION OF TIME REQUEST (IF REQUIRED) ##- #

RECEIVED

FEB 2 2 2002

Technology Center 2100

FEB THE INTTE		
FEB IN THE UNITE	ED STATES PATENT AND TRADEMARK	OFFICE #5/a
Application of:	Cathal G. Phelan	andt 1-26-02
Serial No.:	09/504,344	a a oc
Title:	FIXED BURST MEMORIES	-ENIED
Filed:	February 14, 2000	EEB 2 2 2002
Attorney Docket No.:	0325.00309	FEB 2 2 2 LOUE chnology Center 2100
Examiner:	Namzai, M. <b>T</b> e	chnology
Art Unit:	2187	
In Response To:	Office Action mailed October	2, 2001

I hereby certify that this letter, the response or amendment attached hereto are being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on <u>February 4, 2002</u>.

ponna Berkley

AMENDMENT

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

SCO.

In response to the Office Action mailed October 2, 2001

please amend the above-identified application as follows:

IN THE SPECIFICATION

Please replace the title with the following:

1

MEMORY DEVICE WITH FIXED LENGTH NON-INTERRUPTIBLE BURST

# VERSION WITH MARKINGS TO SHOW CHANGES MADE

Please replace the title with the following:

[FIXED BURST MEMORIES] <u>MEMORY DEVICE WITH FIXED LENGTH</u> NON-INTERRUPTIBLE BURST

### IN THE CLAIMS

Please amend the claims as follows:

1.

5

(AMENDED) A circuit comprising: a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal; and

a logic circuit configured to generate a predetermined number of said internal address signals in response to (i) an external address signaligarrow (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address \signals is non-interruptible.

(AMENDED) The curcuit according to claim 1, wherein 2. said predetermined number of internal address signals is determined by a fixed burst length.

3. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is at least 4.

4. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is 8.

5. (AMENDED) The circuit according to claim 2, wherein said fixed burst length is programmable.

6. (AMENDED) The circuit according to claim 5, wherein said fixed burst length is programmed by bond options.

7. (AMENDED) The circuit according to claim 5, wherein said fixed burst length is programmed by voltage levels on external pins.

8. (AMENDED) The circuit according to claim 1, wherein said memory comprises a static random access memory.

9. (AMENDED) The circuit according to claim 1, wherein said memory comprises a dynamic random access memory.

10. (AMENDED) The circuit according to claim 9, wherein said predetermined number of internal address signals is chosen to provide time for at least one writeback or refresh cycle.

11. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses.

4

12. (AMENDED) A circuit comprising:

5

5

means for reading data from and writing data to a plurality of storage elements in response to a plurality of internal address signals; and

means for generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

13. (AMENDED) A method of providing a fixed burst length data transfer comprising the steps of:

accessing a memory in response to a plurality of internal address signals; and

generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) a control signal, wherein said generation of said predetermined number of internal address signals is noninterruptible.

14. The method according to claim 13, further comprising the step of programming said predetermined number.

15. The method according to claim 14, wherein said programming step is performed using bond options.

16. The method according to claim 14, wherein said programming step is performed using voltage levels.

17. (AMENDED) The method according to claim 13, further comprising the step of selecting said predetermined number to provide time for at least one writeback or refresh cycle.

Please add the following new claims:

18. (NEW) The circuit according to claim 1, wherein said logic circuit comprises a counter configured to generate said predetermined number of internal address signals.

19. (NEW) The circuit according to claim 1, wherein said external address signal comprises an initial address for data transfers to an from said memory.

20. (NEW) A memory device according to claim 1, wherein said circuit is an integrated circuit.

### VERSION WITH MARKINGS TO SHOW CHANGES MADE

 (AMENDED) [An integrated] <u>A</u> circuit comprising: a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal; and

a logic circuit configured to generate a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

5

2. (AMENDED) The [integrated] circuit according to claim 1, wherein said [predetermine] <u>predetermined</u> number of internal address signals is determined by a fixed burst length.

3. (AMENDED) The [integrated] circuit according to claim 1, wherein said predetermined number of internal address signals is <u>at least</u> 4.

4. (AMENDED) The [integrated] circuit according to claim 1, wherein said predetermined number of internal address signals is 8.

5. (AMENDED) The [integrated] circuit according to claim 2, wherein said fixed burst length is programmable.

6. (AMENDED) The [integrated] circuit according to claim 5, wherein said fixed burst length is programmed by bond options.

7. (AMENDED) The [integrated] circuit according to claim 5, wherein said fixed burst length is programmed by voltage levels on external pins.

8. (AMENDED) The [integrated] circuit according to claim 1, wherein said memory comprises a static random access memory.

9. (AMENDED) The [integrated] circuit according to claim 1, wherein said memory comprises a dynamic random access memory.

10. (AMENDED) The [integrated] circuit according to claim 9, wherein said predetermined number of internal address signals is chosen to provide time for <u>at least one</u> writeback [and] <u>ör</u> refresh [cycles] <u>cycle</u>.

11. (AMENDED) The [integrated] circuit according to claim 1, wherein said predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses.

12. (AMENDED) [An integrated] <u>A</u> circuit comprising: means for reading <u>data from</u> and writing data <u>to a</u> <u>plurality of storage elements</u> in response to [an] <u>a plurality of</u> internal address [signal] <u>signals</u>; and

means for generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

5

5

13. (AMENDED) A method of providing a fixed burst length data transfer comprising the steps of:

[reading from and writing data to] <u>accessing</u> a memory in response to [an] <u>a plurality of</u> internal address [signal] <u>signals;</u> and

generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) a control signal, wherein said generation

9

of said predetermined number of internal address signals is noninterruptible.

10

17. (AMENDED) The method according to claim 13, further comprising the step of selecting said predetermined number to provide time for <u>at least one</u> writeback [and] <u>or</u> refresh [cycles] cycle.

.18. (NEW) The circuit according to claim 1, wherein said logic circuit comprises a counter configured to generate said predetermined number of internal address signals.

19. (NEW) The circuit according to claim 1, wherein said external address signal comprises an initial address for data transfers to an from said memory.

20. (NEW) A memory device according to claim 1, wherein said circuit is an integrated circuit.

10

### <u>R E M A R K S</u>

Careful review and examination of the subject application are noted and appreciated.

The present invention concerns an integrated circuit comprising a memory and a logic circuit. The memory may comprise a plurality of storage elements each configured to read and write data in response to an internal address signal. The logic circuit may be configured to generate a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. The generation of the predetermined number of internal address signals is non-interruptible.

#### SUPPORT FOR CLAIM AMENDMENTS

Support for the amendments to the claims and new claims 18-20 may be found in the drawings (e.g., FIGS. 1-6) and the specification (e.g., page 5, lines 2-14 and page 6, line 19 thru page 8, line 2) as originally filed. As such, no new matter has been added.

### OBJECTION TO THE TITLE

The objection to the title has been obviated by appropriate amendment and should be withdrawn.

11

### CLAIM REJECTIONS UNDER 35 U.S.C. §112

The rejection of claims 6 and 15 under 35 U.S.C. §112, second paragraph, is respectfully traversed and should be withdrawn.

Support for claims 6 and 15 may be found on page 8, lines 3-8 of the specification. Furthermore, bond options are well known in the art and, therefore, one skilled in the art would understand how to make and/or use bond options. Copies of U.S. patents 6,188,636<sup>°</sup> (issued February 13, 2001), 5,900,021 (issued May 4, 1999) and 5,360,992 (issued November 1, 1994) from the USPTO web site (<u>www.uspto.gov</u>) are attached as evidence of bond options being well known in the art.

#### CLAIM REJECTIONS UNDER 35 U.S.C. §102

The rejection of claims 1-17 under 35 U.S.C. §102(e) as being anticipated by Yip et al. '138 (hereinafter Yip) is respectfully traversed and should be withdrawn.

Yip discloses a general image processor (Title). The image processor includes a raster image coprocessor with a cache memory (elements 224 and 230 of FIG. 1 of Yip) connected to an external DRAM (element 1910 of FIG. 146 of Yip) via a local memory controller and an external interface (see FIG. 2). Accesses to the cache 230 and the external DRAM 1910 are interruptible (see column

54, lines 42-47, column 115, lines 26-29 and lines 52-55 and column 116, lines 20-22 of Yip).

In contrast, the present invention provides a logic circuit configured to generate a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, where the generation of the predetermined number of internal address signals is non-interruptible. Assuming, *arguendo*, that the cache 230° of Yip is similar to the presently claimed memory (as suggested by the Office Action in the last paragraph on page 3 and for which Applicants' representative does not necessarily agree), Yip does not disclose or suggest the generation of a predetermined number of internal address signals that is non-interruptible, as presently claimed. As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

In particular, during an access of the cache 230, Yip teaches that when a cache miss occurs the cache access is stalled until all the values needed are read from an external memory and stored in the cache (column 54, lines 42-47 of Yip). Since the access to the cache 230 can be stalled and writing of updated data to the cache must be accommodated, it follows that the generation of addresses for accessing the cache 230 is interruptible. Yip

13

teaches a cache access that can be stalled. Yip fails to disclose or suggest the generation of a predetermined number of internal address signals that is **non-interruptible**, as presently claimed. As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

Furthermore, assuming, arguendo, that the external DRAM 1910 of Yip is similar to the presently claimed memory (as suggested by the Office Action on page 4, lines 20-21 and for which Applicants' representative does not necessarily agree), Yip still does not disclose or suggest the generation of a predetermined number of internal address signals that is non-interruptible, as presently claimed. As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

Specifically, Yip teaches that a write burst to the DRAM 1910 can be interrupted when there is a cycle request from a higher priority port (column 115, lines 26-29 of Yip). Similarly, Yip teaches that a read burst will be terminated when a higher priority DRAM request is received (column 115, lines 52-55 of Yip). Since Yip teaches that a burst can be interrupted, Yip fails to disclose or suggest the generation of a predetermined number of internal address signals that is non-interruptible, as presently claimed.

14

As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

Despite the suggestion of the Office Action on page 4, lines 1-3, Yip does not disclose or suggest generating a predetermined number of internal address signals that is noninterruptible, as presently claimed. Restricting rearbitration for the DRAM 1910 so that an interruptible burst is not interrupted until a preset number of data words have been transferred (see column 115, lines 60-64 of Yip) is not the same as generating a predetermined number of internal address signals that is noninterruptible, as presently claimed. Therefore, Yip does not disclose or suggest generating a predetermined number of internal address signals that is non-interruptible, as presently claimed. As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

New claims 18-20 depend directly from independent claim 1, which is believed to be allowable, and, therefore, are fully patentable over the cited reference.

Accordingly, the present application is in condition for allowance. Early and favorable action by the Examiner is respectfully solicited.

15

The Examiner is respectfully invited to call the Applicants' representative should it be deemed beneficial to further advance prosecution of the application.

If any additional fees are due, please charge our office Account No. 50-0541.

Respectfully submitted,

MAJORANA, P.C. CHRISTORHEB D

Christopher P. Maiorana Registration No. 42,829 24025 Greater Mack, Suite 200 St. Clair Shores, MI 48080 (586) 498-0670

Dated: February 4, 2002

Docket No.: 0325.00309

	ed States Patent 2	and Trademark Office	UNITED STATES DEPARTM United States Patent and T Address: COMMISSIONER OF P Washington, D.C. 20281 www.uspto.gov	rademark Office ATENTS AND TRADEMARKS
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/504,344	02/14/2000	Cathal G. Phelan	0325.000309	7771
	590 04/25/2002 ER P. MAIORANA, P	C	EXAM	NICD
24025 GREAT		.0.		
SUITE 200	,		NAMAZI	MEHDI
ST. CLAIR SH	ORES, MI 48080		ART UNIT	PAPER NUMBER
			2187	1
~			DATE MAILED: 04/25/2002	6

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

d

Office Action Summers	Application No. 09/504,344	Applicant(s)	Phelar	ı
Office Action Summary	Examiner Mehdi Namazi		Art Unit <b>2187</b>	
The MAILING DATE of this communication app	ears on the cover sheet w	ith the corre	spondence add	
Period for Reply				
A SHORTENED STATUTORY PERIOD FOR REPLY IS THE MAILING DATE OF THIS COMMUNICATION.				
<ul> <li>Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communicater of the period for reply specified above is less than thirty (30) days, be considered timely.</li> <li>If NO period for reply is specified above, the maximum statutory period for reply is specified above, the maximum statutory period for reply is specified above.</li> </ul>	ition. a reply within the statutory minii	num of thirty (3	0) days will	date of this
<ul> <li>Failure to reply within the set or extended period for reply will, by si</li> <li>Any reply received by the Office later than three months after the r earned patent term adjustment. See 37 CFR 1.704(b).</li> </ul>	tatute, cause the application to I nailing date of this communicati	oecome ABAN	DONED (35 U.S.C ly filed, may reduce	. § 133). e any
Status				
1) 🕅 Responsive to communication(s) filed on <u>Feb 1</u>	4, 2002			
2a) This action is <b>FINAL</b> . 2b) X This	action is non-final.			
3) Since this application is in condition for allowand closed in accordance with the practice under E	e except for formal matte x parte Quawe35 C.D. 11	rs, prosecuti : 453 O.G. 2	on as to the me 13.	rits is
Disposition of Claims		,		
4) ⊠ Claim(s) <u>1-20</u>			is/are pend	ling in the applica
4a) Of the above, claim(s)				
5) 🗌 Claim(s)				e allowed.
6) 🔀 Claim(s) <u>1-20</u>				e rejected.
7) 🗌 Claim(s)				e objected to.
8) 🗌 Claims				
Application Papers		-		•
9) The specification is objected to by the Examiner.				
	is/are objected to by the I	Evominer		
3(1)			h) 🗌 dia ammunu (a	
11) The proposed drawing correction filed on			DI IGISADDIOVE	
<ul> <li>11) ☐ The proposed drawing correction filed on</li> <li>12) ☐ The path or declaration is objected to by the Ever</li> </ul>		appiorea	_)	su.
12) The oath or declaration is objected to by the Exar		approvod	-)	ε <b>υ.</b>
12) The oath or declaration is objected to by the Exar Priority under 35 U.S.C. § 119	niner.		_,	<b>.</b>
<ul> <li>12) ☐ The oath or declaration is objected to by the Exar</li> <li>Priority under 35 U.S.C. § 119</li> <li>13) ☐ Acknowledgement is made of a claim for foreign</li> </ul>	niner.		-, <u> </u>	<b>.</b>
<ul> <li>12) The oath or declaration is objected to by the Exar</li> <li>Priority under 35 U.S.C. § 119</li> <li>13) Acknowledgement is made of a claim for foreign a) All b) Some* c) None of:</li> </ul>	niner. priority under 35 U.S.C. §		-)	и.
<ul> <li>12) The oath or declaration is objected to by the Exar</li> <li>Priority under 35 U.S.C. § 119</li> <li>13) Acknowledgement is made of a claim for foreign</li> <li>a) All b) Some* c) None of:</li> <li>1. Certified copies of the priority documents had</li> </ul>	niner. priority under 35 U.S.C. § ive been received.	119(a)-(d).		
<ul> <li>12) The oath or declaration is objected to by the Exar</li> <li>Priority under 35 U.S.C. § 119</li> <li>13) Acknowledgement is made of a claim for foreign a) All b) Some* c) None of: <ol> <li>Certified copies of the priority documents have a comparison of the priority document</li></ol></li></ul>	niner. priority under 35 U.S.C. § ive been received. ive been received in Appli	119(a)-(d). cation No		· · · · · · · · · · · · · · · · · · ·
<ul> <li>12) The oath or declaration is objected to by the Exar</li> <li>Priority under 35 U.S.C. § 119</li> <li>13) Acknowledgement is made of a claim for foreign <ul> <li>a) All b) Some* c) None of:</li> <li>Certified copies of the priority documents hat</li> <li>Certified copies of the priority documents hat</li> <li>Copies of the certified copies of the priority documents hat</li> </ul> </li> </ul>	niner. priority under 35 U.S.C. § ive been received. ive been received in Appli documents have been rec eau (PCT Rule 17.2(a)).	119(a)-(d). cation No eived in this		
<ul> <li>12) The oath or declaration is objected to by the Exar</li> <li>Priority under 35 U.S.C. § 119</li> <li>13) Acknowledgement is made of a claim for foreign a) All b) Some* c) None of: <ol> <li>Certified copies of the priority documents hat</li> <li>Certified copies of the priority documents hat</li> <li>Copies of the certified copies of the priority documents hat</li> <li>Copies of the certified copies of the priority documents hat</li> <li>See the attached detailed Office action for a list of the tertified copies</li> </ol> </li> </ul>	niner. priority under 35 U.S.C. § we been received. we been received in Appli documents have been rec eau (PCT Rule 17.2(a)). he certified copies not rec	119(a)-(d). cation No eived in this eived.		· · · · ·
<ul> <li>12) The oath or declaration is objected to by the Exar</li> <li>Priority under 35 U.S.C. § 119</li> <li>13) Acknowledgement is made of a claim for foreign <ul> <li>a) All b) Some* c) None of:</li> <li>Certified copies of the priority documents hat</li> <li>Certified copies of the priority documents hat</li> <li>Copies of the certified copies of the priority documents hat</li> <li>Copies of the certified copies of the priority documents hat</li> <li>Copies of the certified copies of the priority documents hat</li> <li>Acknowledgement is made of a claim for domestional Bure</li> </ul> </li> </ul>	niner. priority under 35 U.S.C. § we been received. we been received in Appli documents have been rec eau (PCT Rule 17.2(a)). he certified copies not rec	119(a)-(d). cation No eived in this eived.		· · · · · · · · · · · · · · · · · · ·
<ul> <li>12) The oath or declaration is objected to by the Exar</li> <li>Priority under 35 U.S.C. § 119</li> <li>13) Acknowledgement is made of a claim for foreign <ul> <li>a) All</li> <li>a) Some* c) None of:</li> <li>1. Certified copies of the priority documents hat</li> <li>2. Certified copies of the priority documents hat</li> <li>3. Copies of the certified copies of the priority documents hat</li> <li>3. Copies of the certified copies of the priority documents hat</li> <li>3. Copies of the certified copies of the priority documents hat</li> <li>3. Acknowledgement is made of a claim for domestication for a list of t</li> </ul> </li> <li>14) Acknowledgement is made of a claim for domestication</li> </ul>	niner. priority under 35 U.S.C. § we been received. we been received in Appli documents have been rec eau (PCT Rule 17.2(a)). he certified copies not rec c priority under 35 U.S.C.	119(a)-(d). cation No eived in this eived. § 119(e).	National Stage	· · · · ·
<ul> <li>12) The oath or declaration is objected to by the Exar</li> <li>Priority under 35 U.S.C. § 119</li> <li>13) Acknowledgement is made of a claim for foreign <ul> <li>a) All b) Some* c) None of:</li> <li>Certified copies of the priority documents hat</li> <li>Certified copies of the priority documents hat</li> <li>Copies of the certified copies of the priority documents hat</li> </ul> </li> </ul>	niner. priority under 35 U.S.C. § we been received. we been received in Appli documents have been rec eau (PCT Rule 17.2(a)). he certified copies not rec	119(a)-(d). cation No eived in this eived. § 119(e). 10-413) Paper No	National Stage	· · · · ·

Art Unit: 2187

### **DETAILED ACTION**

1. This office action is in response to the amendment filed February 14, 2002 ( Amendment A ).

2. Claims 1-17 are presented for further examination in view of the foregoing amendments and remarks. Claims 1-13, and 17 have been amended. No claim has been canceled. New claims 18-20 have been added. Therefore, claims 1-20 are pending.

### **Response to Arguments**

3. Applicant's arguments with respect to claims 1-17 have been considered but are moot in view of the new ground(s) of rejection.

### **Claim Objections**

4. Claim 19 is objected to because of the following informalities:

As per claim 19, line 3, replace "an" with --and--. Appropriate correction is required.

> Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 69

Art Unit: 2187

### Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States. 1-2 0

6. Claims 1-17 are rejected under 35 U.S.C. 102(b) as being anticipated by Cowles(U.S.Patent No. 5,729,504).

As per claims 1 and 12-13 Cowles teaches a circuit comprising: a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal(fig. 1, element 12); and a logic circuit configured to generate a predetermined number of said internal address signals in response to (I) an external address signal (col. 2, lines 20-21), (ii) a clock signal(col. 9, lines 59-61) and (iii) one or more control signals(fig. 1, element 38, produce control signal), wherein said generation of said predetermined number of internal address signals is non-interruptible(col. 8, lines 18-22).

Art Unit: 2187

As per claims 2, Cowles teaches wherein said predetermine number of internal address signals is determined by a fixed burst length(col. 5, lines 47-53).

As per claims 3-4 and 14, Cowles teaches wherein said predetermined number of internal address signals are 4 or 8(fig. 2, shows various burst length of 2, 4, and 8).

As per claim 5, Cowles teaches wherein said fixed burst length is programmable(col. 5, lines 31-34).

As per claims 6 and 15, Cowles teaches wherein said fixed burst length is programmed by bond options(it is well known in the art to include multiple modes of operation selected by bond options).

As per claims 7 and 16, Cowles teaches wherein said fixed burst length is programmed by voltage levels on external pins(it is inherent to have voltage levels for each burst).

As per claim 8, Cowles teaches wherein said memory comprises a static random access memory(fig. 1, element 12).

As per claim 9, Cowles teaches wherein said memory comprises a dynamic random access memory(fig. 1, element 12).

As per claims 10 and 17, Cowles teaches wherein said predetermined number of internal address signals is chosen to provide time for at least one writeback or refresh cycle(it is

> Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 71

Art Unit: 2187

inherent to have time included for writeback and refresh cycle during each burst).

As per claim 11, Cowles teaches wherein the predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses (col. 8, lines 18-22).

As per claim 18, Cowles teaches wherein the logic circuit comprises a counter configured to generate the predetermined number of internal address signals(fig. 1, element 26).

As per claim 19, Cowles teaches wherein the external address signal comprises an initial address for data transfers to and from the memory(col. 2, lines 21-22).

As per claim 20, Cowles teaches wherein the circuit is an integrated circuit(abstract).

### Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

<u>U.S. Patent (5,966,724) (Ryan)</u> Teaches synchronous memory device with dual page and burst mode operations.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mehdi

# Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 72

Art Unit: 2187

Namazi whose telephone number is (703) 306-2758. The examiner can normally be reached on Monday-Thursday from 7:00 to 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Do Hyun yoo, can be reached on (703) 308-4908.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-9600.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 746-7239 (for formal communications intended for entry)  $% \left( \left( 1-\frac{1}{2}\right) \right) =0$ 

Or:

(703) 746-7240 (for informal or draft communications, please label PROPOSED or DRAFT ) Hand-delivered responses should be brought to Crystal Park 2,

2121 Crystal Drive,

Arlington, VA., Sixth Floor (Receptionist).

M. Namazi April 21, 2002

DO HYU SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100

Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 73

### PAGE 1 OF 1

FORM PTO-892 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE NOTICE OF REFERENCES CITED				SERIAL NO. 09/504,344	GROUP ART UNIT 2187	ATTACHME TO PAPER		6
			CITED	APPLICANT(S)				
				Phelan				
			U.S. PATENT D	OCUMENTS	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		
	DOCUMENT NO.	DATE	N	AME	CLASS	SUB- CLASS	FILI DA	NG TE
A	5,729,504	3/1998	Cowles		365	236		
в	5,966,724	10/1999	Ryan		711	105		·
С								
D								
E			<u> </u>				<b>.</b>	
F	•							
G			·					<u> </u>
<u>  H  </u>								
-								
J	ne an		······					
K				T DOCUMENTS		J	<b></b>	
*			COUNTRY		NAME	CLASS	SI	JB- ASS
	DOCUMENT NO.	DATE						
L								
M	· · · · · · · · · · · · · · · · · · ·							
N		· · · · · · · · · · · · · · · · · · ·						
O P						+		
Q								
	L0 <sup>-</sup>		S (Including Aut	hor, Title, Date, Per	tinent Pages, I	Etc.)	<b></b>	
			<b>~</b>					
R								
s								
						<u></u>		
Т								
<u> </u>								
Įυ								
EXAMIN		DATE						
	Mehdi Nama		oril 21, 2002		in office cetier		Form892	ccs21
		* A copy of this re	ference is not be	ing furnished with th g Procedure, sectio	ns office action n 707.05(a).)	l		

JUL 0 9 2	COPY OF PAPERS OF ALLY FILED	7/B 3-23-07
Application of: Serial No.:	D STATES PATENT AND TRADEMARK Cathal G. Phelan 09/504,344	OFFICE RECEIVED JUL 1 6 2002 Technology Center 2100
Title:	MEMORY DEVICE WITH FIXED INTERRUPTIBLE BURST	LENGTH NON-
Filed:	February 14, 2000	
Attorney Docket No.:	0325.00309	
Examiner:	Namazi, M.	
Art Unit:	2187	

In Response To: Office Action mailed April 25, 2002

I hereby certify that this letter, the response or amendment attached hereto are being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on <u>June 26, 2002</u>.

tond nna Berkley

AMENDMENT

Assistant Commissioner for Patents Washington, D.C. 20231

/OIPA

Sir:

In response to the Office Action mailed April 25, 2002

please amend the above-identified application as follows:

#### IN THE CLAIMS

1

Please amend the claims as follows:

07/15/2002 NNOHAMM1 00000026 09504344

01 FC:103

18.00 OP

#### COPY OF PAPERS ORIGINALLY FILED

(AMENDED) A circuit comprising:

1.

Sul

CV

5

a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal; and

a logic circuit configured to generate a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

2. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is determined by a fixed burst length.

3. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is at least 4.

4. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is 8.

5. (AMENDED) The circuit according to claim 2, wherein said fixed burst length is programmable.

2

6. (AMENDED) The circuit according to claim 5, wherein said fixed burst length is programmed by bond options.

7. (AMENDED) The circuit according to claim 5, wherein said fixed burst length is programmed by voltage levels on external pins.

8. (AMENDED) The circuit according to claim 1, wherein said memory comprises a static random access memory.

9. (AMENDED) The circuit according to claim 1, wherein said memory comprises a dynamic random access memory.

10. (AMENDED) The circuit according to claim 9, wherein said predetermined number of internal address signals is chosen to provide time for at least one writeback or refresh cycle.

11. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses.

3

12. (AMENDED) A circuit comprising:

5

5

means for reading data from and writing data to a plurality of storage elements in response to a plurality of internal address signals; and

means for generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

13. (AMENDED) A method of providing a fixed burst length data transfer comprising the steps of:

accessing a memory in response to a plurality of internal address signals; and

generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) a control signal, wherein said generation of said predetermined number of internal address signals is noninterruptible.

14. The method according to claim 13, further comprising the step of programming said predetermined number.

15. The method according to claim 14, wherein said programming step is performed using bond options.

ىلىد

16. The method according to claim 14, wherein said programming step is performed using voltage levels.

17. (AMENDED) The method according to claim 13, further comprising the step of selecting said predetermined number to provide time for at least one writeback or refresh cycle.

18. The circuit according to claim 1, wherein said logic circuit comprises a counter configured to generate said predetermined number of internal address signals.

19. (AMENDED) The circuit according to claim 1, wherein said external address signal comprises an initial address for data transfers to and from said memory.

20. A memory device according to claim 1, wherein said circuit is an integrated circuit.

5

Please add the following new claim:

21. (NEW) The circuit according to claim 1, further comprising an address and control bus configured to present said external address signal and said one or more control signals, wherein said bus is freed up during the generation of said predetermined number of internal address signals.

6

5

#### VERSION WITH MARKINGS TO SHOW CHANGES MADE

19. (AMENDED) The circuit according to claim 1, wherein said external address signal comprises an initial address for data transfers to [an] and from said memory.

21. (NEW) The circuit according to claim 1, further comprising an address and control bus configured to present said external address signal and said one or more control signals, wherein said bus is freed up during the generation of said predetermined number of internal address signals.

5

7

### <u>REMARKS</u>

Careful review and examination of the subject application are noted and appreciated.

The present invention concerns an integrated circuit comprising a memory and a logic circuit. The memory may comprise a plurality of storage elements each configured to read and write data in response to an internal address signal. The logic circuit may be configured to generate a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. The generation of the predetermined number of internal address signals is non-interruptible.

#### SUPPORT FOR CLAIM AMENDMENTS

Support for the amendments to the claims can be found in the drawing as originally filed, for example, FIGS. 5A, 5B and 6, and in the specification as originally filed, for example, on page 9, lines 3-11. As such, no new matter has been added.

#### OBJECTION TO THE CLAIMS

The objection to claim 19 has been obviated by appropriate amendment and should be withdrawn.

8

### CLAIM REJECTIONS UNDER 35 U.S.C. §102

The rejection of claims 1-20 under 35 U.S.C. §102(b) as being anticipated by Cowles is respectfully traversed and should be withdrawn.

Cowles is directed to a continuous burst EDO memory device (Title). Cowles does not disclose or suggest generating a predetermined number of internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, where the generation of the predetermined number of internal address signals is **non-interruptible**, as presently claimed.

In contrast, the present invention (claim 1) provides a circuit comprising a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal and a logic circuit configured to generate a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. The generation of the predetermined number of internal address signals is **non-interruptible**. Claims 12 and 13 recite similar limitations.

Assuming, arguendo, that the memory array 12 of Cowles is similar to the presently claimed memory (as suggested by the Office - Action in section no. 6, on page 3 and for which Applicants'

9

representative does not necessarily agree), Cowles does not disclose or suggest the generation of a predetermined number of internal address signals that is non-interruptible, as presently claimed. As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

In particular, Cowles teaches that a continuous burst read operation can be **terminated** "merely" by a low to high transition of the write enable signal WE\* prior to a falling edge of the CAS\* signal (column 8, lines 32-36 of Cowles). Since the burst read operation can be **terminated**, it follows that the generation of addresses for accessing the memory array of Cowles is **interruptible**. Cowles teaches a burst read access that can be terminated. Cowles fails to disclose or suggest the generation of a predetermined number of internal address signals that is **non-interruptible**, as presently claimed. As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

Furthermore, Cowles teaches that a low to high transition of the WE\* signal within a burst write access to the memory array 112 will **terminate** the burst access, preventing further writes from occurring (column 7, lines 36-38 of Cowles). Likewise, a high to low transition of the WE\* signal within a burst read access will **terminate** the burst read access (column 7, lines 38-41 of Cowles).

10

Similarly, Cowles teaches that control circuitry can **terminate** a data burst based upon the states of signals CAS\*, RAS\* and WE\* (column 7, lines 50-61 of Cowles). Since Cowles teaches that a burst can be terminated, Cowles fails to disclose or suggest the generation of a predetermined number of internal address signals that is **non-interruptible**, as presently claimed. As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

Despite the suggestion of the Office Action on page 3, paragraph no. 6, Cowles does not disclose or suggest generating a predetermined number of internal address signals that is **non-interruptible**, as presently claimed. Therefore, Cowles does not disclose or suggest each and every element of the presently pending claims, arranged as in the presently pending claims. As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

New claim 21 depends directly from claim 1, which is believed to be fully patentable over the cited reference, and, therefore, is also believed to be fully patentable over the cited reference.

Accordingly, the present application is in condition for allowance. Early and favorable action by the Examiner is respectfully solicited.

11

The Examiner is respectfully invited to call the Applicants' representative should it be deemed beneficial to further advance prosecution of the application.

If any additional fees are due, please charge our office Account No. 50-0541.

Respectfully submitted,

CHRISTOPHER P. MAIORANA, P.C.

Robert M. Miller

Registration No. 42,892 24025 Greater Mack, Suite 200 St. Clair Shores, MI 48080 (586) 498-0670

Dated: June 26, 2002

Docket No.: 0325.00309

12

JUL 0 9 2002 N	7	COPY OF PAPERS ORIGINALLY FILE	S D Attorney Dock	et: 0325.00309		
N APPLICATIO	N OF: Cathal G. Ph	elan		ANSMITTAL AND F TIME REQUEST		
ERIAL NO.:	09/504,344		(IF REQUIRED			
TLE:	FIXED BUR	FIXED BURST MEMORIES				
LED:	February 14,	2000 -	REC	RECEIVED		
XAMINER:	Namzai, M.	Namzai, M.		JUL 1 6 2002		
RT UNIT:	2187		Technology	Technology Center 2100		
ashington, D.C. 20	231			,		
r: nclosed please find a	an amendment and a post			an a		
r: nclosed please find a				Additional Fee		
r: inclosed please find a	an amendment and a post N FOR ENCLOSED ANI	DEXTENSION REQUERTIES Highest No.	JEST (IF ANY)	Additional		
r: nclosed please find a SE CALCULATION Fotal Claims ndependent	an amendment and a post N FOR ENCLOSED ANI Claims Remaining	• EXTENSION REQU Highest No. Previous	JEST (IF ANY) Extra Rate	Additional Fee		
r: nclosed please find a	an amendment and a post <b>N FOR ENCLOSED ANI</b> Claims Remaining 21 minus 3 minus	EXTENSION REQU         Highest No.         Previous         20	JEST (IF ANY)           Extra Rate           0         x \$ 18.00           0         x \$ 84.00	Additional Fee \$ 18.00		
r: nclosed please find a <b>CE CALCULATION</b> Fotal Claims ndependent Claims	an amendment and a post <b>N FOR ENCLOSED ANI</b> Claims Remaining 21 minus 3 minus	EXTENSION REQU         Highest No.         Previous         20         3         =         TOTAL IF NOT S	JEST (IF ANY)           Extra Rate           0         x \$ 18.00           0         x \$ 84.00	Additional Fee \$ 18.00 \$ 0.00 \$ 0.00		

24025 Greater Mack, Suite 200

(586) 498-0670

St. Clair Shores, Michigan 48080

The Commissioner is hereby authorized to charge any overpayment or underpayment of the above fee associated with this Communication to Deposit Account No. 50-0541. A duplicate copy of this sheet is attached.

CHRISTOPHER P. MAIORANA, P.C.

By: Robert M. Miller

Registration No.: 42,892

I hereby certify that this letter, the response or amendment attached hereto are being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on June 26, 2002.

Mary Donna Berkley By

Unit	ed States Patent 4	and Trademark Office	UNITED STATES DEPART United States Patent and T Address: COMMISSIONER OF P Washington, D.C. 2023J www.uspio.gov	rademark Office		
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/504,344	02/14/2000	Cathal G. Phelan	0325.000309	7771		
	590 10/22/2002	0				
CHRISTOPHER P. MAIORANA, P.C. 24025 GREATER MACK			EXAMINER			
SUITE 200 ST. CLAIR SHORES, MI 48080			NAMAZI, MEHDI			
•			ART UNIT	PAPER NUMBER		
			2188 DATE MAILED: 10/22/2002	8		

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

	Application No. <b>09/504,344</b>	Applicant(s) Phelan			
Office Action Summary	Examiner Mehdi Namazi		Art Unit 2188		
The MAILING DATE of this communication app	ears on the cover sheet w	ith the corres	pondence addr		
Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136 (a mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply wi - If NO period for reply specified above, the maximum statutory period will a - Failure to reply within the set or extended period for reply will, by statute, ca - Any reply received by the Office later than three months after the mailing date	a). In no event, however, may a re thin the statutory minimum of thirt pply and will expire SIX (6) MONT use the application to become AB	ply be timely filed y (30) days will be HS from the mailin NDONED (35 U.S	considered timely. g date of this commu .C. § 133).		
earned patent term adjustment. See 37 CFR 1.704(b). Status					
1) $\bigtriangledown$ Responsive to communication(s) filed on Jul 9,	2002				
2a) $\bigtriangledown$ This action is <b>FINAL</b> . 2b) $\Box$ This	action is non-final.				
3) Since this application is in condition for allowan closed in accordance with the practice under Ex Disposition of Claims	ice except for formal ma x <i>parte Quayle</i> , 1935 C.	atters, prosec D. 11; 453 (	cution as to the D.G. 213.	e merits is	
4) 🔀 Claim(s) <u>1-21</u>	·	is/are	pending in the	application.	
4a) Of the above, claim(s)		is/are	e withdrawn fr	om consideratio	
5) 🗍 Claim(s)			s/are allowed.		
6) 🔀 Claim(s) <u>1-21</u>			s/are rejected.		
7) 🗌 Claim(s)					
8)  Claims					
Application Papers	are subje			stion requirement	
9) I The specification is objected to by the Examine	r.				
10) It he drawing(s) filed on $02/14/00$ is		b) 🕅 objected	to by the Exa	miner	
Applicant may not request that any objection to t					
11) The proposed drawing correction filed on					
If approved, corrected drawings are required in re					
12) $\Box$ The oath or declaration is objected to by the Ex					
riority under 35 U.S.C. §§ 119 and 120					
13) Acknowledgement is made of a claim for foreig	n priority under 35 U.S.	C. § 119(a)-	(d) or (f).		
a) 🗌 All b) 🗌 Some* c) 🗌 None of:	<b>x</b>				
1. Certified copies of the priority documents	have been received.				
2. Certified copies of the priority documents				•	
3. Copies of the certified copies of the priorit application from the International B *See the attached detailed Office action for a list of	ureau (PCT Rule 17.2(a	)).	this National S	tage	
4) $\Box$ Acknowledgement is made of a claim for domes			).		
a)	onal application has bee	n received.			
5) Acknowledgement is made of a claim for domes	stic priority under 35 U.	S.C. §§ 120	and/or 121.		
ttachment(s)					
) Notice of References Cited (PTO-892)	4) 🔲 Interview Summary (				
<ul> <li>Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>Information Disclosure Statement(s) (PTO-1449) Paper No(s).</li> </ul>	5) Notice of Informal Pa	tent Application (P	TO-152)		
Fapel NO(8).	6) [] Other:				

Art Unit: 2188

### **DETAILED ACTION**

1. This office action is in response to the amendment filed June 9, 2002. Applicant's amendment and arguments have been considered with results that follow.

#### Claims

2. Claims 1-20 have been presented in this application for examination. Claim 19 has been amended. Claim 21 has been added. No claim have been canceled. Therefore, claims 1-21 remain pending in the application.

#### **Response to Arguments**

3. Applicant's arguments filed on June 9, 2002 have been fully considered. With regard to claims 1, 12 and 13 the applicant's arguments is not persuasive.

Examiner is agree with applicant's arguments on pages 9-11 with regard to termination of continuous burst (col. 8, lines 32-36 or col. 7, lines 36-38, or col. 7, lines 38-41). However, I should point out this fact that the termination is with regard to continuous burst and not with a row burst which represents a fixed burst length with no interruption. Cowles provides a solution for avoiding termination of row burst, "To avoid a

> Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 90

Art Unit: 2188

premature termination of a burst, RSA\* cannot transition high until after the column associated with each row has been latched".(col. 8, lines 63-65)

#### Drawings

4. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the "address and control bus" must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

#### Specification

5. The amendment filed on June 9, 2002 is objected to under 35 U.S.C. 132 because it introduces new matter into the disclosure. 35 U.S.C. 132 states that no amendment shall introduce new matter into the disclosure of the invention. The added material which is not supported by the original disclosure is as follows:

# Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 91

Art Unit: 2188

as per claim 21, line 2, "an address and control bus" is not supported by specification. Page 9, lines 8 of specification teaches two separate address bus and control bus.

Applicant is required to cancel the new matter in the reply to this Office Action.

### Claim Rejections - 35 USC § 112

6. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

7. Claim 21 is rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

As per claim 21, line 2, "an address and control bus" is not supported by specification.

Art Unit: 2188

#### Claim Rejections - 35 USC § 102

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

9. Claims 1-21 are rejected under 35 U.S.C. 102(b) as being anticipated by Cowles(U.S.Patent No. 5,729,504).

As per claims 1 and 12-13 Cowles teaches a circuit comprising: a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal(fig. 4, element 112); and a logic circuit configured to generate a predetermined number of said internal address signals in response to (I) an external address signal (col. 2, lines 20-21), (ii) a clock signal(col. 9, lines 59-61) and (iii) one or more control signals(fig. 4, element 138, produce control signal), wherein said generation of said predetermined number of internal address signals is noninterruptible(col. 8, lines 18-22).

Application/Control Number: 09/504,344 Art Unit: 2188

As per claims 2, Cowles teaches wherein said predetermine number of internal address signals is determined by a fixed burst length(col. 5, lines 47-53).

As per claims 3-4 and 14, Cowles teaches wherein said predetermined number of internal address signals are 4 or 8(fig. 2, shows various burst length of 2, 4, and 8).

As per claim 5, Cowles teaches wherein said fixed burst length is programmable(col. 5, lines 31-34).

As per claims 6 and 15, Cowles teaches wherein said fixed burst length is programmed by bond options(it is well known in the art to include multiple modes of operation selected by bond options).

As per claims 7 and 16, Cowles teaches wherein said fixed burst length is programmed by voltage levels on external pins(it is inherent to have voltage levels for each burst).

As per claim 8, Cowles teaches wherein said memory comprises a static random access memory(fig. 4, element 112).

As per claim 9, Cowles teaches wherein said memory comprises a dynamic random access memory(fig. 4, element 112).

As per claims 10 and 17, Cowles teaches wherein said predetermined number of internal address signals is chosen to provide time for at least one writeback or refresh cycle(col. 8,

Art Unit: 2188

lines 33-36, lines 63-65) (Cowles teaches that continuous burst between rows are intruptable but row or fixed burst are not).

As per claim 11, Cowles teaches wherein the predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses (col. 8,.lines 18-22).

As per claim 18, Cowles teaches wherein the logic circuit comprises a counter configured to generate the predetermined number of internal address signals(fig. 4, element 126).

As per claim 19, Cowles teaches wherein the external address signal comprises an initial address for data transfers to and from the memory(col. 2, lines 21-22).

As per claim 20, Cowles teaches wherein the circuit is an integrated circuit(abstract).

As per claim 21, Cowles teaches an address and control bus configured to present the external address signal and the one or more control signals, wherein the bus is freed up during the generation of the predetermined number of internal address signal(fig. 5)(col. 6, lines 47-50).

> Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 95

Art Unit: 2188

#### Conclusion

10. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mehdi Namazi whose telephone number is (703) 306-2758. The examiner can normally be reached on Monday-Thursday from 7:00 to 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Do Hyun yoo, can be -reached on (703) 308-4908.

Art Unit: 2188

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-9600.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 746-7239 (for formal communications intended for entry)

Or:

(703) 746-7240 (for informal or draft communications, please label PROPOSED or DRAFT ) Hand-delivered responses should be brought to Crystal Park 2, 2121 Crystal Drive,

Arlington, VA., Sixth Floor (Receptionist).

M. Namazi October 1,8, 2002

Kegunald D. Bragelon **REGINALD G. BRAGDON PRIMARY EXAMINER** 

Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 97

DEC-16-2002 MON 11:22 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

P. 03



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application of: Serial No.:

09/504,344

Cathal G. Phelan

MEMORY DEVICE WITH FIXED LENGTH NON-INTERRUPTIBLE BURST

Filed:

Title:

February 14, 2000

Namazi, M.

Attorney Docket No.: 0325.00309

Examiner: Art Unit:

2187

In Response To;

Office Action mailed October 22, 2002

### CERTIFICATE OF FACSIMILE

The undersigned hereby certifies that the foregoing documents were sent via facsimile to the following: Assistant Commissioner for Patents, Washington, D.C. 20231, Examiner M. Namazi at (703) 746-7238 on <u>December 16</u>, 2002

13 Mary Donation Mary Donna Berkley

AMENDMENT AFTER FINAL

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

K to enter

In response to the Office Action mailed October 22, 2002

please amend the above-identified application as follows:

#### IN THE CLAIMS

1

Please amend the claims as follows:

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

### DEC-16-2002 MON 11:23 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

P. 04

1. (AMENDED) A circuit comprising:

a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal; and

a logic circuit configured to generate a predotermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

2. (AMENDED) The circuit according to claim 1, wherein said prodetermined number of internal address signals is determined by a fixed burst length.

3. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is at least
 4.

4. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is 8.

5. (AMENDED) The circuit according to claim 2, wherein said fixed burst length is programmable.

2

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

5

C1

Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 99

 $\mathbb{V}$ 

DEC-16-2002 MON 11:23 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

6. (AMENDED) The circuit according to claim 5, wherein said fixed burst length is programmed by bond options.

7. (AMENDED) The circuit according to claim 5, wherein said fixed burst length is programmed by voltage levels on external pins.

• 8. (AMENDED) The circuit according to claim 1, wherein said memory comprises a static random access memory.

9. (AMENDED) The circuit according to claim 1, wherein said memory comprises a dynamic random access memory.

10. (AMENDED) The circuit according to claim 9, wherein said predetermined number of internal address signals is chosen to provide time for at least one writeback or refresh cycle.

11. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses.

3

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

CI

5

C

5

### DEC-16-2002 MON 11:23 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

P. 06

16 (AMENDED) A circuit comprising:

means for reading data from and writing data to a plurality of storage elements in response to a plurality of internal address signals; and

means for generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

Nr. (AMENDED) A method of providing a fixed burst length data transfer comprising the steps of:

accessing a memory in response to a plurality of internal address signals; and

generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) a control signal, wherein said generation of said predetermined number of internal address signals is noninterruptible.

the step of programming said predetermined number.

4

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

DEC-16-2002 MON 11:24 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

19. The method according to claim 14, wherein said programming step is performed using bond options.

2. The method according to claim 1, wherein said programming step is performed using voltage levels.

(AMENDED) The method according to claim J, further comprising the step of selecting said predetermined number to provide time for at least one writeback or refresh cycle.

The circuit according to claim 1, wherein said logic circuit comprises a counter configured to generate said predetermined number of internal address signals.

(AMENDED) The circuit according to claim 1, wherein said external address signal comprises an initial address for data transfers to and from said memory.

14 20. A memory device according to claim 1, wherein said circuit is an integrated circuit.

(AMENDED) The circuit according to claim 1, further comprising address and control busses configured to present said

5

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

### DEC-16-2002 MON 11:24 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

CI

5

external address signal and said one or more control signals, wherein said busses are freed up during the generation of said predetormined number of internal address signals.

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 103

6

5

DEC-16-2002 MON 11:24 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

### P. 09

# VERSION WITH MARKINGS TO SHOW CHANGES MADE

21. (AMENDED) The circuit according to claim 1, further comprising [an] address and control [bus] busses configured to present said external address signal and said one or more control signals, whorein said [bus is] bugges are freed up during the generation of said predetermined number of internal address signals.

7

### Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

### DEC-16-2002 MON 11:24 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

REMARKS

Careful review and examination of the subject application are noted and appreciated.

The present invention concerns an integrated circuit comprising a memory and a logic circuit. The memory may comprise a plurality of storage elements each configured to read and write data in response to an internal address signal. The logic circuit may be configured to generate a predetermined numbor of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. The generation of the predetermined number of internal address signals is non-interruptible.

# SUPPORT FOR CLAIM AMENDMENTS

Support for the amendment to claim 21 can be found in the drawings as originally filed, for example, FIGS. 1-3, 5A and 5B, and in the specification as originally filed, for example, on page 9, lines 5-10; and page 12, lines 7-15. As such, no new matter has been added.

Furthermore, the present amendment does not raise new issues. The amendment to claim 21 merely changes the grammatically singular "address and control bus" (which Applicant's representatives believe is supported by the specification) to the

8

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

## Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 105

P. 10

### DEC-16-2002 MON 11:25 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

grammatically plural "address and control busses." The Examiner has already considered this issue (see page 4, first paragraph of the Office Action dated October 22, 2002). Therefore, the present amendment raises no new issues, and should be entered and considered.

Claim 21 has been amended. Claims 1-21 remain active in the present application.

### OBJECTION TO THE DRAWINGS

The objection to the drawings has been obviated by appropriate amendment and should be withdrawn.

## OBJECTION TO THE CLAIMS

The objection to claim 21 has been obviated by appropriate amendment and should be withdrawn.

# CLAIM REJECTIONS UNDER 35 U.S.C. §112

The objection to claim 21 under 35 U.S.C. § 112, first paragraph, has been obviated by appropriate amendment and should be withdrawn.

9

## Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

# Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 106

P. 11

### DEC-16-2002 MON 11:25 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

#### CLAIM REJECTIONS UNDER 35 U.S.C. \$102

The rejection of claims 1-21 under 35 U.S.C. \$102(b) as being anticipated by Cowles is respectfully traversed.

Cowles is directed to a continuous burst EDO memory device (Title). The invention disclosed by Cowles improves upon a conventional burst "extended data out" (or "BEDO") memory architecture. Despite the statements to the contrary in the Office Action dated October 22, 2002 (hereinafter "the Office Action"), Cowles does not disclose or suggest generating a predetermined number of internal address signals non-interruptibly, as presently claimed. Instead, Cowles teaches that the improvement disclosed therein relates to an ability to access a second row of memory while bursting data out of a first row (a so-called "continuous BEDO," or "CBEDO" architecture; see, e.g., FIG. 5 and col. 2, 11. 15-18, 44-48 and 55-61; col. 6, 11. 17-29; col. 7, 11. 55-64; col. 8, 11. 26-33 and 60-63; and col. 9, 11. 4-11, 21-23 and 47-52 of Cowles). This ability to access a second row of memory while bursting data out of first row has little or nothing to do with whether a "burst" can be interrupted. In fact, each of the various burst accesses disclosed by Cowles can be interrupted. Consequently, it appears that any generation of internal addresses performed by the various memory architectures of Cowles can also be interrupted (see, e.g., the detailed discussion below and FIG. 4;

10

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

DEC-16-2002 MON 11:25 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

col. 5, 1. 61 through col. 6, 1, 9; and col. 8, 11, 37-48 of Cowles).

In contrast, the present claim 1 recites a circuit comprising a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal and a logic circuit configured to generate non-interruptibly a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. Claims 12 and 13 recite similar limitations. Therefore, Cowles neither discloses nor suggests the presently claimed invention.

The Office Action appears to draw a distinction between a "continuous burst" and a "row burst" as they relate to interruptibility (see, e.g., the paragraph bridging pages 2-3 of the Office Action, which appears to suggest that a continuous burst can be terminated or interrupted, while a row burst cannot). However, Cowles draws such a distinction for only one of three conditions under which a burst can be prematurely terminated or interrupted. In fact, Cowles discloses that a BEDO access can be interrupted under any of the three conditions, whereas a CBEDO access can be interrupted under only two of the three conditions. The passage relied upon in the Office Action to support the distinction between a "continuous burst" and a "row burst" is

11

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

#### DEC-16-2002 MON 11:26 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

actually directed to a difference between BEDO and CBEDO memories that affects only one of the three BEDO termination conditions; see the detailed discussion below. As a result, both the "continuous burst" and "row burst" modes disclosed by Cowles are interruptible.

For example, with regard to BEDO memories, Cowles states that:

"The time at which data will be valid at the outputs of the burst EDO DRAM is dependent only on the timing of the CAS\* signal provided that OE\* is maintained low, and WE\* remains high." (Col. 4, 11. 8-11 of Cowles; emphasis added.)

Furthermore, with regard to BEDO memories, Cowles also states that:

"Once the memory device begins to output data in a burst read cycle, the output drivers 34 will continue to drive the data lines without tri-stating the data outputs during CAS\* high intervals dependent on the state of the output enable 42 and write enable 36 (OE\* and WE\*) control lines, thus allowing additional time for the system to latch the output data." (Col. 3, 1. 65-col. 4, 1. 4 of Cowles; emphasis added.)

"The control circuit [r]y determines when a current data burst should be terminated based upon the state of RAS\* 14, CAS\* 24 and WE\* 36." (Col. 4, 11. 63-65 of Cowles; emphasis added.)

"The level of the WE\* signal must remain high for read and low for write burst accesses throughout the burst access. A low to high transition within a burst write access will terminate the burst access, preventing further writes from occurring. A high to low transition on WE\* within a burst read access will likewise terminate the burst read access and will place the data output 10 in a high impedance state." (Col. 5, 11. 4-10 of Cowles; emphasis added.)

12

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 109

#### DEC-16-2002 MON 11:26 AM CHRISTOPHER MAJORANA, PC FAX NO. 5864980673

"Both RAS\* and CAS\* going high during a burst access will also terminate the burst access cycle placing the data drivers in a high impedance output state, and resetting the burst length counter." (Col. 5, 11. 25-28 of Cowles; emphasis added.)

Thus, in BEDO memories, Cowles teaches that there are three conditions that will terminate a REDO access:

- WE\* transitioning, either from low to high or from high to low;
- 2. RAS\* and CAS\* going high; or
- 3. OE\* going high (although, arguably, the state of OE\* may have little, if anything, to do with generating a predetermined number of internal addresses).

The improvement to BEDO memories disclosed by Cowles and discussed above is directed to minimizing the impact of condition #2 above when accessing a different row. If we assume arguendo that the OE\* signal disclosed by Cowles has little, if anything, to do with generation of internal addresses, there remains one condition (WE\* transitioning) under which the CBEDO memory of Cowles will terminate a burst access, and thus, interrupt the generation of internal addresses, contrary to the present claims.

With regard to CBEDO memories, Cowles states that;

"The time at which data will be valid at the outputs of the burst EDO DRAM is dependent only on the timing of the CAS\* signal provided that OE\* is maintained low, and WE\* remains high." (Col. 6, 11. 63-66 of Cowles [emphasis added]; note the similarities to col. 4, 11. 8-11 of Cowles, cited above.)

13

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

## DEC-16-2002 MON 11:26 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

"Once the memory device begins to output data in a burst read cycle, the output drivers 134 will continue to drive the data lines without tri-stating the data outputs during CAS\* high intervals dependent on the state of the output enable and write enable (OE\* and WE\*) control lines, thus allowing additional time for the system to latch the output data." (Col. 7, 11. 53-59 of Cowles [emphasis added]; note the similarities to col. 3, 1. 65col. 4, 1. 4 of Cowles, cited above.)

"The control circuit [r]y determines when a current data burst should be terminated based upon the state of RAS\* 114, CAS\* 124 and WE\* 136." (Col. 7, 11. 52-54 of Cowles [emphasis added]; note the similarities [including the typographical error] to col. 4, 11. 63-65 of Cowles, cited above.)

"The level of the WE\* signal must remain high for read and low for write burst accesses throughout the burst access. A low to high transition within a burst write access will terminate the burst access, preventing further writes from occurring. A high to low transition on WE\* within a burst read access will likewise terminate the burst read access and will place the data output 110 in a high impedance state." (Col. 7, 11. 34-41 of Cowles [emphasis added]; note the similarities to col. 5, 11. 4-10 of Cowles, cited above.)

Thus, in CBEDO memories, Cowles teaches that at least two of the three conditions above that terminate a BEDO access (WE\* transitioning and OE\* going high) will also terminate a CBEDO access. Cowles is quite clear in this teaching with regard to WE\* transitions:

> "In a CBEDO operation, control circuitry 138 does not terminate a burst operation when CAS\* and RAS\* go high, but looks to WE\* for an indication that a burst operation is to be terminated." (Col. 7, 11. 57-61 of Cowles; emphasis added.)

> > 14

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 111

.]

#### DEC-16-2002 MON 11:27 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

"To terminate a continuous burst read operation, the WE\* signal merely has to transition high prior to a falling edge of the CAS\* signal." (Col. 8, 11. 33-36 of Cowles; emphasis added.)

Therefore, even if we assume for the sake of argument that OE\* does not affect the generation of internal addresses, there is still one condition under which the memories of Cowles will interrupt (or prematurely terminate) an access: <u>WE\*</u> <u>Eransitioning</u>. Cowles rather explicitly teaches how such a premature termination can take place.

For example, in FIG. 4 of Cowles, the access at "COLM" is prematurely terminated when WE\* transitions from low to high, causing the "COLp" address to be latched and data from the "COLp" address to be read out (see, e.g., the "ADDR," "WE" and "DQ" waveforms in FIG. 4 and the corresponding description at col. 5, 1. 61-col. 6, 1. 9 of Cowles). Cowles correlates the read and write operations of the BEDO memory of FIG. 3 and the CBEDO memory of FIG. 5; i.e., in both memories, the next falling edge of CAS\* after the WE\* signal transitions low latches a new column address for a burst write operation (see, e.g., col. 8, 11. 37-48 of Cowles). One of ordinary skill in the art would understand that the next falling edge of CAS\* after the WE\* signal transitions high latches a new column address for a burst read operation, Thus, this

15

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

DEC-16-2002 MON 11:27 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

passage further substantiates the interruptibility of both the BEDO and CBEDO memories of Cowles.

Thus, it appears that Cowles consistently discloses at least one condition under which the generation of internal addresses can be interrupted, contrary to the non-interruptible internal address generation presently claimed.

As noted in the Office Action, Cowles discloses that:

"To avoid a premature termination of a burst, RAS\* cannot transition high until after the last column associated with each row has been latched." (Col. 8, 11. 63-65 of Cowles.)

However, as discussed above, this statement refers to reducing the impact of burst termination condition #2 above (see, e.g., col. 8, 1. 65-col. 9, 1. 15 of Cowles), a condition that also terminates a burst access in the BEDO memory of Cowles. More to the point of the present claims, Cowles discloses that:

"Transitions of the WE\* signal may be locked out during critical timing periods <u>within an access cycle</u> in order to reduce the possibility of triggering a false write cycle. After the critical timing period, <u>the state of</u> <u>WE\* will determine whether a burst access continues</u>, is initiated, or is terminated." (Col. 5, 11, 11-16 and col. 7, 11, 42-47 of Cowles; emphasis added.)

These statements in Cowles apply to both the BEDO and CREDO memory architectures (consistent with the WE\*-initiated interrupt shown in FIG. 4 applying to both BEDO and CBEDO momories), However, as the plain language of the passage

16

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

DEC-16-2002 MON 11:27 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

indicates, locking out transitions of the WE\* signal during "critical timing periods" does not necessarily prevent termination or interruption of a burst access. Otherwise, how could the state of WE\* determine whether a burst access continues? If the access was not interruptible, the state of WE\* would only determine whether the next burst access is a read access or a write access; it could not determine whether the ongoing burst access continues or not.

Furthermore, Cowles provides very little guidance as to what the "critical timing periods" might be. Cowles teaches that RAS\* must remain high for a minimum of about 100 ns in a BRDO memory (col. 6, 11. 18-29 of Cowles). However, other than to refer to a specified minimum time period relating to the RAS signal (see col. 8, 11. 60-63), Cowles is largely silent as to what the "critical timing periods" are for a CBEDO memory. From these indications, one of ordinary skill in the art could only surmise that "critical timing periods within an access cycle" means something considerably less than an ontire access cycle. Thus, it is entirely possible, if not likely, that a burst access can be interrupted during an access cycle by a WE\* transition outsido the "critical timing period." Consequently, the disclosure that WE\*

17

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

## Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 114

DEC-16-2002 MON 11:28 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

within an access cycle" does not mean that burst accesses in a BEDO and/or CBEDO memory are non-interruptible, as presently claimed.

Since Cowles teaches that a burst can be terminated during a read or write access, whether in BEDO or CBEDO mode, Cowles fails to disclose or suggest the non-interruptible generation of a predetermined number of internal address signals, as presently claimed. As such, Cowles does not disclose or suggest each and every element of the presently pending claims, arranged as in the presently pending claims. Therefore, Cowles does not anticipate the present claims, and the rejection should be withdrawn.

#### CONCLUSION

Accordingly, the present application is in condition for allowance. Early and favorable action by the Examiner is respectfully solicited.

The Examiner is respectfully invited to call the Applicants' representative should it be deemed beneficial to further advance prosecution of the application.

18

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 115

DEC-16-2002 MON 11:28 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

If any additional fees are due, please charge our office Account No. 50-0541.

Respectfully submitted, CHRASTORNE P. MAIORANA, P.C. Christopher P. Maiorana Registration No. 42,829

24025 Greater Mack, Suite 200 St. Clair Shores, MI 48080 (586) 498-0670

Dated: December 16, 2002

Docket No.: 0325.00309

19

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

#### DEC-16-2002 MON 11:22 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

P. 01

#### LAW OFFICES CHRISTOPHER P. MAIORANA, P.C. 24025 GREATER MACK, SUITE 200 ST. CLAIR SHORES, MICHIGAN 48080

CHRISTOPHER P. MAIORANA ROBERT M. MOLLER JOHN J. KINATOWSKI

(586) 498-0670 Fax (586) 498-0673 maioranape com

PATENTS, TRADEMARKS & COPYRIGHTS

#### FACSIMILE MESSAGE

TO:	Examiner M. Namazi	
COMPANY:	U.S. Patent and Trademark Office	
RE;	Serial No.: 09/504,344 - Filed: February 14, 2000	
FILE NO.:	0325.00309	
FAX NO.;	(703) 746-7238	
FROM:	Christopher P. Maiorapa, Esq.	
DATE:	December 16, 2002	ТІМЕ:

## TOTAL NUMBER OF PAGES \_\_\_\_\_ (including cover sheet)

If you do not receive any of these pages, please telephone us at (586) 498-0670 or telefax us at (586) 498-0673.

#### COMMENTS:

## Enclosed is the following:

Amendment After Final (19 pages).

The information contained in this facsimile message is privileged and confidential information intended only for the individual or entity named above. If the render of this message is not the intended recipient for the employee or agant responsible for delivering this message to the intended recipient), you are hereby notified that any dissemination, distribution or copying of this communication is strictly prohibited. If you have received this communication in error, please immediately notifieds by telephone and return the original communication to us at the above address via the U.S. Mail. Thank you.

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

## CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

P. 02

#### LAW OFFICES CHRISTOPHER P. MAIORANA, P.C. 24025 GRFATER MACK, SUITE 200 ST. CLAIR SHORES, MICHIGAN 48080

-----

CHRISTOPHER P. MAIORANA ROBERT M. MILLER JOHN J. IGNATOWSKI (586) 498-0670 Fax (586) 498-0673 maioranapo.com

December 16, 2002

PATENTS, FRADEMARKS & COPYRIGHTS

Meredith McKenzie, Esq. Manager of Intellectual Property Cypress Semiconductor Corp. 3901 North First Street, Building 2 San Jose, CA 95134-1599

> Re: United States Patent Application Entitled: FIXED BURST MEMORIES Cypress Reference No.: CD99073 Our Reference No.: 0325.00309

Dear Meredith:

Enclosed is a copy of the Amendment After Final and accompanying documents that were filed today, via facsimile, with the United States Patent and Trademark Office for the above-identified patent application.

Please call me if you have any questions.

Very truly yours, CHRISTORHER P. MAIORANA, P.C. Christophor P. Maiorana

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]



UNIT	ed States Patent	and Trademark Office	UNITED STATES DEPARTM United States Patent and Ti Address: COMMISSIONER OF PJ Washington, D.C. 20231 www.uspto.gov	ademark Office
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/504,344	02/14/2000	Cathal G. Phelan	0325.000309	7771
21363 75	590 01/10/2003			
CHRISTOPHER P. MAIORANA, P.C. 24025 GREATER MACK SUITE 200		EXAMINER		
		NAMAZI, MEHDI		
ST. CLAIR SH	ORES, MI 48080		ART UNIT	PAPER NUMBER
*			2188 DATE MAILED: 01/10/2003	10

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

ł

Advisory Action		Application No. 09/504,344	Applicant(s)	Phelar	·
		Examiner <b>Mehdi Nan</b>	nazi	Art Unit 2188	
	The MAILING DATE of this communication appears	s on the cover sheet w	ith the corre	spondence addre	ess
There rejec allow	REPLY FILED <u>Dec 16, 2002</u> FAILS TO PLACE T efore, further action by the applicant is required to av tion under 37 CFR 1.113 may only be either: (1) a tir vance; (2) a timely filed Notice of Appeal (with appeal ) in compliance with 37 CFR 1.114. THE PERIOD FOR I	oid the abandonment	t of this app t which plac filed Reques	lication. A prop es the application	per reply to a final on in condition for
a)	X The period for reply expires <u>three</u> months from the				
b)	The period for reply expires on: (1) the mailing date of t is later. In no event, however, will the statutory period f final rejection. ONLY CHECK THIS BOX WHEN THE FIRS See MPEP 706.07(f).	his Advisory Action, or (	2) the date se SIX MONTH	S from the mailing	date of the
e) ap se	xtensions of time may be obtained under 37 CFR 1.136(a). Th ktension fee have been filed is the date for purposes of determ opropriate extension fee under 37 CFR 1.17(a) is calculated fro at in the final Office action; or (2) as set forth in (b) above, if c ailing date of the final rejection, even if timely filed, may reduc	ining the period of exten om: (1) the expiration da backed Apy reply recei	ision and the o te of the shor yed by the Of	corresponding among to the statutory per fice later than the	ount of the fee. The priod for reply original an months after the
1.□	37 CFR 1.192(a), or any extension thereof (37 CFF	R 1.191(d)), to avoid	must be file dismissal of	d within the pe the appeal.	riod set forth in
2.∟	The proposed amendment(s) will not be entered be				
(a)	$\square$ they raise new issues that would require further	consideration and/or	search (see	NOTE below);	
(b)	) $\square$ they raise the issue of new matter (see NOTE be	elow);			
(c)	$\square$ they are not deemed to place the application in t	better form for appea	l by materia	lly reducing or a	simplifying the
	issues for appeal; and/or they present additional claims without canceling				
3. 🗆	NOTE:Applicant's reply has overcome the following reject				
4. 🗆	Newly proposed or amended claim(s) a separate, timely filed amendment canceling the n	on-allowable claim(s)		uld be allowable	e if submitted in
5. 🛛					
6. 🗆	The affidavit or exhibit will NOT be considered because it is not directed SOLELY to issues which were newly raised by the Examiner in the final rejection.				
7. 🛛	For purposes of Appeal, the proposed amendment(s) a) $\Box$ will not be entered or b) $X$ will be entered and an explanation of how the new or amended claims would be rejected is provided below or appended.				
	The status of the claim(s) is (or will be) as follows:				
	Claim(s) allowed:				
	Claim(s) objected to:				
	Claim(s) rejected: <u>1-21</u> Claim(s) withdrawn from consideration:	· .			· · · · · · · · · · · · · · · · · · ·
• 🗔	Claim(s) withdrawn from consideration:		· · · ·		
8. 🗆	The proposed drawing correction filed on	is a) 🗆 ap	oproved or	b) 🗆 disapprove	d by the Examine
9. 🗆 10. 🗆	Note the attached Information Disclosure Statement Other:	t(s) (PTO-1449) Pape	er No(s)	REGINALD	D. Buylon G. BRAGDON EXAMINER
	and Trademark Office 3 (Rev. 04-01) Advi	sory Action		D	No 40

Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 120

Application/Control Number: 09/504,344

Art Unit: 2188

The examiner respectfully disagree with applicant's argument. Broadly interpreting the claim language, applicant's invention teaches "the fixed burst length may allow the circuit 100 to operate at higher frequencies then a conventional DRAM without needing interrupts to preform refreshes of data." (specification , page 8, lines 12-15). Cowles clearly teaches a continuous (non-interruptible) stream while new rows of the memory are accessed(abstract). In fact Cowles does not interrupt any signal <u>during refreshing of data</u>.

## Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 121

Page 2

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Group Art Unit:	2188		
Examiner:	Namazi, M.	1920 1920 - 1920 1920 - 1920	
Applicant:	Cathal G. Phelan		
Serial No:	09/504,344		
Filing Date:	February 14, 2000		
For:	MEMORY DEVICE WITH FIXED BURST	LENGTH	NON-INTERRUPT

I hereby certify that this letter, the response or amendment attached hereto are being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on January 22, 2003.

Mary Donna Berkley By:

011

#### NOTICE OF APPEAL

Patent and Trademark Board of Appeals and Interferences Assistant Commissioner for Patents Washington, DC 20231

Dear Sir:

The Applicant of the above-captioned patent application hereby appeals to the Board of Patent Appeals and Interferences from the decision dated October 22, 2002 of the Examiner finally rejecting Claims 1-21.

The payment for the appeal fee is enclosed herewith.

01/30/2003 EWILLIAN 0000000E 09504344 01 FC:1401- 320.00 GP If Applicant has not requested a sufficient extension and/or has not paid a sufficient fee for this matter, and/or for the extension necessary to prevent the abandonment of this application, please consider this as a request for an extension for the required time period and/or authorization to charge our Deposit Account No. 50-0541 for any fee which may be due.

Respectfully submitted,

Róbert M. Miller Reg. No. 42,892

(586) 498-0670

mill

CHRISTOPHER P. MAIORANA, P.C.

24025 Greater Mack, Suite 200 St. Clair Shores, MI 48080

By:

Date: January 22, 2003

Attorney Docket No.: 0325.00309

2

Our Docket No.: 0325.0030

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Examiner:

Art Group:

In re Application of:

Applicant Cathal G. Phelan

09/504,344

BURST

February 14, 2000

Application No.:

Filed:

For:

MEMORY DEVICE WITH FIXED LENGTH NON-INTERRUPTIBLE

2188

Namazi, M.

I hereby certify that this letter, the response or amendment attached hereto are being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on March 24, 2003.

# Donna Berkley

#### APPEAL BRIEF

RECEIVED MAR 3 1 2003

Technology Center 2100

0

Ş റ്റ

131 4049 (\_\_\_\_)

Assistant Commissioner for Patents Washington, D.C. 20231

Dear Sir:

Appellants submit, in triplicate, the following Appeal Brief pursuant to 37 C.F.R. §1.192 for consideration by the Board of Patent Appeals and Interferences. Appellants also submit herewith a PTO-2038 Form in the amount of \$320.00 to cover the cost of filing the opening brief as required by 37 C.F.R. §1.17(c). Please charge any additional fees or credit any overpayment to our Deposit 00 Account Number 50-0541. ୁନ୍ଦି ଜୁନ 04/03/2008 E811118 0000002/00204344

1

Docket Number:0325.00309 Application No.: 09/504,344

#### **TABLE OF CONTENTS**

- I. REAL PARTY IN INTEREST
- II. RELATED APPEALS AND INTERFERENCES
- III. STATUS OF CLAIMS
- IV STATUS OF AMENDMENTS
- V. SUMMARY OF INVENTION
- VI. ISSUE
- VII. GROUPING OF CLAIMS
- VIII. ARGUMENTS

A. Selected groupings of the claims are each patentable under 35 U.S.C. §102 over Cowles.<sup>1</sup>

2

B. Conclusion

IX. APPENDIX

<sup>1</sup> U.S. Patent No. 5, 729,504.

Docket Number:0325.00309 Application No.: 09/504,344

#### I. <u>REAL PARTY IN INTEREST</u>

The real party in interest is the Assignee, Cypress Semiconductor Corporation.

#### II. RELATED APPEALS AND INTERFERENCES

There are no related appeals or interferences known to the Appellant, the Appellant's legal representative, or the Assignee which will directly affect or be directly affected by or have a bearing on the Board's decision in the pending appeal.

#### III. STATUS OF CLAIMS

Claims 1-21 are pending and remain rejected. The Appellant hereby appeals the rejection of claims 1-21. A copy of the currently pending claims is included in the Appendix.

#### IV. STATUS OF AMENDMENTS

Appellant is appealing a final Office Action issued by the Examiner on October 22, 2002. On December 16, 2002, Appellant filed an Amendment After Final. An Advisory Action dated January 10, 2003 entered the amendment and maintained the rejection. Appellant filed a Notice of Appeal on January 22, 2003. The Notice of Appeal was received by the B.P.A.I. on January 28, 2003.

Docket Number:0325.00309 Application No.: 09/504,344

#### V. SUMMARY OF INVENTION

In one embodiment, the present invention concerns a circuit (100) comprising a memory (104) and a logic circuit(102). The memory may comprise a plurality of storage elements each configured to read and write data in response to an internal address signal (ADDR\_INT). The logic circuit may be configured to generate a predetermined number of the internal address signals in response to (i) an external address signal (ADDR\_EXT), (ii) a clock signal (CLK) and (iii) one or more control signals (LOAD, ADV, BURST). The generation of the predetermined number of internal address signals is non-interruptible<sup>2</sup>.

In another embodiment, the present invention concerns a circuit (100) comprising (a) means for reading data from and writing data to a plurality of storage elements in response to a plurality of internal address signals (104) and (b) means for generating a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals (102). The generation of the predetermined number of internal address signals is non-interruptible.<sup>3</sup>

In yet another embodiment, the present invention concerns a method of providing a fixed burst length data transfer (see the signal DQ in FIGS. 5A, 5B and 6) comprising the steps of (A) accessing a memory in response to a plurality of internal address signals and (B) generating a predetermined number of the internal address signals in response to (i) an external address signal

<sup>2</sup> See FIG. 4 and page11, lines 11-17 of the specification.

<sup>3</sup> Id.

Docket Number:0325.00309 Application No.: 09/504,344

(ADDR), (ii) a clock signal (CLK) and (iii) a control signal (ADV), where the generation of the predetermined number of internal address signals is non-interruptible.<sup>4</sup>

### VI. ISSUE

The issue is whether claims 1-21 are patentable under 35 U.S.C. §102(b) over Cowles.<sup>5</sup>

#### VII. GROUPING OF CLAIMS

Appellant contends that the claims of the present invention do not stand or fall together. In particular, the following groups of claims are separately patentable:

Group 1:	Claims 1, 2-5, 8, 9, and 18-20 stand together.
Group 2:	Claim 6 stands alone.
Group 3:	Claim 7 stands alone.
Group 4:	Claim 10 stands alone.
Group 5:	Claim 11 stands alone.
Group 6:	Claim 12 stands alone.
Group 7:	Claim 13, 14 and 16 stand together.
Group 8:	Claim 15 stands alone.
Group 9:	Claim 17 stands alone.
Group 10:	Claim 21 stands alone.

<sup>4</sup> See FIG. 4 and page11, lines 11-17 of the specification.

5

<sup>5</sup> U.S. Patent No. 5,729,504.

Docket Number:0325.00309 Application No.: 09/504,344

The claim(s) in each group is(are) separately patentable from the claim(s) in any other groups. During prosecution, each independent and dependent claim is considered to be separately patentable over every other claim.<sup>6</sup> As such, each of the above groups is considered to be separately patentable over every other group.<sup>7</sup>

In particular, groups 1-5 concern a circuit, group 6 concerns a means plus function and groups 7-10 concern a method. Since the means plus function claim of group 6 and the method claims of groups 7-10 do not necessarily encompass all the structure comprising the circuit of the claims of any of the groups 1-5, groups 1-5 are separately patentable with respect to groups 6-10. Detailed reasons why the groups are patentable over the cited references are provided in the Arguments below.

Group 2 is separately patentable over group 1 due to the added structure of group 2. In particular, the recitation in claim 6 that the fixed burst length is programmed by bond options provides claim 6 of group 2 with structure not recited the independent claim 1 of group 1. Therefore, the dependent claim 2 in group 2 may be found patentable over the cited reference even if the independent claim 1 in group 1 is not. As such, group 2 is separately patentable as compared to group 1. Detailed reasons why claim 2 is separately distinguishable over the cited reference is provided in the Arguments below.

<sup>&</sup>lt;sup>6</sup> See, e.g., *Rowe v. Dror*, 42 USPQ2d 1550, 1552 (Fed. Cir. 1997), *Preemption Devices, Inc. v. Minnesota Mining and Manufacturing Company*, 221 USPQ 841, 843 (Fed. Cir. 1984), and *Jones v. Hardy*, 727 F.2d 1524, 1528, 220 USPQ 1021, 1024 (Fed. Cir. 1984) (It is well established that each claim in a patent constitutes a separate invention.).

<sup>&</sup>lt;sup>7</sup> Manual of Patent Examining Procedure (M.P.E.P.), Eighth Edition, August, 2001, §1206.

Docket Number:0325.00309 Application No.: 09/504,344

Group 3 is separately patentable over groups 1 and 2 due to the added structure of group 3. In particular, the recitation in claim 7 that the fixed burst length is programmed by voltage levels at external pins provides claim 7 of group 3 with structure not recited the independent claim 1 of group 1 or the dependent claim 6 of group 2. Therefore, the dependent claim 7 in group 3 may be found patentable over the cited reference even if the independent claim 1 in group 1 and the dependent claim 6 in group 2 are not. As such, group 3 is separately patentable as compared to groups 1 and 2. Detailed reasons why claim 7 is separately distinguishable over the cited reference is provided in the Arguments below.

Group 4 is separately patentable over groups 1-3 due to the added structure of group 4. In particular, the recitation in claim 10 that the predetermined number of internal address signals is chosen to provide time for at least one writeback or refresh cycle provides claim 10 of group 4 with structure not recited the independent claim 1 of group 1 or the dependent claims 6 and 7 of groups 2 and 3. Therefore, the dependent claim 10 in group 4 may be found patentable over the cited reference even if the independent claim 1 in group 1 and the dependent claims 6 and 7 in groups 2 and 3 are not. As such, group 4 is separately patentable as compared to groups 1, 2 and 3. Detailed reasons why claim 10 is separately distinguishable over the cited reference is provided in the Arguments below.

Group 5 is separately patentable over groups 1-4 due to the added structure of group 5. In particular, the recitation in claim 11 that the predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses provides claim 11 of group 5 with structure not recited the independent claim 1 of group 1 or the dependent claims 6, 7 and 10 of groups 2-4. Therefore, the dependent claim 11 in group 5 may be found patentable over

Docket Number:0325.00309 Application No.: 09/504,344

the cited reference even if the independent claim 1 in group 1 and the dependent claims 6, 7 and 10 in groups 2-4 are not. As such, group 5 is separately patentable as compared to groups 1-4. Detailed reasons why claim 11 is separately distinguishable over the cited reference is provided in the Arguments below.

The means plus function of group 6 is separately patentable over the circuit of groups 1-5 and/or the method of groups 7-10 because group 6 includes the means to perform the claimed functions. In particular, independent claim 12 in group 6 provides means for generating a predetermined number of the internal address signals where the generation of the predetermined number of internal address signals is non-interruptible not necessarily provided for in groups 1-5 and 7-10. References to the specific means plus the respective specific functions in claim 12 provide separately distinguishable limitations over the cited reference. Therefore, claim 12 may be found patentable over the cited reference even if groups 1-5 and 7-10 are not. As such, group 6 is separately distinguishable over the cited reference is provided in the Arguments below.

The method of group 7 is separately patentable over the apparatus of groups 1-5 and/or the means plus function of group 6 because group 7 involves process steps and/or specific circuit elements not necessarily in groups 1-6. In particular, independent claim 13 in group 7 provides the step of generating a predetermined number of the internal address signals where the generation of the predetermined number of internal address signals is non-interruptible. Independent claim 1 in group 1, dependent claims 6, 7, 10, and 11 in groups 2-5, and/or independent claim 12 in group 6 recite structure not necessarily provided for in group 7. Therefore, claims 1, 6, 7, 10, 11 and 12 in groups 1-6 may be found patentable over the cited reference even if claim 14 in group 7

8

Docket Number:0325.00309 Application No.: 09/504,344

is not. As such, group 7 is separately patentable as compared to groups 1-6. Detailed reasons why claim 14 is separately distinguishable over the cited reference is provided in the Arguments below.

Group 8 is separately patentable over group 7 due to the added step of group 8. In particular, claim 15 includes the step of programming the fixed burst length using bond options not provided for by the independent claim 13 in group 7. Therefore, the dependent claim 15 in group 8 may be found patentable over the cited reference even if the independent claim 13 in group 7 is not. As such, group 8 is separately patentable as compared to group 7. Detailed reasons why claim 15 is separately distinguishable over the cited reference is provided in the Arguments below.

Group 9 is separately patentable over group 7 due to the added step of group 9. In particular, claim 17 which includes the step of selecting the predetermined number to provide time for at least one writeback or refresh cycle. Independent claim 1 in group 1, dependent claims 6, 7, 10, and 11 in groups 2-5, and/or independent claim 12 in group 6 recite structure not necessarily provided for in group 9. Therefore, claims 1, 6, 7, 10, 11 and 12 in groups 1-6 may be found patentable over the cited reference even if claim 17 in group 9 is not. As such, group 9 is separately patentable as compared to groups 1-7. Detailed reasons why claim 17 is separately distinguishable over the cited reference is provided in the Arguments below.

Group 10 is separately patentable over group 1 due to the added structure of group 10. In particular, the recitation in claim 21 of address and control busses configured to present the external address signal and the one or more control signals, where the busses are freed up during the generation of the predetermined number of internal address signals provides claim 21 of group 10 with structure not recited the independent claim 1 of group 1. Therefore, the dependent claim 21 in group 10 may be found patentable over the cited reference even if the independent claim 1 in group

9

Docket Number:0325.00309 Application No.: 09/504,344

1 is not. As such, group 10 is separately patentable as compared to group 1. Detailed reasons why claim 21 is separately distinguishable over the cited reference is provided in the Arguments below.

#### VIII. ARGUMENTS

#### A. <u>Selected groupings of the claims are each patentable over Cowles</u>

#### <u>35 U.S.C. § 102</u>

As set forth in the Final Office Action,<sup>8</sup> claims 1-21 are rejected under 35 U.S.C. § 102(b) as anticipated by Cowles.<sup>9</sup>

The Federal Circuit has stated that "[a]nticipation requires the presence in a single prior art reference disclosure of **each and every element** of the claimed invention, **arranged as in the claim**."<sup>10</sup> The Federal circuit has added that the anticipation determination is viewed from one of ordinary skill in the art: "There must be no difference between the claimed invention and the reference disclosure, as viewed by a person of ordinary skill in the field of the invention."<sup>11</sup> As explained herein below, because Cowles does not disclose or suggest each and every element of the presently pending claims, arranged as in the claims, Cowles does not anticipate the presently claimed invention.

<sup>8</sup> Page 5, paragraph no. 9 of the Final Office Action mailed October 22, 2002.

<sup>10</sup> Brown v. 3M, 60 USPQ2d 1375, 1376 (Fed. Cir. 2001) citing Karsten Mfg. Corp. v. Cleveland Golf Co., 242 F.3d 1376, 1383, 58 USPQ2d 1286, 1291 (Fed. Cir. 2001); Scripps Clinic & Research Found. v. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (Fed. Cir. 1991) (Emphasis added by Appellant.).

<sup>11</sup> Scripps Clinic & Research Found. V. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, -1010 (Fed. Cir. 1991).

Docket Number:0325.00309 Application No.: 09/504,344

<sup>&</sup>lt;sup>9</sup> U.S. Patent No. 5,729,504.

1. Group 1 (claims 1, 2-5, 8, 9 and 18-20) is fully patentable over Cowles.

The presently pending claim 1 provides a circuit comprising a memory and a logic circuit. The memory comprises a plurality of storage elements each configured to read and write data in response to an internal address signal. The logic circuit is configured to generate a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. The generation of the predetermined number of internal address signals is non-interruptible.

Cowles does not disclose or suggest each and every element of the presently pending claim 1, arranged as in claim 1. Specifically, Cowles does not disclose or suggest the non-interruptible generation of the predetermined number of address signals as presently claimed. Cowles is directed to a continuous burst EDO memory device.<sup>12</sup> The Examiner admits that a continuous burst of Cowles is interruptible.<sup>13</sup> Specifically, the Examiner states that he agrees with Appellant's arguments with regard to termination of a continuous burst.<sup>14</sup> In particular, the Examiner admits that the interruptibility of a continuous burst is supported by the following passages in Cowles:<sup>15</sup>

To terminate a continuous burst read operation, the WE\* signal merely has to transition high prior to a falling edge of the CAS\* signal. (Column 8, lines 33-36 of Cowles; emphasis added).

<sup>13</sup> See page 2, paragraph no. 3, lines 4-6 of the Office Action mailed October 22, 2002.

<sup>14</sup> Id.

<sup>15</sup> Id.

Docket Number:0325.00309 Application No.: 09/504,344

<sup>&</sup>lt;sup>12</sup>Title of Cowles.

The level of the WE\* signal must remain high for read and low for write burst accesses throughout the burst access. A low to high transition within a burst write access will terminate the burst access, preventing further writes from occurring. A high to low transition on WE\* within a burst read access will likewise terminate the burst read access and will place the data output 110 in a high impedance state. (Column 7, lines 34-41 of Cowles; emphasis added).

However, the Examiner urges that while a "continuous burst" can be terminated, a

"row burst" represents a fixed burst length with no interruption.<sup>16</sup> Despite the position taken by the

Examiner, Cowles does not appear to draw such a distinction between bursts. Specifically, with

regard to a burst from a BEDO memory, Cowles states:

Once the memory device begins to output data in a burst read cycle, the output drivers 34 will continue to drive the data lines without tristating the data outputs during CAS\* high intervals **dependent on the state of the output enable 42 and write enable 36 (OE\* and WE\*) control lines**, thus allowing additional time for the system to latch the output data. (Column 3, line 65 through column 4, line 4 of Cowles; emphasis added).

The control circuit[r]y determines when a current data burst should be terminated **based upon the state of RAS\* 14, CAS\* 24 and WE\* 36**. (Column 4, lines 63-65 of Cowles; emphasis added).

The level of the WE\* signal must remain high for read and low for write burst accesses throughout the burst access. A low to high transition within a burst write access will terminate the burst access, preventing further writes from occurring. A high to low transition on WE\* within a burst read access will likewise terminate the burst read access and will place the data output 10 in a high impedance state. (Column 5, lines 4-10 of Cowles; emphasis added).

Both RAS\* and CAS\* going high during a burst access will also terminate the burst access cycle placing the data drivers in a high

<sup>16</sup> See page 2, paragraph no. 3, lines 6-9 of the Office Action mailed October 22, 2002, which appears to suggest that a continuous burst can be terminated or interrupted, while a row burst cannot.

Docket Number:0325.00309 Application No.: 09/504,344

impedance output state, and resetting the burst length counter. (Column 5, lines 25-28 of Cowles; emphasis added).

Thus, in BEDO memories, Cowles clearly teaches that there are three conditions that

will terminate (i.e., interrupt) a burst access:

- 1. WE\* transitioning, either from low to high or from high to low;
- 2. RAS\* and CAS\* going high; or
- 3.  $OE^*$  going high.<sup>17</sup>

Cowles is quite clear that WE\* transitions will terminate both a row burst and a continuous burst

access. In particular, Cowles states:

The control circuit[r]y determines when a current data burst should be terminated based upon the states of RAS\* 114, CAS\* 124 and WE\* 136. In the standard BEDO operation described above, **control circuitry 138 terminated a data burst when WE\* transitioned during a burst**, or when both CAS\* and RAS\* transitioned high. In a CBEDO operation, **control circuitry 138** does not terminate a burst operation when CAS\* and RAS\* go high, but **looks to WE\* for an indication that a burst operation is to be terminated**. (Column 7, lines 52-61 of Cowles; emphasis added).

To terminate a continuous burst read operation, the WE\* signal merely has to transition high prior to a falling edge of the CAS\* signal. (Col. 8, 11. 33-36 of Cowles; emphasis added).

Therefore, since Cowles states that a transition of the signal WE\* during a burst can

terminate the burst in both the standard BEDO operation and in the continuous BEDO (CBEDO)

operation, Cowles explicitly teaches that a premature termination of a row burst can take place.

FIG. 4 of Cowles further evidences that row bursts are interruptible. Specifically,

FIG. 4 illustrates a burst access starting at column address "COLn" is terminated (i.e., interrupted)

Docket Number:0325.00309 Application No.: 09/504,344

<sup>&</sup>lt;sup>17</sup> However, the state of OE\*, arguably, may have little, if anything, to do with generating a predetermined number of internal addresses.

when the signal WE\* transitions from low to high.<sup>18</sup> Furthermore, Cowles shows addressing sequences for burst lengths of 2, 4, and 8 cycles.<sup>19</sup> However, FIG. 4 of Cowles illustrates a burst access starting at the column address "COLp" is interrupted after only three cycles by the signal RAS\* rising.<sup>20</sup> With regard to the operations illustrated in FIG. 4, Cowles further states:

It will be appreciated that the read and write operations performed on a single memory row of the memory of FIG. 5 are identical to the operation of the memory of FIG. 1 as shown in FIG. 3. That is, after completing a burst read, the WE\* signal transitions low and the next falling edge of CAS\* latches a new column address for a burst write operation. Likewise, the timing diagram of FIG. 4 depicting burst write access cycles followed by burst read cycles can be replicated with the memory of the present invention. As such, BEDO memory devices can be replaced with CBEDO memory devices without effecting the operation of the memory support system. It will further be appreciated by those skilled in the art that the memory device of FIG. 5 can operate with burst lengths of 2, 4, 8, or full row cycles. (Column 8, lines 37-50 of Cowles; emphasis added).

Therefore, despite the position taken by the Examiner,<sup>21</sup> Cowles does not disclose or suggest generating a predetermined number of internal address signals, where the generation of the predetermined number of internal address signals is non-interruptible, as presently claimed.

Furthermore, contrary to the position taken by the Examiner,<sup>22</sup> merely because Cowles teaches that a premature termination of a burst may be avoided, it does not necessarily (or

<sup>18</sup> See column 6, lines 1-6 of Cowles.

<sup>19</sup> See FIG. 2, column 4, lines 14-18 and column 8, lines 48-50 of Cowles.

<sup>20</sup> See FIG. 4 and column 6, lines 6-9 of Cowles).

<sup>21</sup> See page 2, paragraph no. 3, lines 6-9 of the Office Action mailed October 22, 2002.

<sup>22</sup> See page 2, last two lines through page 3, line 3 of the Office Action mailed October 22, 2002.

Docket Number:0325.00309 Application No.: 09/504,344

logically) follow that the burst is non-interruptible, as presently claimed. Specifically, Cowles

recites that:

To avoid a premature termination of a burst, RAS\* cannot transition high until after the last column associated with each row has been latched. (Column 8, lines 63-65 of Cowles).

However, the sentence cited by the Examiner only pertains to termination of a burst in response to a transition of the signal RAS\*. The passage is silent with respect to the signal WE\*. As discussed above, Cowles discloses that a transition of the signal WE\* during a burst can terminate the burst in both the standard BEDO operation and in the continuous BEDO (CBEDO)

operation. In particular, Cowles states:

The control circuit[r]y determines when a current data burst should be terminated based upon the states of RAS\* 114, CAS\* 124 and WE\* 136. In the standard BEDO operation described above, control circuitry 138 terminated a data burst when WE\* transitioned during a burst, or when both CAS\* and RAS\* transitioned high. In a CBEDO operation, control circuitry 138 does not terminate a burst operation when CAS\* and RAS\* go high, but looks to WE\* for an indication that a burst operation is to be terminated. (Column 7, lines 52-61 of Cowles; emphasis added).

To terminate a continuous burst read operation, the WE\* signal merely has to transition high prior to a falling edge of the CAS\* signal. (Col. 8, 11. 33-36 of Cowles; emphasis added).

Cowles expressly states that the method of operation of the memory device includes (i) receiving a signal on a write enable input and (ii) terminating the step of outputting data in response to the signal.<sup>23</sup> Furthermore, the fact that Cowles addresses a way to **avoid** a premature termination of a burst due to the signal RAS\* is acknowledgment that the burst **can** be prematurely terminated (i.e.,interrupted). Therefore, the burst is not non-interruptible, as presently claimed.

<sup>23</sup> See column 11, lines 37-41 and column 12, lines 36-40 of Cowles.

Docket Number:0325.00309 Application No.: 09/504,344

Because Cowles teaches that a burst can be terminated by at least a transition of a write enable signal WE\* during a read or write access, whether in a BEDO or a CBEDO operating mode, Cowles fails to disclose or suggest the **non-interruptible** generation of a predetermined number of internal address signals, as presently claimed. Therefore, Cowles does not disclose or suggest each and every element of the presently pending claim 1, arranged as in the presently pending claim 1. As such, the presently pending claim 1 is fully patentable over the cited reference<sup>24</sup> and the rejection should be reversed.

#### **2.** Group 2 (claim 6) is fully patentable over Cowles

Claim 6 depends indirectly from claim 1 and, therefore, includes the limitations of claim 1. Consequently, the arguments presented in support of the patentability of claim 1 are hereby incorporated by reference in support of claim 6. Claim 6 further recites that a fixed burst length is programmed by bond options.

Cowles does not disclose or suggest each and every element of the presently pending claim 6. Specifically, Cowles is silent regarding programming a fixed burst length by bond options.<sup>25</sup> In particular, the Office Action fails to point to any specific language or figure in Cowles that is considered to disclose or suggest a fixed burst length is **programmed by bond options**, as

<sup>&</sup>lt;sup>24</sup> Brown v. 3M, 60 USPQ2d 1375, 1376 (Fed. Cir. 2001) citing Karsten Mfg. Corp. v. Cleveland Golf Co., 242 F.3d 1376, 1383, 58 USPQ2d 1286, 1291 (Fed. Cir. 2001); Scripps Clinic & Research Found. v. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (Fed. Cir. 1991). Scripps Clinic & Research Found. V. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (Fed. Cir. 1991). (Fed. Cir. 1991).

<sup>&</sup>lt;sup>25</sup> Appellant's representative has downloaded an electric version of the Cowles reference and performed a search for the words "bond" and "bond option", with no such occurrences.

Docket Number:0325.00309 Application No.: 09/504,344

presently claimed.<sup>26</sup> Furthermore, the position taken in the Office Action that "it is well known in the art to include multiple modes of operation selected by bond options"<sup>27</sup> does not adequately address the deficiencies of Cowles to support the rejection under 35 U.S.C. § 102. In particular, the Federal Circuit has stated:

To serve as anticipation, when the reference is silent about the asserted inherent characteristic, such gap in the reference may be filled with recourse to extrinsic evidence. Such evidence must make clear that the missing descriptive matter is necessarily present in the thing described in the reference, and it would be so recognized by persons of ordinary skill.<sup>28</sup>

. Even assuming, *arguendo*, it is well known in the art to include multiple modes of operation selected by bond options as urged by the Examiner,<sup>29</sup> the Examiner failed to present any evidence that a person of ordinary skill would recognize bond options for programming a burst length are necessarily present in Cowles. Inherency requires certainty of results, not mere possibility.<sup>30</sup> Therefore, because Cowles does not disclose or suggest each and every element of the presently pending claim 6, arranged as in the present claim 6, the Examiner failed to meet the

<sup>29</sup> See page 6, lines 9-12 of the Office Action mailed October 22, 2002.

<sup>30</sup> See, e.g., *Ethyl Molded Products Co. v. Betts Package, Inc.*, 9 U.S.P.Q. 2d 1001 (E.D.Ky 1988). See also, In re Oelrich, 666 F.2d 578, 581, 212 USPQ 323, 326 (C.C.P.A. 1981).

Docket Number:0325.00309 Application No.: 09/504,344

<sup>&</sup>lt;sup>26</sup> See page 6, lines 9-12 of the Office Action mailed October 22, 2002.

<sup>&</sup>lt;sup>27</sup> See page 6, lines 9-12 of the Office Action mailed October 22, 2002.

<sup>&</sup>lt;sup>28</sup> Continental Can Co. USA v. Monsanto Co., 948 F.2d 1264, 20 USPQ 2d 1746, 1749 (Fed. Cir. 1991) (citations omitted) See also In re Sun, 31 USPQ 2d 1451, 1453 (Fed. Cir. 1993) (unpublished) ("under section 102(b), anticipation requires that the prior art reference disclose either expressly or under the principles of inherency, every limitation of the claim").

Office's burden of factually establishing a *prima facie* case of anticipation.<sup>31</sup> As such, the presently pending claim 6 is fully patentable over the cited reference and the rejection should be reversed.

#### 3. Group 3 (claim 7) is fully patentable over Cowles

Claim 7 depends indirectly from claim 1 and, therefore, includes the limitations of claim 1. Consequently, the arguments presented in support of the patentability of claim 1 are hereby incorporated by reference in support of claim 7. Claim 7 further recites that a fixed burst length is programmed by voltage levels on external pins.

Cowles does not disclose or suggest each and every element of the presently pending claim 7. Specifically, Cowles is silent regarding programming a fixed burst length by **voltage levels on external pins**.<sup>32</sup> In particular, the Examiner failed to point to any specific language or figure in Cowles that is considered to disclose or suggest a fixed burst length is **programmed by voltage levels on external pins**, as presently claimed.<sup>33</sup> Furthermore, the conclusory statement in the Office Action that "it is inherent to have voltage levels for each burst"<sup>34</sup> does not adequately address why

- <sup>33</sup> See page 6, lines 9-12 of the Office Action mailed October 22, 2002.
- <sup>34</sup> See page 6, lines 9-12 of the Office Action mailed October 22, 2002.

Docket Number:0325.00309 Application No.: 09/504,344

<sup>&</sup>lt;sup>31</sup>Lindemann Maschinenfabrik GmbH v. American Hoist & Derrick Co., 221 USPQ 481, 485 (Fed. Cir. 1984). (Anticipation requires the presence in a single prior art reference disclosure of each and every element of the claimed invention, arranged as in the claim). In re Skinner, 2 USPQ2d 1788, 1788-89 (B.P.A.I. 1986) ("[i]t is by now well settled that the burden of establishing a prima facie case of anticipation resides with the Patent and Trademark Office"). See also Ex parte Natale, 11 USPQ2d 1222, 1226 (B.P.A.I. 1989).

<sup>&</sup>lt;sup>32</sup> Appellant's representative has downloaded an electronic version of the Cowles reference and performed a search for the words "bond" and "bond option", with no such occurrences.

a person of ordinary skill would recognize programming a fixed burst length by voltage levels

on external pins as being necessarily present in Cowles. In particular,

To serve as anticipation, when the reference is silent about the asserted inherent characteristic, such gap in the reference may be filled with recourse to extrinsic evidence. Such evidence must make clear that the missing descriptive matter is necessarily present in the thing described in the reference, and it would be so recognized by persons of ordinary skill.<sup>35</sup>

The Examiner has presented no evidence to support such a position.<sup>36</sup> Inherency requires certainty of results, not mere possibility.<sup>37</sup>

Thus, the Examiner failed to factually establish that Cowles discloses or suggests each and every element of the presently pending claim 7, arranged as in the present claim 7.<sup>38</sup> Therefore, the Examiner has not met the Office's burden of factually establishing a *prima facie* case of anticipation.<sup>39</sup> As such, claim 7 is fully patentable over Cowles and the rejection should be reversed.

<sup>35</sup> Continental Can Co. USA v. Monsanto Co., 948 F.2d 1264, 20 USPQ 2d 1746, 1749 (Fed. Cir. 1991) (citations omitted) See also In re Sun, 31 USPQ 2d 1451, 1453 (Fed. Cir. 1993) (unpublished) ("under section 102(b), anticipation requires that the prior art reference disclose either expressly or under the principles of inherency, every limitation of the claim").

<sup>36</sup> See page 6, lines 13-15 of the Office Action.

<sup>37</sup> See, e.g., *Ethyl Molded Products Co. v. Betts Package, Inc.*, 9 U.S.P.Q. 2d 1001 (E.D.Ky 1988). See also, In re Oelrich, 666 F.2d 578, 581, 212 USPQ 323, 326 (C.C.P.A. 1981).

<sup>38</sup> Brown v. 3M, 60 USPQ2d 1375, 1376 (Fed. Cir. 2001) citing Karsten Mfg. Corp. v. Cleveland Golf Co., 242 F.3d 1376, 1383, 58 USPQ2d 1286, 1291 (Fed. Cir. 2001); Scripps Clinic & Research Found. v. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (Fed. Cir. 1991).

<sup>39</sup> In re Skinner, 2 USPQ2d 1788, 1788-89 (B.P.A.I. 1986). See also Ex parte Natale, 11 USPQ2d 1222, 1226 (B.P.A.I. 1989) ("[i]t is by now well settled that the burden of establishing a prima facie case of anticipation resides with the Patent and Trademark Office").

Docket Number:0325.00309 Application No.: 09/504,344

#### 4. Group 4 (claim 10) is fully patentable over Cowles

Claim 10 depends indirectly from claim 1 and, therefore, includes the limitations of claim 1. Consequently, the arguments presented in support of the patentability of claim 1 are hereby incorporated by reference in support of claim 10. Claim 10 further recites that the predetermined number of internal address signals is chosen to provide time for at least one writeback or refresh cycle.<sup>40</sup>

Cowles does not disclose or suggest each and every element of the presently pending claim 10. Specifically, Cowles is silent regarding choosing the predetermined number of internal address signals to provide time for at least one writeback or refresh cycle.<sup>41</sup> In particular, the lines of Cowles cited by the Examiner in support of the rejection do not address choosing the predetermined number of internal address signals to provide time for at least one writeback or refresh cycle, as presently claimed.<sup>42</sup> The Federal Circuit has stated:

To serve as anticipation, when the reference is silent about the asserted inherent characteristic, such gap in the reference may be filled with recourse to extrinsic evidence. Such evidence must make clear that the missing descriptive matter is necessarily present in the thing described in the reference, and it would be so recognized by persons of ordinary skill.<sup>43</sup>

<sup>40</sup> See page 3, paragraph no. 12 of the final Office Action dated May 24, 2002.

<sup>41</sup> Appellant's representative has downloaded an electric version of the Cowles reference and performed a search for the words "writeback" and "refresh", with no such occurrences.

<sup>42</sup> See page 6, line 20 through page 7, line 2 of the Office Action mailed October 22, 2002.

<sup>43</sup> Continental Can Co. USA v. Monsanto Co., 948 F.2d 1264, 20 USPQ 2d 1746, 1749 (Fed. Cir. 1991) (citations omitted) See also In re Sun, 31 USPQ 2d 1451, 1453 (Fed. Cir. 1993) (unpublished) ("under section 102(b), anticipation requires that the prior art reference disclose either expressly or under the principles of inherency, every limitation of the claim").

Docket Number:0325.00309 Application No.: 09/504,344

The Examiner failed to present any evidence that a person of ordinary skill would recognize that Cowles necessarily chooses a burst length to provide time for at least one writeback or refresh cycle.<sup>44</sup> Inherency requires certainty of results, not mere possibility.<sup>45</sup> Therefore, because Cowles does not disclose or suggest each and every element of the presently pending claim 10, arranged as in the present claim 10, the Examiner failed to meet the Office's burden of factually establishing a *prima facie* case of anticipation.<sup>46</sup> As such, the presently pending claim 10 is fully patentable over the cited reference and the rejection should be reversed.

#### . 5. Group 5 (claim 11) is fully patentable over Cowles

Claim 11 depends directly from claim 1 and, therefore, includes the limitations of claim 1. Consequently, the arguments presented in support of the patentability of claim 1 are hereby incorporated by reference in support of claim 11. Claim 11 further recites that the predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses.

Cowles does not disclose or suggest each and every element of the presently pending claim 11. Specifically, Cowles is silent regarding choosing the predetermined number of internal

<sup>44</sup> See page 6, line 20 through page 7, line 2 of the Office Action mailed October 22, 2002.

<sup>45</sup> See, e.g., *Ethyl Molded Products Co. v. Betts Package, Inc.*, 9 U.S.P.Q. 2d 1001 (E.D.Ky 1988). See also, In re Oelrich, 666 F.2d 578, 581, 212 USPQ 323, 326 (C.C.P.A. 1981).

<sup>46</sup> Lindemann Maschinenfabrik GmbHv. American Hoist & Derrick Co., 221 USPQ 481, 485 (Fed. Cir. 1984). (Anticipation requires the presence in a single prior art reference disclosure of each and every element of the claimed invention, arranged as in the claim). In re Skinner, 2 USPQ2d 1788, 1788-89 (B.P.A.I. 1986) ("[i]t is by now well settled that the burden of establishing a prima facie case of anticipation resides with the Patent and Trademark Office"). See also Ex parte Natale, 11 USPQ2d 1222, 1226 (B.P.A.I. 1989).

Docket Number:0325.00309 Application No.: 09/504,344

address signals to meet predetermined criteria for sharing address and control busses.<sup>47</sup> In particular, the lines of Cowles cited by the Examiner in support of the rejection do not address choosing the predetermined number of internal address signals to meet predetermined criteria for sharing address and control busses, as presently claimed.<sup>48</sup> The Federal Circuit has stated:

To serve as anticipation, when the reference is silent about the asserted inherent characteristic, such gap in the reference may be filled with recourse to extrinsic evidence. Such evidence must make clear that the missing descriptive matter is necessarily present in the thing described in the reference, and it would be so recognized by persons of ordinary skill.<sup>49</sup>

The Examiner failed to present any evidence that a person of ordinary skill would recognize that Cowles necessarily chooses a burst length to meet predetermined criteria for sharing address and control busses.<sup>50</sup> Inherency requires certainty of results, not mere possibility.<sup>51</sup> Therefore, because Cowles does not disclose or suggest each and every element of the presently pending claim 11, arranged as in the present claim 11, the Examiner failed to meet the Office's

<sup>49</sup> Continental Can Co. USA v. Monsanto Co., 948 F.2d 1264, 20 USPQ 2d 1746, 1749 (Fed. Cir. 1991) (citations omitted) See also In re Sun, 31 USPQ 2d 1451, 1453 (Fed. Cir. 1993) (unpublished) ("under section 102(b), anticipation requires that the prior art reference disclose either expressly or under the principles of inherency, every limitation of the claim").

<sup>50</sup> See page 7, lines 3-6 of the Office Action mailed October 22, 2002.

<sup>51</sup> See, e.g., *Ethyl Molded Products Co. v. Betts Package, Inc.*, 9 U.S.P.Q. 2d 1001 (E.D.Ky 1988). See also, In re Oelrich, 666 F.2d 578, 581, 212 USPQ 323, 326 (C.C.P.A. 1981).

Docket Number:0325.00309 Application No.: 09/504,344

<sup>&</sup>lt;sup>47</sup> Appellant's representative has downloaded an electric version of the Cowles reference and performed a search for the words "free," "freed up," "share" and "sharing", with no such occurrences.

<sup>&</sup>lt;sup>48</sup> See page 7, lines 3-6 of the Office Action mailed October 22, 2002.

burden of factually establishing a *prima facie* case of anticipation.<sup>52</sup> As such, the presently pending claim 11 is fully patentable over the cited reference and the rejection should be reversed.

# 6. Group 6 (claim 12) is fully patentable over Cowles

The presently pending claim 12 provides (a) means for reading data from and writing data to a plurality of storage elements in response to a plurality of internal address signals and (b) means for generating a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, where the generation of the predefermined number of internal address signals is non-interruptible.

Cowles does not disclose or suggest each and every element of the presently pending claim 12, arranged as in claim 12. Specifically, Cowles does not disclose or suggest the non-interruptible generation of the predetermined number of address signals, as presently claimed. Cowles is directed to a continuous burst EDO memory device.<sup>53</sup> The Examiner admits that a continuous burst of Cowles is interruptible.<sup>54</sup> Specifically, the Examiner states that he agrees with Appellant's arguments with regard to termination of a continuous burst.<sup>55</sup> In particular, the

<sup>54</sup> See page 2, paragraph no. 3, lines 4-6 of the Office Action mailed October 22, 2002.

<sup>55</sup> Id.

Docket Number:0325.00309 Application No.: 09/504,344

<sup>&</sup>lt;sup>52</sup> Lindemann Maschinenfabrik GmbH v. American Hoist & Derrick Co., 221 USPQ 481, 485 (Fed. Cir. 1984). (Anticipation requires the presence in a single prior art reference disclosure of each and every element of the claimed invention, arranged as in the claim). In re Skinner, 2 USPQ2d 1788, 1788-89 (B.P.A.I. 1986) ("[i]t is by now well settled that the burden of establishing a prima facie case of anticipation resides with the Patent and Trademark Office"). See also Ex parte Natale, 11 USPQ2d 1222, 1226 (B.P.A.I. 1989).

<sup>&</sup>lt;sup>53</sup>Title of Cowles.

Examiner admits that the interruptibility of a continuous burst is supported by the following passages

in Cowles:56

To terminate a continuous burst read operation, the WE\* signal merely has to transition high prior to a falling edge of the CAS\* signal. (Column 8, lines 33-36 of Cowles; emphasis added).

The level of the WE\* signal must remain high for read and low for write burst accesses throughout the burst access. A low to high transition within a burst write access will terminate the burst access, preventing further writes from occurring. A high to low transition on WE\* within a burst read access will likewise terminate the burst read access and will place the data output 110 in a high impedance state. (Column 7, lines 34-41 of Cowles; emphasis added).

However, the Examiner urges that while a "continuous burst" can be terminated, a

"row burst" represents a fixed burst length with no interruption.<sup>57</sup> Despite the position taken by the Examiner, Cowles does not appear to draw such a distinction between bursts. Specifically, with

regard to a burst from a BEDO memory, Cowles states:

Once the memory device begins to output data in a burst read cycle, the output drivers 34 will continue to drive the data lines without tristating the data outputs during CAS\* high intervals **dependent on the state of the output enable 42 and write enable 36 (OE\* and WE\*) control lines**, thus allowing additional time for the system to latch the output data. (Column 3, line 65 through column 4, line 4 of Cowles; emphasis added).

The control circuit[r]y determines when a current data burst should be terminated **based upon the state of RAS\* 14, CAS\* 24 and WE\* 36**. (Column 4, lines 63-65 of Cowles; emphasis added).

## <sup>56</sup> Id.

<sup>57</sup> See page 2, paragraph no. 3, lines 6-9 of the Office Action mailed October 22, 2002, which appears to suggest that a continuous burst can be terminated or interrupted, while a row burst cannot.

Docket Number:0325.00309 Application No.: 09/504,344

The level of the WE\* signal must remain high for read and low for write burst accesses throughout the burst access. A low to high transition within a burst write access will terminate the burst access, preventing further writes from occurring. A high to low transition on WE\* within a burst read access will likewise terminate the burst read access and will place the data output 10 in a high impedance state. (Column 5, lines 4-10 of Cowles; emphasis added).

Both RAS\* and CAS\* going high during a burst access will also terminate the burst access cycle placing the data drivers in a high impedance output state, and resetting the burst length counter. (Column 5, lines 25-28 of Cowles; emphasis added).

Thus, in BEDO memories, Cowles clearly teaches that there are three conditions that

will terminate (i.e., interrupt) a burst access:

- 1. WE\* transitioning, either from low to high or from high to low;
- 2. RAS\* and CAS\* going high; or
- 3.  $OE^*$  going high.<sup>58</sup>

Cowles is quite clear that WE\* transitions will terminate both a row burst and a continuous burst

access. In particular, Cowles states:

The control circuit[r]y determines when a current data burst should be terminated based upon the states of RAS\* 114, CAS\* 124 and WE\* 136. In the standard BEDO operation described above, control circuitry 138 terminated a data burst when WE\* transitioned during a burst, or when both CAS\* and RAS\* transitioned high. In a CBEDO operation, control circuitry 138 does not terminate a burst operation when CAS\* and RAS\* go high, but looks to WE\* for an indication that a burst operation is to be terminated. (Column 7, lines 52-61 of Cowles; emphasis added).

To terminate a continuous burst read operation, the WE\* signal merely has to transition high prior to a falling edge of the CAS\* signal. (Col. 8, 11. 33-36 of Cowles; emphasis added).

Docket Number:0325.00309 Application No.: 09/504,344

<sup>&</sup>lt;sup>58</sup> However, the state of OE\*, arguably, may have little, if anything, to do with generating a predetermined number of internal addresses.

Therefore, since Cowles states that a transition of the signal WE\* during a burst can terminate the burst in both the standard BEDO operation and in the continuous BEDO (CBEDO) operation, Cowles explicitly teaches that a premature termination of a row burst can take place.

FIG. 4 of Cowles further evidences that row bursts are interruptible. Specifically, FIG. 4 illustrates a burst access starting at column address "COLn" is terminated (i.e., interrupted) when the signal WE\* transitions from low to high.<sup>59</sup> Furthermore, Cowles shows addressing sequences for burst lengths of 2, 4, and 8 cycles.<sup>60</sup> However, FIG. 4 of Cowles illustrates a burst access starting at the column address "COLp" is interrupted after only three cycles by the signal RAS\* rising.<sup>61</sup> With regard to the operations illustrated in FIG. 4, Cowles further states:

> It will be appreciated that the read and write operations performed on a single memory row of the memory of FIG. 5 are identical to the operation of the memory of FIG. 1 as shown in FIG. 3. That is, after completing a burst read, the WE\* signal transitions low and the next falling edge of CAS\* latches a new column address for a burst write operation. Likewise, the timing diagram of FIG. 4 depicting burst write access cycles followed by burst read cycles can be replicated with the memory of the present invention. As such, BEDO memory devices can be replaced with CBEDO memory devices without effecting the operation of the memory support system. It will further be appreciated by those skilled in the art that the memory device of FIG. 5 can operate with burst lengths of 2, 4, 8, or full row cycles. (Column 8, lines 37-50 of Cowles; emphasis added).

<sup>59</sup> See column 6, lines 1-6 of Cowles.

<sup>60</sup> See FIG. 2, column 4, lines 14-18 and column 8, lines 48-50 of Cowles.

<sup>61</sup> See FIG. 4 and column 6, lines 6-9 of Cowles.

Docket Number:0325.00309 Application No.: 09/504,344

Therefore, despite the position taken by the Examiner,<sup>62</sup> Cowles does not disclose or suggest generating a predetermined number of internal address signals, where the generation of the predetermined number of internal address signals is non-interruptible, as presently claimed.

Furthermore, contrary to the position taken by the Examiner,<sup>63</sup> merely because Cowles teaches that a premature termination of a burst may be avoided, it does not necessarily (or logically) follow that the burst is non-interruptible, as presently claimed. Specifically, Cowles recites that:

> To avoid a premature termination of a burst, RAS\* cannot transition high until after the last column associated with each row has been latched. (Column 8, lines 63-65 of Cowles).

However, the sentence cited by the Examiner only pertains to termination of a burst in response to a transition of the signal RAS\*. The passage is silent with respect to the signal WE\*. As discussed above, Cowles discloses that a transition of the signal WE\* during a burst can terminate the burst in both the standard BEDO operation and in the continuous BEDO (CBEDO) operation. In particular, Cowles states:

> The control circuit[r]y determines when a current data burst should be terminated based upon the states of RAS\* 114, CAS\* 124 and WE\* 136. In the standard BEDO operation described above, control circuitry 138 terminated a data burst when WE\* transitioned during a burst, or when both CAS\* and RAS\* transitioned high. In a CBEDO operation, control circuitry 138 does not terminate a burst operation when CAS\* and RAS\* go high, but looks to WE\* for an indication that a burst operation is to be terminated. (Column 7, lines 52-61 of Cowles; emphasis added).

<sup>62</sup> See page 2, paragraph no. 3, lines 6-9 of the Office Action mailed October 22, 2002.

<sup>63</sup> See page 2, last two lines through page 3, line 3 of the Office Action mailed October 22, 2002.

Docket Number:0325.00309 Application No.: 09/504,344

To terminate a continuous burst read operation, the WE\* signal merely has to transition high prior to a falling edge of the CAS\* signal. (Col. 8, 11. 33-36 of Cowles; emphasis added).

Cowles expressly states that the method of operation of the memory device includes (i) receiving a signal on a write enable input and (ii) terminating the step of outputting data in response to the signal.<sup>64</sup> Furthermore, the fact that Cowles addresses a way to **avoid** a premature termination of a burst due to the signal RAS\* is acknowledgment that the burst **can** be prematurely terminated (i.e.,interrupted). Therefore, the burst is not non-interruptible, as presently claimed.

Because Cowles teaches that a burst can be terminated by at least a transition of a write enable-signal WE\* during a read or write access, whether in a BEDO or a CBEDO operating mode, Cowles fails to disclose or suggest the **non-interruptible** generation of a predetermined number of internal address signals, as presently claimed. Therefore, Cowles does not disclose or suggest each and every element of the presently pending claim 12, arranged as in the presently pending claim 12. As such, the presently pending claim 12 is fully patentable over the cited reference<sup>65</sup> and the rejection should be reversed.

<sup>64</sup> See column 11, lines 37-41 and column 12, lines 36-40 of Cowles.

<sup>65</sup> Brown v. 3M, 60 USPQ2d 1375, 1376 (Fed. Cir. 2001) citing Karsten Mfg. Corp. v. Cleveland Golf Co., 242 F.3d 1376, 1383, 58 USPQ2d 1286, 1291 (Fed. Cir. 2001); Scripps Clinic & Research Found. v. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (Fed. Cir. 1991). Scripps Clinic & Research Found. V. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (Fed. Cir. 1991). (Fed. Cir. 1991).

Docket Number:0325.00309 Application No.: 09/504,344

# 7. Group 7 (claims 13, 14 and 16) is fully patentable over Cowles

The presently pending claim 13 provides the steps of (a) accessing a memory in response to a plurality of internal address signals and (b) generating a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, where the generation of the predetermined number of internal address signals is non-interruptible.

Cowles does not disclose or suggest each and every element of the presently pending claim 13, arranged as in claim 13. Specifically, Cowles does not disclose or suggest the non-interruptible generation of the predetermined number of address signals as presently claimed. Cowles is directed to a continuous burst EDO memory device.<sup>66</sup> The Examiner admits that a continuous burst of Cowles is interruptible.<sup>67</sup> Specifically, the Examiner states that he agrees with Appellant's arguments with regard to termination of a continuous burst.<sup>68</sup> In particular, the Examiner admits that the interruptibility of a continuous burst is supported by the following passages in Cowles:<sup>69</sup>

To terminate a continuous burst read operation, the WE\* signal merely has to transition high prior to a falling edge of the CAS\* signal. (Column 8, lines 33-36 of Cowles; emphasis added).

The level of the WE\* signal must remain high for read and low for write burst accesses throughout the burst access. A low to high transition within a burst write access will terminate the burst

<sup>67</sup> See page 2, paragraph no. 3, lines 4-6 of the Office Action mailed October 22, 2002.

<sup>68</sup> Id.

<sup>69</sup> Id.

Docket Number:0325.00309 Application No.: 09/504,344

<sup>&</sup>lt;sup>66</sup>Title of Cowles.

access, preventing further writes from occurring. A high to low transition on WE\* within a burst read access will likewise terminate the burst read access and will place the data output 110 in a high impedance state. (Column 7, lines 34-41 of Cowles; emphasis added).

However, the Examiner urges that while a "continuous burst" can be terminated, a

"row burst" represents a fixed burst length with no interruption.<sup>70</sup> Despite the position taken by the

Examiner, Cowles does not appear to draw such a distinction between bursts. Specifically, with

regard to a burst from a BEDO memory, Cowles states:

Once the memory device begins to output data in a burst read cycle, the output drivers 34 will continue to drive the data lines without tristating the data outputs during CAS\* high intervals **dependent on the state of the output enable 42 and write enable 36 (OE\* and WE\*) control lines**, thus allowing additional time for the system to latch the output data. (Column 3, line 65 through column 4, line 4 of Cowles; emphasis added).

The control circuit[r]y determines when a current data burst should be terminated **based upon the state of RAS\* 14, CAS\* 24 and WE\* 36**. (Column 4, lines 63-65 of Cowles; emphasis added).

The level of the WE\* signal must remain high for read and low for write burst accesses throughout the burst access. A low to high transition within a burst write access will terminate the burst access, preventing further writes from occurring. A high to low transition on WE\* within a burst read access will likewise terminate the burst read access and will place the data output 10 in a high impedance state. (Column 5, lines 4-10 of Cowles; emphasis added).

Both RAS\* and CAS\* going high during a burst access will also terminate the burst access cycle placing the data drivers in a high impedance output state, and resetting the burst length counter. (Column 5, lines 25-28 of Cowles; emphasis added).

Docket Number:0325.00309 Application No.: 09/504,344

<sup>&</sup>lt;sup>70</sup> See page 2, paragraph no. 3, lines 6-9 of the Office Action mailed October 22, 2002, which appears to suggest that a continuous burst can be terminated or interrupted, while a row burst cannot.

Thus, in BEDO memories, Cowles clearly teaches that there are three conditions that

will terminate (i.e., interrupt) a burst access:

- 1. WE\* transitioning, either from low to high or from high to low;
- 2. RAS\* and CAS\* going high; or
- 3.  $OE^*$  going high.<sup>71</sup>

Cowles is quite clear that WE\* transitions will terminate both a row burst and a continuous burst

access. In particular, Cowles states:

The control circuit[r]y determines when a current data burst should be terminated based upon the states of RAS\* 114, CAS\* 124 and WE\* 136. In the standard BEDO operation described above, control circuitry 138 terminated a data burst when WE\* transitioned during a burst, or when both CAS\* and RAS\* transitioned high. In a CBEDO operation, control circuitry 138 does not terminate a burst operation when CAS\* and RAS\* go high, but looks to WE\* for an indication that a burst operation is to be terminated. (Column 7, lines 52-61 of Cowles; emphasis added).

To terminate a continuous burst read operation, the WE\* signal merely has to transition high prior to a falling edge of the CAS\* signal. (Col. 8, 11. 33-36 of Cowles; emphasis added).

Therefore, since Cowles states that a transition of the signal WE\* during a burst can

terminate the burst in both the standard BEDO operation and in the continuous BEDO (CBEDO)

operation, Cowles explicitly teaches that a premature termination of a row burst can take place.

FIG. 4 of Cowles further evidences that row bursts are interruptible. Specifically,

FIG. 4 illustrates a burst access starting at column address "COLn" is terminated (i.e., interrupted)

Docket Number:0325.00309 Application No.: 09/504,344

<sup>&</sup>lt;sup>71</sup> However, the state of OE\*, arguably, may have little, if anything, to do with generating a predetermined number of internal addresses.

when the signal WE\* transitions from low to high.<sup>72</sup> Furthermore, Cowles shows addressing sequences for burst lengths of 2, 4, and 8 cycles.<sup>73</sup> However, FIG. 4 of Cowles illustrates a burst access starting at the column address "COLp" is interrupted after only three cycles by the signal RAS\* rising.<sup>74</sup> With regard to the operations illustrated in FIG. 4, Cowles further states:

It will be appreciated that the read and write operations performed on a single memory row of the memory of FIG. 5 are identical to the operation of the memory of FIG. 1 as shown in FIG. 3. That is, after completing a burst read, the WE\* signal transitions low and the next falling edge of CAS\* latches a new column address for a burst write operation. Likewise, the timing diagram of FIG. 4 depicting burst write access cycles followed by burst read cycles can be replicated with the memory of the present invention. As such, BEDO memory devices can be replaced with CBEDO memory devices without effecting the operation of the memory support system. It will further be appreciated by those skilled in the art that the memory device of FIG. 5 can operate with burst lengths of 2, 4, 8, or full row cycles. (Column 8, lines 37-50 of Cowles; emphasis added).

Therefore, despite the position taken by the Examiner,<sup>75</sup> Cowles does not disclose or suggest generating a predetermined number of internal address signals, where the generation of the predetermined number of internal address signals is non-interruptible, as presently claimed.

Furthermore, contrary to the position taken by the Examiner,<sup>76</sup> merely because Cowles teaches that a premature termination of a burst may be avoided, it does not necessarily (or

<sup>72</sup> See column 6, lines 1-6 of Cowles.

<sup>73</sup> See FIG. 2, column 4, lines 14-18 and column 8, lines 48-50 of Cowles.

<sup>74</sup> See FIG. 4 and column 6, lines 6-9 of Cowles.

<sup>75</sup> See page 2, paragraph no. 3, lines 6-9 of the Office Action mailed October 22, 2002.

<sup>76</sup> See page 2, last two lines through page 3, line 3 of the Office Action mailed October 22, 2002.

Docket Number:0325.00309 Application No.: 09/504,344

logically) follow that the burst is non-interruptible, as presently claimed. Specifically, Cowles recites that:

To avoid a premature termination of a burst, RAS\* cannot transition high until after the last column associated with each row has been latched. (Column 8, lines 63-65 of Cowles).

However, the sentence cited by the Examiner only pertains to termination of a burst

in response to a transition of the signal RAS\*. The passage is silent with respect to the signal WE\*. As discussed above, Cowles discloses that a transition of the signal WE\* during a burst can terminate the burst in both the standard BEDO operation and in the continuous BEDO (CBEDO) operation. In particular, Cowles states:

> The control circuit[r]y determines when a current data burst should be terminated based upon the states of RAS\* 114, CAS\* 124 and WE\* 136. In the standard BEDO operation described above, **control circuitry 138 terminated a data burst when WE\* transitioned during a burst**, or when both CAS\* and RAS\* transitioned high. In a CBEDO operation, **control circuitry 138** does not terminate a burst operation when CAS\* and RAS\* go high, but **looks to WE\* for an indication that a burst operation is to be terminated**. (Column 7, lines 52-61 of Cowles; emphasis added).

> To terminate a continuous burst read operation, the WE\* signal merely has to transition high prior to a falling edge of the CAS\* signal. (Col. 8, 11. 33-36 of Cowles; emphasis added).

Cowles expressly states that the method of operation of the memory device includes (i) receiving a signal on a write enable input and (ii) terminating the step of outputting data in response to the signal.<sup>77</sup> Furthermore, the fact that Cowles addresses a way to **avoid** a premature termination of a burst due to the signal RAS\* is acknowledgment that the burst **can** be prematurely terminated (i.e.,interrupted). Therefore, the burst is not non-interruptible, as presently claimed.

<sup>77</sup> See column 11, lines 37-41 and column 12, lines 36-40 of Cowles.

- Docket Number:0325.00309 Application No.: 09/504,344

Because Cowles teaches that a burst can be terminated by at least a transition of a write enable signal WE\* during a read or write access, whether in a BEDO or a CBEDO operating mode, Cowles fails to disclose or suggest the **non-interruptible** generation of a predetermined number of internal address signals, as presently claimed. Therefore, Cowles does not disclose or suggest each and every element of the presently pending claim 13, arranged as in the presently pending claim 13. As such, the claims of Group 7 are fully patentable over the cited reference<sup>78</sup> and the rejection should be reversed.

## 8. Group 8 (claim 15) is fully patentable over Cowles

Claim 15 depends indirectly from claim 13 and, therefore, includes the limitations of claim 13. Consequently, the arguments presented in support of the patentability of claim 13 are hereby incorporated by reference in support of claim 15. Claim 15 further recites that a programming step is performed using bond options.

Cowles does not disclose or suggest each and every element of the presently pending claim 6. Specifically, Cowles is silent regarding bond options.<sup>79</sup> In particular, the Office Action fails to point to any specific language or figure in Cowles that is considered to disclose or suggest

<sup>&</sup>lt;sup>78</sup> Brown v. 3M, 60 USPQ2d 1375, 1376 (Fed. Cir. 2001) citing Karsten Mfg. Corp. v. Cleveland Golf Co., 242 F.3d 1376, 1383, 58 USPQ2d 1286, 1291 (Fed. Cir. 2001); Scripps Clinic & Research Found. v. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (Fed. Cir. 1991). Scripps Clinic & Research Found. V. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (Fed. Cir. 1991). (Fed. Cir. 1991).

<sup>&</sup>lt;sup>79</sup> Appellant's representative has downloaded an electric version of the Cowles reference and performed a search for the words "bond" and "bond option", with no such occurrences.

Docket Number:0325.00309 Application No.: 09/504,344

a programming step **performed using bond options**, as presently claimed.<sup>80</sup> Furthermore, the position taken in the Office Action that "it is well known in the art to include multiple modes of operation selected by bond options"<sup>81</sup> does not adequately address the deficiencies of Cowles to support the rejection under 35 U.S.C. § 102. In particular, the Federal Circuit has stated:

To serve as anticipation, when the reference is silent about the asserted inherent characteristic, such gap in the reference may be filled with recourse to extrinsic evidence. Such evidence must make clear that the missing descriptive matter is **necessarily present** in the thing described in the reference, and it would be so recognized by persons of ordinary skill.<sup>82</sup>

Even assuming, *arguendo*, it is well known in the art to include multiple modes of operation selected by bond options as urged by the Examiner,<sup>83</sup> the Examiner failed to present any evidence that a person of ordinary skill would recognize a programming step performed **using bond options**, as necessarily present in Cowles. Inherency requires certainty of results, not mere possibility.<sup>84</sup> Therefore, because Cowles does not disclose or suggest each and every element of the presently pending claim 15, arranged as in the present claim 15, the Examiner has not met the

<sup>80</sup> See page 6, lines 9-12 of the Office Action mailed October 22, 2002.

<sup>81</sup> See page 6, lines 9-12 of the Office Action mailed October 22, 2002.

<sup>82</sup> Continental Can Co. USA v. Monsanto Co., 948 F.2d 1264, 20 USPQ 2d 1746, 1749 (Fed. Cir. 1991) (citations omitted, emphasis added) See also In re Sun, 31 USPQ 2d 1451, 1453 (Fed. Cir. 1993) (unpublished) ("under section 102(b), anticipation requires that the prior art reference disclose either expressly or under the principles of inherency, every limitation of the claim").

<sup>83</sup> See page 6, lines 9-12 of the Office Action mailed October 22, 2002.

<sup>84</sup> See, e.g., *Ethyl Molded Products Co. v. Betts Package, Inc.*, 9 U.S.P.Q. 2d 1001 (E.D.Ky 1988). See also, In re Oelrich, 666 F.2d 578, 581, 212 USPQ 323, 326 (C.C.P.A. 1981).

Docket Number:0325.00309 Application No.: 09/504,344

Office's burden of factually establishing a *prima facie* case of anticipation.<sup>85</sup> As such, the presently pending claim 15 is fully patentable over Cowles and the rejection should be reversed.

# 9. Group 9 (claim 17) is fully patentable over Cowles

Claim 17 depends directly from claim 13 and, therefore, includes the limitations of claim 13. Consequently, the arguments presented in support of the patentability of claim 13 are hereby incorporated by reference in support of claim 17. Claim 17 further recites the step of selecting the predetermined number of internal address signals to provide time for at least one writeback or refresh cycle.<sup>86</sup>

Cowles does not disclose or suggest each and every element of the presently pending claim 17. Specifically, Cowles is silent regarding selecting the predetermined number of internal address signals **to provide time for at least one writeback or refresh cycle**, as presently claimed.<sup>87</sup> In particular, the lines of Cowles cited by the Examiner in support of the rejection do not address selecting the predetermined number of internal address signals **to provide time for at least one writeback or refresh cycle**, as presently claimed.<sup>88</sup> The Federal Circuit has stated:

<sup>87</sup> Appellant's representative has downloaded an electric version of the Cowles reference and performed a search for the words "writeback" and "refresh", with no such occurrences.

<sup>88</sup> See page 6, line 20 through page 7, line 2 of the Office Action mailed October 22, 2002.

Docket Number:0325.00309 Application No.: 09/504,344

<sup>&</sup>lt;sup>85</sup> Lindemann Maschinenfabrik GmbH v. American Hoist & Derrick Co., 221 USPQ 481, 485 (Fed. Cir. 1984). (Anticipation requires the presence in a single prior art reference disclosure of each and every element of the claimed invention, arranged as in the claim). In re Skinner, 2 USPQ2d 1788, 1788-89 (B.P.A.I. 1986)("[i]t is by now well settled that the burden of establishing a prima facie case of anticipation resides with the Patent and Trademark Office"). See also Ex parte Natale, 11 USPQ2d 1222, 1226 (B.P.A.I. 1989).

<sup>&</sup>lt;sup>86</sup> See page 3, paragraph no. 12 of the final Office Action dated May 24, 2002.

To serve as anticipation, when the reference is silent about the asserted inherent characteristic, such gap in the reference may be filled with recourse to extrinsic evidence. Such evidence must make clear that the missing descriptive matter is necessarily present in the thing described in the reference, and it would be so recognized by persons of ordinary skill.<sup>89</sup>

The Examiner failed to present any evidence that a person of ordinary skill would

recognize that selecting a burst length to provide time for at least one writeback or refresh cycle is necessarily present in Cowles.<sup>90</sup> Specifically, the sections of Cowles cited by the Examiner in

support of the rejection of claim 17 provide:

To terminate a continuous burst read operation, the WE\* signal merely has to transition high prior to a falling edge of the CAS\* signal.

\*\*\*

To avoid a premature termination of a burst, RAS\* cannot transition high until after the last column associated with each row has been latched.<sup>91</sup>

The portions of Cowles cited by the Examiner are silent regarding selecting the predetermined number of internal address signals to provide time for at least one writeback or refresh cycle, as presently claimed. Furthermore, the Examiner provided no line of reasoning why the passages were considered to make clear that the missing descriptive matter was necessarily present in the memory

<sup>89</sup> Continental Can Co. USA v. Monsanto Co., 948 F.2d 1264, 20 USPQ 2d 1746, 1749 (Fed. Cir. 1991) (citations omitted) See also In re Sun, 31 USPQ 2d 1451, 1453 (Fed. Cir. 1993) (unpublished) ("under section 102(b), anticipation requires that the prior art reference disclose either expressly or under the principles of inherency, every limitation of the claim").

<sup>90</sup> See page 6, line 20 through page 7, line 2 of the Office Action mailed October 22, 2002.

<sup>91</sup> See page 6, line 20 through page 7, line 2 of the Office Action mailed October 22, 2002 (citing column 8, lines 33-36 and 63-65 of Cowles).

Docket Number:0325.00309 Application No.: 09/504,344

device of Cowles. Inherency requires certainty of results, not mere possibility.<sup>92</sup> Therefore, because Cowles does not disclose or suggest each and every element of the presently pending claim 17, arranged as in the present claim 17, the Examiner failed to meet the Office's burden of factually establishing a *prima facie* case of anticipation.<sup>93</sup> As such, the presently pending claim 17 is fully patentable over the cited reference and the rejection should be reversed.

# 10. Group 10 (claim 21) is fully patentable over Cowles

Claim 21 depends directly from claim 1 and, therefore, includes the limitations of claim 1. Consequently, the arguments presented in support of the patentability of claim 1 are hereby incorporated by reference in support of claim 21. Claim 21 further recites that the circuit further comprises address and control busses configured to present the external address signal and one or more control signals, where the busses are **freed up during the generation of the predetermined number of internal address signals**.

Cowles does not disclose or suggest each and every element of the presently pending claim 21, arranged as in the presently pending claim 21. Specifically, Cowles is silent regarding address and control busses configured to present the external address signal and one or more control signals, where the busses are **freed up during the generation of the predetermined number of** 

Docket Number:0325.00309 Application No.: 09/504,344

<sup>&</sup>lt;sup>92</sup> See, e.g., *Ethyl Molded Products Co. v. Betts Package, Inc.*, 9 U.S.P.Q. 2d 1001 (E.D.Ky 1988). See also, In re Oelrich, 666 F.2d 578, 581, 212 USPQ 323, 326 (C.C.P.A. 1981).

<sup>&</sup>lt;sup>93</sup> Lindemann Maschinenfabrik GmbH v. American Hoist & Derrick Co., 221 USPQ 481, 485 (Fed. Cir. 1984). (Anticipation requires the presence in a single prior art reference disclosure of each and every element of the claimed invention, arranged as in the claim). In re Skinner, 2 USPQ2d 1788, 1788-89 (B.P.A.I. 1986)("[i]t is by now well settled that the burden of establishing a prima facie case of anticipation resides with the Patent and Trademark Office"). See also Ex parte Natale, 11 USPQ2d 1222, 1226 (B.P.A.I. 1989).

**internal address signals**, as presently claimed.<sup>94</sup> In particular, the lines of Cowles cited by the Examiner in support of the rejection do not address address and control busses configured to present the external address signal and one or more control signals, where the busses are **freed up during the generation of the predetermined number of internal address signals**, as presently claimed.<sup>95</sup> Furthermore, the Federal Circuit has stated:

To serve as anticipation, when the reference is silent about the asserted inherent characteristic, such gap in the reference may be filled with recourse to extrinsic evidence. Such evidence must make clear that the missing descriptive matter is necessarily present in the thing described in the reference, and it would be so recognized by persons of ordinary skill.<sup>96</sup>

. The Examiner failed to present any evidence that a person of ordinary skill would

recognize that Cowles necessarily presents address and control busses configured to present the

external address signal and one or more control signals, where the busses are freed up during the

generation of the predetermined number of internal address signals, as presently claimed.<sup>97</sup>

Inherency requires certainty of results, not mere possibility.<sup>98</sup> Therefore, because Cowles does not

<sup>96</sup> Continental Can Co. USA v. Monsanto Co., 948 F.2d 1264, 20 USPQ 2d 1746, 1749 (Fed. Cir. 1991) (citations omitted) See also In re Sun, 31 USPQ 2d 1451, 1453 (Fed. Cir. 1993) (unpublished) ("under section 102(b), anticipation requires that the prior art reference disclose either expressly or under the principles of inherency, every limitation of the claim").

<sup>97</sup> See page 7, lines 15-19 of the Office Action mailed October 22, 2002.

<sup>98</sup> See, e.g., *Ethyl Molded Products Co. v. Betts Package, Inc.*, 9 U.S.P.Q. 2d 1001 (E.D.Ky 1988). See also, In re Oelrich, 666 F.2d 578, 581, 212 USPQ 323, 326 (C.C.P.A. 1981).

Docket Number:0325.00309 Application No.: 09/504,344

<sup>&</sup>lt;sup>94</sup> Appellant's representative has downloaded an electric version of the Cowles reference and performed a search for the words "free," "freed up," "share" and "sharing", with no such occurrences.

<sup>&</sup>lt;sup>95</sup> See page 7, lines 15-19 of the Office Action mailed October 22, 2002.

disclose or suggest each and every element of the presently pending claim 21, arranged as in the present claim 21, the Examiner failed to meet the Office's burden of factually establishing a *prima facie* case of anticipation.<sup>99</sup> As such, the presently pending claim 21 is fully patentable over the cited reference and the rejection should be reversed.

## B. <u>CONCLUSION</u>

Cowles does not disclose or suggest a logic circuit configured to generate a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, where the generation of the predetermined number of internal address signals is **non-interruptible**, as presently claimed. Hence, the Examiner has clearly erred with respect to the patentability of the claimed invention. It is respectfully requested that the Board overturn the Examiner's rejection of all pending claims, and hold that the

Docket Number:0325.00309 Application No.: 09/504,344

<sup>&</sup>lt;sup>99</sup> Lindemann Maschinenfabrik GmbH v. American Hoist & Derrick Co., 221 USPQ 481, 485 (Fed. Cir. 1984). (Anticipation requires the presence in a single prior art reference disclosure of each and every element of the claimed invention, arranged as in the claim). In re Skinner, 2 USPQ2d 1788, 1788-89 (B.P.A.I. 1986) ("[i]t is by now well settled that the burden of establishing a prima facie case of anticipation resides with the Patent and Trademark Office"). See also Ex parte Natale, 11 USPQ2d 1222, 1226 (B.P.A.I. 1989).

claims are not rendered anticipated or obvious by the cited reference. However, should the Board find the arguments herein in support of independent claims 1, 12 and/or 13 unpersuasive, the Board is respectfully requested to carefully consider the arguments set forth above in support of each of the independently patentable groups.

Respectfully submitted,

CHRISTOPHER P. MAIORANA, P.C.

Robert n. mill

Robert M. Miller Reg. No. 42,892

Dated: March 24, 2003

24025 Greater Mack Suite 200 St. Clair Shores, MI 48080 (586) 498-0670

Docket Number:0325.00309 Application No.: 09/504,344

41

### IX. APPENDIX

### CLAIMS IN CURRENT FORM

1. (AMENDED) A circuit comprising:
 a memory comprising a plurality of storage elements each
 configured to read and write data in response to an internal
 address signal; and

5 a logic circuit configured to generate a predetermined 6 number of said internal address signals in response to (i) an 7 external address signal, (ii) a clock signal and (iii) one or more 8 control signals, wherein said generation of said predetermined 9 number of internal address signals is non-interruptible.

2. (AMENDED) The circuit according to claim 1, wherein
 said predetermined number of internal address signals is determined
 by a fixed burst length.

3. (AMENDED) The circuit according to claim 1, wherein
 said predetermined number of internal address signals is at least
 4.

4. (AMENDED) The circuit according to claim 1, wherein
 said predetermined number of internal address signals is 8.

-- Docket Number:0325.00309 Application No.: 09/504,344

42

5. (AMENDED) The circuit according to claim 2, wherein
 said fixed burst length is programmable.

6. (AMENDED) The circuit according to claim 5, wherein
 said fixed burst length is programmed by bond options.

7. (AMENDED) The circuit according to claim 5, wherein
 said fixed burst length is programmed by voltage levels on external
 pins.

8. (AMENDED) The circuit according to claim 1, wherein
 said memory comprises a static random access memory.

9. (AMENDED) The circuit according to claim 1, wherein
 said memory comprises a dynamic random access memory.

1 10. (AMENDED) The circuit according to claim 9, wherein 2 said predetermined number of internal address signals is chosen to 3 provide time for at least one writeback or refresh cycle.

Docket Number:0325.00309 Application No.: 09/504,344

1 11. (AMENDED) The circuit according to claim 1, wherein
 said predetermined number of internal address signals is chosen to
 meet predetermined criteria for sharing address and control busses.

12. (AMENDED) A circuit comprising:

2 means for reading data from and writing data to a 3 plurality of storage elements in response to a plurality of 4 internal address signals; and

5 means for generating a predetermined number of said 6 internal address signals in response to (i) an external address 7 signal, (ii) a clock signal and (iii) one or more control signals, 8 wherein said generation of said predetermined number of internal 9 address signals is non-interruptible.

1 13. (AMENDED) A method of providing a fixed burst length
 2 data transfer comprising the steps of:

accessing a memory in response to a plurality of internal
address signals; and

5 generating a predetermined number of said internal 6 address signals in response to (i) an external address signal, (ii) 7 a clock signal and (iii) a control signal, wherein said generation

Docket Number:0325.00309 Application No.: 09/504,344

1

8 of said predetermined number of internal address signals is non-interruptible.

14. The method according to claim 13, further comprising
 the step of programming said predetermined number.

1 15. The method according to claim 14, wherein said
 2 programming step is performed using bond options.

16. The method according to claim 14, wherein said
 programming step is performed using voltage levels.

1 17. (AMENDED) The method according to claim 13, further 2 comprising the step of selecting said predetermined number to 3 provide time for at least one writeback or refresh cycle.

18. The circuit according to claim 1, wherein said logic
 circuit comprises a counter configured to generate said
 predetermined number of internal address signals.

1 19. (AMENDED) The circuit according to claim 1, wherein 2 said external address signal comprises an initial address for data 3 transfers to and from said memory.

Docket Number:0325.00309 Application No.: 09/504,344

20. A memory device according to claim 1, wherein said
 circuit is an integrated circuit.

1 21. (AMENDED) The circuit according to claim 1, further 2 comprising address and control busses configured to present said 3 external address signal and said one or more control signals, 4 wherein said busses are freed up during the generation of said 5 predetermined number of internal address signals.

Docket Number:0325.00309 Application No.: 09/504,344

46

200

Ş

Attorney Docket: 0325.00309

RESPONSE TRANSMITTAL AND EXTENSION OF TIME REQUEST (IF REQUIRED)

TITLE: FIXED BURST MEMORIES

FILED: February 14, 2000

EXAMINER:

IN RE APPLICATION OF:

ART UNIT:

SERIAL NO .:

ASSISTANT COMMISSIONER FOR PATENTS Washington, D.C. 20231

S	ir	•
$\mathbf{v}$		•

Enclosed please find an appeal brief and a postcard along with the fee calculation below: FEE CALCULATION FOR ENCLOSED AND EXTENSION REQUEST (IF ANY)

Cathal G. Phelan

09/504,344

Namzai, M.

2187

-	Claims Remaining	Highest No. Previous	Extra Rate	Additional Fee
Total Claims	21 minus	21 =	0 x \$ 18.00	\$ 0.00
Independent Claims	3 minus	3 =	0 x \$ 84.00	\$ 0.00
Multiple Dependent C	Claim First Added		+ \$280.00 \$	0.00

TOTAL IF NOT SMALL ENTITY .. \$0.00

[]	SMALL ENTITY STATUS - If applicable, divide by 2	RECEIVED
[]	Verified statement enclosed, if not previously filed.	MAR 3 1 2003
[]	Applicant also requests a month extension of time for response to the outstanding Office Action. The fee is	••••
	to response to the outstanding Office Action. The fee is $\dots $ \$ <u>0.00</u>	rechnology contor = tot

The Commissioner is hereby authorized to charge any overpayment or underpayment of the above fee associated with this Communication to Deposit Account No. 50-0541. A duplicate copy of this sheet is attached.

CHRISTOPHER P. MAIORANA, P.C.

24025 Greater Mack, Suite 200 St. Clair Shores, Michigan 48080 (586) 498-0670

Robert M. Miller

Registration No.: 42,892

I hereby certify that this letter, the response or amendment attached hereto are being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on <u>March 24, 2003</u>.

Mary Donna Berkley

·	Application No.	Applicant(s)	<u> </u>
	Application No.	Applicant(s)	
Notice of Allowability	09/504,344	PHELAN, CATHA	_ G.
Nonco or Americanity	Examiner	Art Unit	
	Mehdi Namazi	2188	
The MAILING DATE of this communication a All claims being allowable, PROSECUTION ON THE MERITS herewith (or previously mailed), a Notice of Allowance (PTOL- NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT of the Office or upon petition by the applicant. See 37 CFR 1. 1. This communication is responsive to <u>03/28/2003</u> . 2. The allowed claim(s) is/are <u>1-21</u> .	S IS (OR REMAINS) CL -85) or other appropriate <b>T RIGHTS.</b> This application	OSED in this application. If not inclu communication will be mailed in du	ded e course, THIS
<ul> <li>3. The drawings filed on are accepted by the Exan</li> <li>4. Acknowledgment is made of a claim for foreign priority</li> <li>a) All</li> <li>b) Some*</li> <li>c) None of the:</li> <li>1. Certified copies of the priority documents h</li> </ul>	under 35 U.S.C. § 119	a)-(d) or (f).	
2. Certified copies of the priority documents h		polication No.	
<ol> <li>Copies of the certified copies of the priority International Bureau (PCT Rule 17.2(a))</li> </ol>	documents have been		ation from the
<ul> <li>* Certified copies not received:</li> <li>5. Acknowledgment is made of a claim for domestic priorit         <ul> <li>(a) The translation of the foreign language provision</li> </ul> </li> </ul>			
6. Acknowledgment is made of a claim for domestic priorit			
Applicant has THREE MONTHS FROM THE "MAILING DATE below. Failure to timely comply will result in ABANDONMENT	of this communication of this application.	to file a reply complying with the req IIS THREE-MONTH PERIOD IS NO	uirements noted
7. A SUBSTITUTE OATH OR DECLARATION must be su INFORMAL PATENT APPLICATION (PTO-152) which gives r	ubmitted. Note the attac eason(s) why the oath o	hed EXAMINER'S AMENDMENT or or declaration is deficient.	NOTICE OF
<ul> <li>8. X CORRECTED DRAWINGS must be submitted.</li> <li>(a) X including changes required by the Notice of Drafts</li> <li>1)  hereto or 2) X to Paper No. <u>3</u>.</li> </ul>	person's Patent Drawin	g Review ( PTO-948) attached	
(b) 🔲 including changes required by the proposed drawi	ng correction filed	_, which has been approved by the	Examiner.
(c) 🔲 including changes required by the attached Exami			
Identifying indicia such as the application number (see 37 CF each sheet.	R 1.84(c)) should be writ	ten on the drawings in the front (not th	e back) of
9. DEPOSIT OF and/or INFORMATION about the de attached Examiner's comment regarding REQUIREMENT FOR	posit of BIOLOGICA R THE DEPOSIT OF BI	- MATERIAL must be submitted. OLOGICAL MATERIAL.	Note the
Attachment(s)			
<ul> <li>1 Notice of References Cited (PTO-892)</li> <li>3 Notice of Draftperson's Patent Drawing Review (PTO-948</li> <li>5 Information Disclosure Statements (PTO-1449), Paper No</li> <li>7 Examiner's Comment Regarding Requirement for Deposit of Biological Material</li> </ul>	) 4 1 5 6 1	Notice of Informal Patent Application nterview Summary (PTO-413), Pape Examiner's Amendment/Comment Examiner's Statement of Reasons for Other	r No
U.S. Pateni and Trademark Office PTO-37 (Rev. 04-03)	Notice of Allowability	Pa	urt of Paper No. 13

Application/Control Number: 09/504,344

Art Unit: 2188

## **DETAILED ACTION**

#### Drawings

1. The application having been allowed, formal drawings are required in response to this Office Action.

## Allowable Subject Matter

2. The following is an examiner's statement of reasons for allowance: the prior art discloses an integrated circuit memory device which can operate at high data speeds. The integrated circuit memory can output data of a "fixed burst length" in a continuous stream while rows of the memory are accessed. However, to terminate a continuous burst read operation, the WE signal merely has to transition high prior to a falling edge of the CAS signal(see, for example, Cowles). thus prior art of record does not teach or fairly suggest the <u>non-interruptible</u> generation of a predetermined number of internal address signals. Accordingly, the invention as claimed is not seen to be anticipated or made obvious, within the meaning of 35 U.S.C. 103, by the prior art of record.

- 3. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to

Application/Control Number: 09/504,344

Art Unit: 2188

avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mehdi Namazi whose telephone number is (703) 306-2758. The examiner can normally be reached on Monday-Friday from 8:00 to 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald A. Sparks, can be reached on (703) 308-1756. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-9600.

M. Namazi Jung 13, 2003

Donald A. VSparks Supervisory Patent Examiner TC 2100

STEPTERT AND VEALOR					
	ed States Paten	t and Trademark	OFFICE		
A CONTRACT OF THE PARTY OF THE			United Address: ( H	D STATES DEPARTMENT OF States Patent and Trademark COMMISSIONER (""R PATENTS 20. Box 1450 Jexandria, Vuginia 22313-1450 www.uspto.gov	COMMERCE Coffice
	NO	TICE OF ALLOW		· · · ·	•
021363 7		TICE OF ALLOW	ANCE AND FEE(	(S) DUE	
	7590 06/16/2003 R. P. MAIORANA, P. 9			EXAM	IINER
24025 GREATER SUITE 200	MACK			NAMAZ	I, MEHDI
ST. CLAIR SHOR	ES, MI 48080			ART UNIT	CLASS-SUBCLASS
	-* <sub>1</sub>			2188	711-104000
<b></b>			· · · · · · · · · · · · · · · · · · ·	DATE MAILED: 06/16/2003	
APPLICATION NO. 09/504.344	FILING DATE	FIRST NAM	ED INVENTOR	ATTORNEY DOCKET NO	CONFIRMATION N
09/304,344	02/14/2000	Cathal	G. Phelan	0325.000309	7771
TITLE OF INVENTION: M APPLN. TYPE nonprovisional	SMALL ENTITY NO	ISSUE FEE \$1300	PUBLICATION FEE \$0	TOTAL FEE(S) DUE \$1300	DATE DUE 09/16/2003
APPLN. TYPE nonprovisional THE APPLICATION	SMALL ENTITY NO	ISSUE FEE \$1300	\$0	\$1300	09/16/2003
APPLN. TYPE nonprovisional THE APPLICATION PROSECUTION ON THIS APPLICATION	SMALL ENTITY NO NIDENTIFIED ABOY THE MERITS IS CL N IS SUBJECT TO W	ISSUE FEE \$1300 /E HAS BEEN EXAM	\$0 INED AND IS ALLO E OF ALLOWANCE		09/16/2003 CASA PATENT.
APPLN. TYPE nonprovisional THE APPLICATION PROSECUTION ON THIS APPLICATION PETITION BY THE THE ISSUE FEE AN MAILING DATE OF PERIOD CANNOT E FOR ANY PREVIOU	SMALL ENTITY NO IDENTIFIED ABOY THE MERITS IS CL N IS SUBJECT TO W APPLICANT. SEE 37 D PUBLICATION FH THIS NOTICE OR T BE EXTENDED. SEE JSLY PAID ISSUE FE	ISSUE FEE \$1300 /E HAS BEEN EXAM <u>OSED.</u> THIS NOTICI /TTHDRAWAL FROM / CFR 1.313 AND MPI // CFR 1.315 AND // CFR // CFR 1.315 AND // CFR // CFR // CFR 1.315 AND // CFR //	<sup>\$0</sup> INED AND IS ALLO E OF ALLOWANCE I ISSUE AT THE INI EP 1308. IUST BE PAID WITE SHALL BE REGARI SUE FEE DUE INDI	\$1300 WED FOR ISSUANCE	09/16/2003 CAS A PATENT. PATENT RIGHT FICE OR UPON FROM THE THIS <u>STATUTC</u> ECTS A CREDIT
APPLN. TYPE nonprovisional THE APPLICATION PROSECUTION ON THIS APPLICATIOI PETITION BY THE THE ISSUE FEE AN MAILING DATE OF PERIOD CANNOT E FOR ANY PREVIOU MUST BE RETURNI ABANDONED. HOW TO REPLY TO	SMALL ENTITY NO IDENTIFIED ABOY THE MERITS IS CL N IS SUBJECT TO W APPLICANT. SEE 37 D PUBLICATION FI THIS NOTICE OR T BE EXTENDED. SEE USLY PAID ISSUE FI ED WITHIN THIS PH D THIS NOTICE:	ISSUE FEE \$1300 /E HAS BEEN EXAM OSED, THIS NOTICI TTHDRAWAL FROM / CFR 1.313 AND MPI EE (IF REQUIRED) M THIS APPLICATION 35 U.S.C. 151. THE IS EE APPLIED IN THIS ERIOD EVEN IF NO H	<sup>\$0</sup> INED AND IS ALLO E OF ALLOWANCE I ISSUE AT THE INI EP 1308. IUST BE PAID WITE SHALL BE REGARI SUE FEE DUE INDI	\$1300 WED FOR ISSUANCE IS NOT A GRANT OF TIATIVE OF THE OF HIN <u>THREE MONTHS</u> DED AS ABANDONED CATED ABOVE REFL	09/16/2003 CAS A PATENT. PATENT RIGHT FICE OR UPON FROM THE THIS <u>STATUTC</u> ECTS A CREDIT
APPLN. TYPE nonprovisional THE APPLICATION PROSECUTION ON THIS APPLICATION PETITION BY THE THE ISSUE FEE AN MAILING DATE OF PERIOD CANNOT E FOR ANY PREVIOU MUST BE RETURNI ABANDONED. HOW TO REPLY TO I. Review the SMALL	SMALL ENTITY NO IDENTIFIED ABOY THE MERITS IS CL N IS SUBJECT TO W APPLICANT. SEE 37 D PUBLICATION FI THIS NOTICE OR 7 BE EXTENDED. SEE JSLY PAID ISSUE FI ED WITHIN THIS PH O THIS NOTICE: ENTITY status shown	ISSUE FEE \$1300 /E HAS BEEN EXAM OSED. THIS NOTICI (TTHDRAWAL FROM / CFR 1.313 AND MP) CFR 1.313 AND MP) CE (IF REQUIRED) M (THIS APPLICATION 35 U.S.C. 151. THE IS CE APPLIED IN THIS CRIOD EVEN IF NO F CRIOD EVEN IF NO F	<sup>\$0</sup> INED AND IS ALLO E OF ALLOWANCE I ISSUE AT THE INI EP 1308. IUST BE PAID WITE SHALL BE REGARI SUE FEE DUE INDI	\$1300 WED FOR ISSUANCE IS NOT A GRANT OF TIATIVE OF THE OF HIN <u>THREE MONTHS</u> DED AS ABANDONED CATED ABOVE REFL	09/16/2003 CAS A PATENT. PATENT RIGHT FICE OR UPON FROM THE THIS <u>STATUTC</u> ECTS A CREDIT
APPLN. TYPE nonprovisional THE APPLICATION PROSECUTION ON THIS APPLICATIOI PETITION BY THE THE ISSUE FEE AN MAILING DATE OF PERIOD CANNOT E FOR ANY PREVIOU MUST BE RETURNI ABANDONED. HOW TO REPLY TO I. Review the SMALL If the SMALL ENTITY SMALL ENTITY statu	SMALL ENTITY NO IDENTIFIED ABOY THE MERITS IS CL N IS SUBJECT TO W APPLICANT. SEE 37 D PUBLICATION FI THIS NOTICE OR T BE EXTENDED. SEE JSLY PAID ISSUE FI ED WITHIN THIS PH D THIS NOTICE: ENTITY status shown I is shown as YES, veri IS:	ISSUE FEE \$1300 /E HAS BEEN EXAM .OSED. THIS NOTICI (TTHDRAWAL FROM / CFR 1.313 AND MP) EE (IF REQUIRED) M THIS APPLICATION 35 U.S.C. 151. THE IS EE APPLIED IN THIS ERIOD EVEN IF NO H above.	\$0 INED AND IS ALLO E OF ALLOWANCE I ISSUE AT THE INI EP 1308. (UST BE PAID WITE SHALL BE REGARI SUE FEE DUE INDIG APPLICATION. TH FEE IS DUE OR THE	\$1300 WED FOR ISSUANCE IS NOT A GRANT OF TIATIVE OF THE OF HIN <u>THREE MONTHS</u> DED AS ABANDONED CATED ABOVE REFL E PTOL-85B (OR AN APPLICATION WILI	09/16/2003 AS A PATENT. PATENT RIGHT FICE OR UPON FROM THE THIS <u>STATUTC</u> ECTS A CREDIT EQUIVALENT) BE REGARDED
APPLN. TYPE nonprovisional THE APPLICATION PROSECUTION ON THIS APPLICATIOI PETITION BY THE THE ISSUE FEE AN MAILING DATE OF PERIOD CANNOT E FOR ANY PREVIOU MUST BE RETURNI ABANDONED. HOW TO REPLY TO I. Review the SMALL If the SMALL ENTITY SMALL ENTITY statu A. If the status is the sa above.	SMALL ENTITY NO IDENTIFIED ABOY THE MERITS IS CL N IS SUBJECT TO W APPLICANT. SEE 37 D PUBLICATION FI THIS NOTICE OR 7 BE EXTENDED. SEE JSLY PAID ISSUE FI ED WITHIN THIS PH D THIS NOTICE: ENTITY status shown X is shown as YES, veri s: me, pay the TOTAL FI	ISSUE FEE \$1300 /E HAS BEEN EXAM OSED. THIS NOTICI (TTHDRAWAL FROM / CFR 1.313 AND MP) CE (IF REQUIRED) M (THIS APPLICATION 35 U.S.C. 151. THE IS CE APPLIED IN THIS CRIOD EVEN IF NO H above. ify your current EE(S) DUE shown	\$0 INED AND IS ALLO E OF ALLOWANCE I ISSUE AT THE INI EP 1308. (UST BE PAID WITE SHALL BE REGARI SUE FEE DUE INDIG APPLICATION. TH FEE IS DUE OR THE	\$1300 WED FOR ISSUANCE IS NOT A GRANT OF TIATIVE OF THE OF HIN <u>THREE MONTHS</u> DED AS ABANDONED CATED ABOVE REFL E PTOL-85B (OR AN APPLICATION WILI	09/16/2003 AS A PATENT. PATENT RIGHT FICE OR UPON FROM THE THIS <u>STATUTC</u> ECTS A CREDIT EQUIVALENT) BE REGARDED
APPLN. TYPE nonprovisional THE APPLICATION PROSECUTION ON THIS APPLICATIOI PETITION BY THE THE ISSUE FEE AN MAILING DATE OF PERIOD CANNOT E FOR ANY PREVIOU MUST BE RETURNI ABANDONED. HOW TO REPLY TO I. Review the SMALL If the SMALL ENTITY SMALL ENTITY statu A. If the status is the sa above. B. If the status is chang and twice the amount o	SMALL ENTITY NO IDENTIFIED ABOY THE MERITS IS CL N IS SUBJECT TO W APPLICANT. SEE 37 D PUBLICATION FI THIS NOTICE OR 7 BE EXTENDED. SEE JSLY PAID ISSUE FI ED WITHIN THIS PH D THIS NOTICE: ENTITY status shown X is shown as YES, veri s: me, pay the TOTAL FI	ISSUE FEE \$1300 /E HAS BEEN EXAM .OSED. THIS NOTICI (TTHDRAWAL FROM / CFR 1.313 AND MP) EE (IF REQUIRED) M THIS APPLICATION 35 U.S.C. 151. THE IS ERIOD EVEN IF NO H above. ify your current EE(S) DUE shown FION FEE (if required)	\$0 INED AND IS ALLO E OF ALLOWANCE I ISSUE AT THE INI EP 1308. (UST BE PAID WITH SHALL BE REGARI SUE FEE DUE INDIG APPLICATION. TH FEE IS DUE OR THE A. Pay TOTAL FEH B. If applicant claim claiming SMALL E the PUBLICATION	\$1300 WED FOR ISSUANCE IS NOT A GRANT OF TIATIVE OF THE OF UN THREE MONTHS DED AS ABANDONED CATED ABOVE REFL E PTOL-85B (OR AN APPLICATION WILI TTY is shown as NO: E(S) DUE shown above, and SMALL ENTITY status, check the FEE and 1/2 the ISSUE	09/16/2003 C AS A PATENT. PATENT RIGHT FICE OR UPON FROM THE C. THIS STATUT( LECTS A CREDIT EQUIVALENT) BE REGARDED OF tus before, or is not box below and enc FEE shown above.
APPLN. TYPE nonprovisional THE APPLICATION PROSECUTION ON THIS APPLICATIOI PETITION BY THE THE ISSUE FEE AN MAILING DATE OF PERIOD CANNOT E FOR ANY PREVIOU MUST BE RETURNI ABANDONED. HOW TO REPLY TO I. Review the SMALL If the SMALL ENTITY SMALL ENTITY statu A. If the status is the sa above. B. If the status is chang and twice the amount o	SMALL ENTITY NO IDENTIFIED ABOY THE MERITS IS CL N IS SUBJECT TO W APPLICANT. SEE 37 D PUBLICATION FI THIS NOTICE OR T BE EXTENDED. SEE JSLY PAID ISSUE FI ED WITHIN THIS PH D THIS NOTICE: ENTITY status shown I is shown as YES, veri Is: me, pay the TOTAL FI ed, pay the PUBLICAT	ISSUE FEE \$1300 /E HAS BEEN EXAM .OSED. THIS NOTICI (TTHDRAWAL FROM / CFR 1.313 AND MP) EE (IF REQUIRED) M THIS APPLICATION 35 U.S.C. 151. THE IS ERIOD EVEN IF NO H above. ify your current EE(S) DUE shown FION FEE (if required)	\$0 INED AND IS ALLO E OF ALLOWANCE I ISSUE AT THE INI EP 1308. (UST BE PAID WITH SHALL BE REGARI SUE FEE DUE INDIG APPLICATION. TH FEE IS DUE OR THE A. Pay TOTAL FEH B. If applicant claim claiming SMALL E the PUBLICATION	\$1300 WED FOR ISSUANCE IS NOT A GRANT OF TIATIVE OF THE OF UN THREE MONTHS DED AS ABANDONED CATED ABOVE REFL E PTOL-85B (OR AN APPLICATION WILI STATION WILI E(S) DUE shown above, a ned SMALL ENTITY status, check the FEE and 1/2 the ISSUE as SMALL ENTITY status	09/16/2003 C AS A PATENT. PATENT RIGHT FICE OR UPON FROM THE C. THIS STATUT( LECTS A CREDIT EQUIVALENT) BE REGARDED OF tus before, or is not box below and enc FEE shown above.

maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

Page 1 of 4

PTOL-85 (REV. 05-03) Approved for use through 04/30/2004.

Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 174

# PART B - FEE(S) TRANSMITTAL

# Complete and send this form, together with applicable fee(s), to: Mail Mail Stop ISSUE FEE

			Fax	Alexandria, (703)746-400	Virginia 22313-1450 00	
indicated unless corrected maintenance fee notificatio	below or directed otherwis	e in Block 1, by (a) sp	ecifying a new c			
		up with any corrections or use	Block 1)	Note: A certific	cate of mailing can only be used for	r domestic mailings of the
CHRISTOPHER	R P. MAIORANA, P.	.C.		accompanying	papers. Each additional paper, s	such as an assignment or
				I hereby certif		
	RES, MI 48080			United States P envelope addre	ostal Service with sufficient posta essed to the Box Issue Fee address	ge for first class mail in an above, or being facsimile
						(Depositor's name)
				·		(Signature)
	~					(Date)
APPLICATION NO.	FILING DATE	FIRS	ST NAMED INVEN	TOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
	7771					
TITLE OF INVENTION: N	MEMORY DEVICE WITH	FIXED LENGTH NON	-INTERRUPTIB	LE BURST		
	•					
L		ISSUE FEE	PUBL	ICATION FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1300		\$0	\$1300	09/16/2003
EXAMI	NER	ART UNIT	CLASS-SUBCI	LASS		
NAMAZI,	MEHDI	2188	711-10400			
1. Change of corresponder CFR 1.363).	nce address or indication of	"Fee Address" (37				
			or agents OR, single firm (ha	alternatively, (2) aving as a mem	) the name of a ber a registered	
r10/30/4/; Rev 03-02	ion (or "Fee Address" Indica or more recent) attached. Us	ation form se of a Customer	registered pater	nt attorneys or ag	ents. If no name	
3. ASSIGNEE NAME ANI	O RESIDENCE DATA TO I	BE PRINTED ON THE	PATENT (print c	or type)	······	
PLEASE NOTE: Unless been previously submitted	an assignee is identified belo I to the USPTO or is being s	ow, no assignee data way ubmitted under separate	ill appear on the j cover. Completion	patent. Inclusion of this form is l	of assignee data is only appropriat NOT a substitute for filing an assig COUNTRY)	e when an assignment has nment.
Please check the appropriate	e assignee category or catego	ories (will not be printed	d on the natent)	D individual	Corporation or other private or	oun entity. D government
			the second s		a corporation of outer private gr	oup entity a government
🗅 Issue Fee		🗅 A ch	eck in the amoun	t of the fee(s) is en	nclosed.	
Advance Order - # of C	Copies	The Deposi	Commissioner is t Account Numbe	hereby authorized	I by charge the required fee(s), or c (enclose an extra copy of this f	redit any overpayment, to orm).
Commissioner for Patents is	s requested to apply the Issue					
(Authorized Signature)		(Date)				
NOTE; The Issue Fee an other than the applicant; interest as shown by the re	d Publication Fee (if requin a registered attorney or ag cords of the United States P	red) will not be accept gent; or the assignee of atent and Trademark Of	ed from anyone r other party in ffice.			
This collection of informa obtain or retain a benefit application. Confidentialit estimated to take 12 minu completed application for case. Any comments on suggestions for reducing f Patent and Trademark 22313-1450. DO NOT S	ation is required by 37 CFR by the public which is to f y is governed by 35 U.S.C. tes to complete, including g m to the USPTO. Time wi the amount of time you this burden, should be sent office, U.S. Department SEND FEES OR COMPLE for Patents, Alexandria, Vir division	1.311. The informatio ile (and by the USPTC 122 and 37 CFR 1.14. T athering, preparing, and 11 vary depending upon require to complete th to the Chief Informatic of Commerce, Alexa TED FORMS TO TH	is required to to process) an his collection is submitting the n the individual his form and/or on Officer, U.S. ndria, Virginia IIS ADDRESS.			
Under the Paperwork Re collection of information u	for Patents, Alexandria, Vir eduction Act of 1995, no inless it displays a valid OM	ginia 22313-1450. persons are required t B control number.	o respond to a		•	

TRANSMIT THIS FORM WITH FEE(S)

PTOL-85 (REV. 05-03) Approved for use through 04/30/2004. OMB 0651-0033 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Unit	ed States Patent a	nd Trademark Office	United State Address: COMM P.O. Box	ia, Virginia 22313-1450	
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR		ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/504,344	02/14/2000	Cathal G. Phelan		0325.000309	777.1
021363 7:	590 06/16/2003			· EXAMIN	ER
CHRISTOPHER 24025 GREATER	P. MAIORANA, P.C. Mack			NAMAZI, N	<b>I</b> EHDI
SUITE 200				ART UNIT	PAPER NUMBER
ST. CLAIR SHOR UNITED STATES			DAT	2188 E MAILED: 06/16/2003	

Determination of Patent Term Extension under 35 U.S.C. 154 (b) (application filed after June 7, 1995 but prior to May 29, 2000)

The patent term extension is 0 days. Any patent to issue from the above identified application will include an indication of the 0 day extension on the front page.

If a continued prosecution application (CPA) was filed in the above-identified application, the filing date that determines patent term extension is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) system. (http://pair.uspto.gov)

Any questions regarding the patent term extension or adjustment determination should be directed to the Office of Patent Legal Administration at (703)305-1383.

Page 3 of 4

PTOL-85 (REV. 05-03) Approved for use through 04/30/2004.

	ed States Patent a	United Sta Address: COM P.O. B Alexar	TATES DEPARTMENT OF CO tes Patent and Trademark Of MISSIONER FOR PATENTS ox 1450 Idia, Virginia 22313-1450 Ispio.gov	
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/504,344	02/14/2000	Cathal G. Phelan	0325.000309	7771
021363 7	590 06/16/2003		EXAMIN	ÆR
CHRISTOPHER 24025 GREATER	P. MAIORANA, P.C. MACK		NAMAZI, I	MEHDI
SUITE 200	· · · ·		ART UNIT	PAPER NUMBER
ST. CLAIR SHOR UNITED STATES	,	DA	2188 TE MAILED: 06/16/2003	13

#### Notice of Fee Increase on January 1, 2003

If a reply to a "Notice of Allowance and Fee(s) Due" is filed in the Office on or after January 1, 2003, then the amount due will be higher than that set forth in the "Notice of Allowance and Fee(s) Due" since there will be an increase in fees effective on January 1, 2003. See Revision of Patent and Trademark Fees for Fiscal Year 2003; Final Rule, 67 Fed. Reg. 70847, 70849 (November 27, 2002).

The current fee schedule is accessible from: http://www.uspto.gov/main/howtofees.htm.

If the issue fee paid is the amount shown on the "Notice of Allowance and Fee(s) Due," but not the correct amount in view of the fee increase, a "Notice to Pay Balance of Issue Fee" will be mailed to applicant. In order to avoid processing delays associated with mailing of a "Notice to Pay Balance of Issue Fee," if the response to the Notice of Allowance and Fee(s) due form is to be filed on or after January 1, 2003 (or mailed with a certificate of mailing on or after January 1, 2003), the issue fee paid should be the fee that is required at the time the fee is paid. If the issue fee was previously paid, and the response to the "Notice of Allowance and Fee(s) Due" includes a request to apply a previously-paid issue fee to the issue fee now due, then the difference between the issue fee amount at the time the response is filed and the previously paid issue fee should be paid. See Manual of Patent Examining Procedure, Section 1308.01 (Eighth Edition, August 2001).

Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (703) 305-8283.

Page 4 of 4

PTOL-85 (REV. 05-03) Approved for use through 04/30/2004.



## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

#14M **Group Art Unit:** 2188 **Examiner:** Namazi, M. **Applicants:** Cathal G. Phelan Serial No: 09/504,344 Filing Date: February 14, 2000 For: MEMORY DEVICE WITH FIXED LENGTH NON-INTERRUPTIBLE BURST

DRAWING TRANSMITTAL

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

In response to the Notice of Allowance mailed June 16, 2003 indicating that formal

drawings are due, enclosed are three (3) sheets of formal drawings.

Respectfully submitted, By:

Christopher P. Maiorana Registration No. 42,829 CHRISTOPHER P. MAIORANA, P.C. 24025 Greater Mack, Suite 200 St. Clair Shores, Michigan 48080 (586) 498-0670


Attorney Docket No.: 0325.00309

Date: September 15, 2003

#### **CERTIFICATE OF MAILING**


I hereby certify that this paper (along with any paper referred to as being attached or enclosed) is being deposited with the United States Postal Service via <u>First Class Mail</u> in an envelope with sufficient postage and is addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on <u>September 15, 2003</u>.

Dona Mary Donna Berkley





09/504,344 2188







FIG. 4



in in it		PADTD	FEE(S) TRAN	SMITTAT			しめ
17 2003							Op
Complete and send th	his form, together wi	in applicable lee		Commission	er for Patents Virginia 22313-3	450	
PADEMABI			Fax	(703)746-400	0 .		
STRUCTIONS: This form propriate. All further corre- dicated unless corrected bel aintenance fee notifications.	should be used for transf spondence including the Pa low or directed otherwise i	mitting the ISSUE F atent, advance orders n Block 1, by (a) sp	EE and PUBLIC. and notification ecifying a new co	ATION FEE (if of maintenance t rrespondence ad	required). Blocks 1 fees will be mailed t idress; and/or (b) ind	through 4 shou the current con icating a separate	ild be completed where rrespondence address as c "FEE ADDRESS" for
CURRENT CORRESPONDENCE 7	ADDRESS (Note: Legibly mark-up	with any corrections of use b	Nock 1)	Note: A certific	cate of mailing can or nittal This certific	ly be used for de	used for any other
021363 7590 CUDISTODUED D	0 06/16/2003 D. MAIORANA, P.C			accompanying	papers. Each addition that a second s	onal paper, such	used for any other as an assignment or ing or transmission.
24025 GREATER M		•		•	Cartificate of Mai	ling or Transmi	tsion
SUITE 200	0 NI 49000			I hereby certif United States F	fy that this Fcc(s) T Postal Service with su	ransmittal is bei fficient postage i	ing deposited with the for first class mail in an
ST. CLAIR SHORE	S, MI 48080			envelope addre transmitted to t	essed to the Box Issu the USPTO, on the da	e Fee address ab te indicated belo	ing deposited with the for first class mail in an ove, or being facsimile w.
					<u>)onna Berk</u>	ley	(Depositor's name)
			د	Mary	Donite	ikley	(Signature)
<b>*</b>				Septem	ber 15, 2	<u>103 0</u>	(Date)
APPLICATION NO	FILING DATE	FIR	T NAMED INVEN	FOR	ATTORNEY D	OCKET NO.	CONFIRMATION NO.
09/504,344	02/14/2000	VED I CNORT NON	Cathal G. Phelan	c numer	0325.0	0309	7771
ILE OF INVENTION: ME	MORY DEVICE WITH FL	XED LENGTH NON	-INTERCOPTIBI	E BURSI			
					,		
APPLN. TYPE	SMALL ENTITY	ISSUE FEE	DUDU	CATION FEE	TOTAL FEE	N DUIE	DATE DUE
nonprovisional	NO	\$1300	FUBL	\$0	\$1300	in a second s	09/16/2003
EXAMINE NAMAZI, M		ART UNIT 2188	CLASS-SUBCI 711-10400				
. Change of correspondence CFR 1.363).	e address or indication of "F	ce Address" (37			ont page, list (1) i patent attorneys	Christop	her P. Maiorana, P.
Change of corresponden	ce address (or Change of Co	orrespondence	or agents OR,	alternatively, (2	t) the name of a nber a registered	-	M. Miller
Address form PTO/SB/122	anacheo. n (or "Fee Address" Indicati	ion form	attorney or ag	nit) and the na	imes of up to 2 '	<b>_</b>	
PTO/SB/47; Rev 03-02 or Number is required.	more recent) attached. Use	of a Customer		e will be printed	gents. If no name	L	
ASSIGNEE NAME AND I	RESIDENCE DATA TO BI	E PRINTED ON THE	PATENT (print (	r type)	· · · · · · · · · · · · · · · · · · ·		
ASSIGNEE NAME AND I PLEASE NOTE: Unless an			-		of assignee data is o	nly appropriate	when an assignment has
PLEASE NOTE: Unless an been previously submitted to	assignce is identified below o the USPTO or is being sul	w, no assignee data w bmitted under separat	-	patent. Inclusion m of this form is		nly appropriate v filing an assignm	when an assignment has nent.
PLEASE NOTE: Unless an been previously submitted to (A) NAME OF ASSIGNEE	assignee is identified below o the USPTO or is being sul	w, no assignee data w bmitted under separat (B) RI	rill appear on the e cover. Completion ESIDENCE: (CIT	patent. Inclusion of this form is and STATE O	R COUNTRY)	nly appropriate v filing an assignm	when an assignment has nent.
PLEASE NOTE: Unless an been previously submitted to (A) NAME OF ASSIGNEE	assignce is identified below o the USPTO or is being sul	w, no assignee data w bmitted under separat (B) RI	rill appear on the e cover. Completion ESIDENCE: (CIT	patent. Inclusion m of this form is	R COUNTRY)	aly appropriate v filing an assignr	when an assignment has nent.
PLEASE NOTE: Unless an been previously submitted to (A) NAME OF ASSIGNEE Cypress cypress ease check the appropriate a	assignee is identified below o the USPTO or is being sub Semiconducto: assignee category or categor	w, no assignee data w bmitted under separat (B) RI r Corp. rics (will not be printe	vill appear on the e cover. Completie ESIDENCE: (CIT ed on the patent)	batent. Inclusion of this form is and STATE O	r country) e, CA		when an assignment has nent. up entity
PLEASE NOTE: Unless an been previously submitted to (A) NAME OF ASSIGNEE C y p r e s 5 lease check the appropriate a a. The following fee(s) are en	assignee is identified below o the USPTO or is being sub Semiconducto: assignee category or categor	w, no assignee data w bmitted under separat (B) RI r Corp. rics (will not be printe 4b. Pa	vill appear on the e cover. Completing ESIDENCE: (CIT ed on the patent) yment of Fee(s):	patent, Inclusion on of this form is Y and STATE O San Jose D individua	R COUNTRY) e, CA		
PLEASE NOTE: Unless an been previously submitted to (A) NAME OF ASSIGNEE C y p r e s 5 5 lease check the appropriate a The following fee(s) are en (b) Issue Fee	assignee is identified below o the USPTO or is being sub Semiconducto: assignee category or categor	w, no assignee data w bmitted under separat (B) Ri r Corp. ries (will not be printe 4b. Pa DAc	rill appear on the e cover. Completi ESIDENCE: (CIT ad on the patent) yment of Fee(s): heck in the amount	atent, Inclusion on of this form is and STATE O San Jost D individus t of the fee(s) is	R COUNTRY) e, CA		
PLEASE NOTE: Unless an been previously submitted to (A) NAME OF ASSIGNEE	assignee is identified below o the USPTO or is being suit Semicon ducton assignee category or categor inclosed:	w, no assignee data w bmitted under separat (B) Ri r Corp. rices (will not be printe 4b. Pa Q Pay	rill appear on the e cover. Completing ESIDENCE: (CIT ed on the patent) yment of Fee(s): heck in the amount ment by credit can	Datent. Inclusion of this form is and STATE O D individua t of the fee(s) is d. Form PTO-20	R COUNTRY) e, CA al Occorporation or o enclosed. 938 is attached.	other private grou	np entity government CSANA fue Second to and fue Second to and the second to and t
PLEASE NOTE: Unless an been previously submitted to (A) NAME OF ASSIGNEE C y p r e s 5 S lease check the appropriate a a. The following fee(s) are eff (a) Issue Fee D Publication Fee D Advance Order - # of Co	assignee is identified below o the USPTO or is being suit Semicon ducton assignee category or categor inclosed:	w, no assignee data w bmitted under separat (B) Ri r Corp. rices (will not be printe 4b. Pa DA c Qi Pay Qi The Deposit	rill appear on the e cover. Completit ESIDENCE: (CIT ed on the patent) yment of Fec(s): heck in the amount ment by credit can e Commissioner is it Account Numb	San Jose Dindividua of the fee(s) is d. Form PTO-20 hereby authorize	R COUNTRY) e, CA al Occorporation or of enclosed. 138 is attached. Occupied by charge the required 11_(enclose an extra 11_(enclose an extra 11_(e	other private group Difference of the state	pentity government USANG LUSTON 100 000 dit any overlastnen, to m).
PLEASE NOTE: Unless an been previously submitted to (A) NAME OF ASSIGNEE C y p r e s 5 S lease check the appropriate a a. The following fee(s) are eff (a) Issue Fee D Publication Fee D Advance Order - # of Co	assignee is identified below o the USPTO or is being suit Semicon ducton assignee category or categor inclosed:	w, no assignee data w bmitted under separat (B) Ri r Corp. rices (will not be printe 4b. Pa DA c Qi Pay Qi The Deposit	rill appear on the e cover. Completit ESIDENCE: (CIT ed on the patent) yment of Fec(s): heck in the amount ment by credit can e Commissioner is it Account Numb	San Jose Dindividua of the fee(s) is d. Form PTO-20 hereby authorize	R COUNTRY) e, CA al Occorporation or of enclosed. 138 is attached. Occupied by charge the required 11_(enclose an extra 11_(enclose an extra 11_(e	other private group Difference of the state	pentity government (SAM fu for not and dit any overlatment, to m).
PLEASE NOTE: Unless an been previously submitted to (A) NAME OF ASSIGNEE C y p r e s 5 S lease check the appropriate a a. The following fee(s) are eff (a) Issue Fee D Publication Fee D Advance Order - # of Co commissioner for Patents is r	assignee is identified below o the USPTO or is being suit Semicon ducton assignee category or categor inclosed:	w, no assignee data w bmitted under separat (B) Ri r Corp. rices (will not be printe 4b. Pa DA c Qi Pay Qi The Depos Fee and Publication I	rill appear on the e cover. Completit ESIDENCE: (CIT ed on the patent) yment of Fec(s): heck in the amount ment by credit can e Commissioner is it Account Numb	San Jose Dindividua t of the fee(s) is d. Form PTO-20 hereby authorize	R COUNTRY) e, CA al Occorporation or of enclosed. 138 is attached. Occupied by charge the required 11_(enclose an extra 11_(enclose an extra 11_(e	other private group Difference of the state	pentity government (SAM fu for not and dit any overlatment, to m).
PLEASE NOTE: Unless an been previously submitted to (A) NAME OF ASSIGNEE C y p r e s 5 (A) NAME OF ASSIGNEE C y p r e s 5 (A) NAME OF ASSIGNEE C y p r e s 5 (A) NAME OF ASSIGNEE (A) NAME OF ASSIGNEE	assignee is identified below of the USPTO or is being suit Semiconductor assignce category or categor inclosed:	w, no assignee data w bmitted under separat (B) RI r COrp. ties (will not be printe 4b. Pa DAC V Pay Of The Depos Fee and Publication I (Date) 09/ (42.829)	rill appear on the e cover. Completit ESIDENCE: (CIT ad on the patent) yment of Fec(s): heck in the amount ment by credit can commissioner is it Account Numb Fee (if any) or to m 15/03	San Jose Dindividua t of the fee(s) is d. Form PTO-20 hereby authorize	R COUNTRY) e, CA al Occorporation or o enclosed. 138 is attached. by charge the requi 1(enclose an extr	other private group Difference of the state	pentity government (SWA flu of a rich own it has overlay in the m). a identified above.
PLEASE NOTE: Unless an been previously submitted to (A) NAME OF ASSIGNEE C y p r e s 5 S lease check the appropriate a . The following fee(s) are en bissue Fee Publication Fee Advance Order - # of Co ommissioner for Patents is r Authorized Signature) Ch r i s t o p h e r [ NOTE: The Issue Fee and	assignee is identified below o the USPTO or is being suit Semiconductor assignee category or categor mclosed: ppies	w, no assignee data w bmitted under separat (B) RJ r COrp. ties (will not be printe 4b. Pa DA c QI Pay QI The Depos Fee and Publication I (Date) 09/ (42,829) will not be accer	rill appear on the e cover. Completi ESIDENCE: (CIT ed on the patent) yment of Fee(s): heck in the amount ment by credit can e Commissioner is it Account Numb Fee (if any) or to n 15/03 ted from anyone	San Jose Dindividua t of the fee(s) is d. Form PTO-20 hereby authorize	R COUNTRY) e, CA al Occorporation or o enclosed. 138 is attached. by charge the requi 1(enclose an extr	other private group Difference of the state	pentity government (SWA flu of a rich own it has overlay in the m). a identified above.
PLEASE NOTE: Unless an been previously submitted to (A) NAME OF ASSIGNEE C y p r e s s c y p r e s s c y p r e s s c submitted to appropriate a the following fee(s) are en c submitted by a submitted to publication Fee c Advance Order - # of Co commissioner for Patents is r Authorized Signature) c h r i s t o p h e r NOTE: The Issue Fee and other than the applicant; a interest as shown by the reco This collection of informati	assignee is identified below of the USPTO or is being suit Semicon ductor assignee category or categor melosed: prices 	w, no assignee data w bmitted under separat (B) RI r COrp. ties (will not be printe 4b. Pa DAC Q The Depos Fee and Publication I (Date) 09/ (42.829) cd) will not be accep- ant, or the assignee then and Trademark C 1.311. The informatic	rill appear on the e cover. Completi ESIDENCE: (CIT ed on the patent) yment of Fee(s): heck in the amount ment by credit can e Commissioner is sit Account Numb Fee (if any) or to m 15/03 sted from anyone or other party in office.	San Jose Dindividua t of the fee(s) is d. Form PTO-20 hereby authorize	R COUNTRY) e, CA al Occorporation or o enclosed. 138 is attached. by charge the requi 1(enclose an extr	other private group CLARE red fee(s), or creating a copy of this for	pentity government (SWA flu of a rich own it has overlay in the m). a identified above.
PLEASE NOTE: Unless an been previously submitted to (A) NAME OF ASSIGNEE C y p r e s 5 S lease check the appropriate a . The following fee(s) are et b Issue Fee Publication Fee Advance Order - # of Co ommissioner for Patents is r Authorized Signature) Ch r i s t o pher for NoTE; The Issue Fee and other than the applicant; a interest as shown by the reco This collection of informati obtain or retain a benefit b	assignee is identified below o the USPTO or is being suit Semicon ducton assignee category or categor mclosed: ppies	w, no assignee data w bmitted under separat (B) RJ r COrp. ties (will not be printe 4b. Pa DA c QI Pay QI The Depos Fee and Publication I (Date) 09/ (42,829) ed) will not be accept and, or the assignee tent and Trademark O 1.311. The informatic	rill appear on the e cover. Completi ESIDENCE: (CIT ed on the patent) yment of Fee(s): heck in the amount ment by credit can e Commissioner is it Account Numb Fee (if any) or to n 15/03 ted from anyone or other party in office.	San Jose Dindividua t of the fee(s) is d. Form PTO-20 hereby authorize	R COUNTRY) e, CA al Occorporation or o enclosed. 138 is attached. by charge the requi 1(enclose an extr	other private group CLARE red fee(s), or creating a copy of this for	ip entity government (MW) fu for and and fu for a solution function of a solution function of a solution i identified above.
PLEASE NOTE: Unless an been previously submitted to (A) NAME OF ASSIGNEE C y p r e s 5 S lease check the appropriate a a. The following fee(s) are et (a) Issue Fee D Publication Fee D Advance Order - # of Co ommissioner for Patents is r Authorized Signature) C h r i s t o p h e r for NOTE; The Issue Fee and other than the applicant; a interest as shown by the reco This collection of informati obtain or retain g benefit b	assignee is identified below o the USPTO or is being suit Semicon ducton assignee category or categor mclosed: ppies	w, no assignee data w bmitted under separat (B) RJ r COrp. ties (will not be printe 4b. Pa DA c QI Pay QI The Depos Fee and Publication I (Date) 09/ (42,829) ed) will not be accept and, or the assignee tent and Trademark O 1.311. The informatic	rill appear on the e cover. Completi ESIDENCE: (CIT ed on the patent) yment of Fee(s): heck in the amount ment by credit can e Commissioner is it Account Numb Fee (if any) or to n 15/03 ted from anyone or other party in office.	San Jose Dindividua t of the fee(s) is d. Form PTO-20 hereby authorize	R COUNTRY) e, CA al Occorporation or o enclosed. 138 is attached. by charge the requi 1(enclose an extr	other private group CLARE red fee(s), or creating a copy of this for	ip entity government (MW) fu for and and fu for a solution function of a solution function of a solution i identified above.
PLEASE NOTE: Unless an been previously submitted to (A) NAME OF ASSIGNEE C y p r e s 5 S lease check the appropriate a . The following fee(s) are et b Issue Fee Publication Fee Advance Order - # of Co ommissioner for Patents is r Authorized Signature) Ch r i s t o pher for NoTE; The Issue Fee and other than the applicant; a interest as shown by the reco This collection of informati obtain or retain a benefit b	assignee is identified below o the USPTO or is being suit Semicon ducton assignee category or categor mclosed: ppies	w, no assignee data w bmitted under separat (B) RJ r COrp. ties (will not be printe 4b. Pa DA c QI Pay QI The Depos Fee and Publication I (Date) 09/ (42,829) ed) will not be accept and, or the assignee tent and Trademark O 1.311. The informatic	rill appear on the e cover. Completi ESIDENCE: (CIT ed on the patent) yment of Fee(s): heck in the amount ment by credit can e Commissioner is it Account Numb Fee (if any) or to n 15/03 ted from anyone or other party in office.	San Jose Dindividua t of the fee(s) is d. Form PTO-20 hereby authorize	R COUNTRY) e, CA al Occorporation or o enclosed. 138 is attached. by charge the requi 1(enclose an extr	other private group CLARE red fee(s), or creating a copy of this for	in identified above.
PLEASE NOTE: Unless an been previously submitted to (A) NAME OF ASSIGNEE C y p r e s 5 ease check the appropriate a a. The following fee(s) are en a losue Fee Publication Fee Advance Order - # of Co ommissioner for Patents is r Advance Order - # of Co ommissioner for Patents is r Authorized Signature) C h r i s topher f NoTE: The Issue Fee and other than the applicant; a interest as shown by the rece This collection of informati totam or retain a benefit b application. Confidentiality estimated to take 12 minute completed application form case. Any comments on to Patent and Trademark O 2313-1450. DO NOT SE	assignee is identified below o the USPTO or is being suit Semicon ducton assignee category or categor mclosed:	w, no assignee data w bmitted under separat (B) RI r COrp. rices (will not be printe 4b. Pa DAC Y Pay O(The Depoi Fee and Publication I (Date) 09/ (42,829) cd) will not be accep- rict or the assignce tent and Trademark O 1311. The informatic ( and by the USPT 22 and 37 CFR 1.14. athering, preparing, a I vary depending up require to complete to the Chief Informas of Commerce, Ales TED FORMS TO I	rill appear on the e cover. Completi ESIDENCE: (CIT ed on the patent) yment of Fee(s): heck in the amount ment by credit can e Commissioner is it Account Numb Fee (if any) or to n 15/03 ted from anyone or other party in office.	San Jose Dindividua t of the fee(s) is d. Form PTO-20 hereby authorize	R COUNTRY) e, CA al Occorporation or o enclosed. 138 is attached. by charge the requi 1(enclose an extr	other private group CLARE red fee(s), or creating a copy of this for	in identified above.
PLEASE NOTE: Unless an been previously submitted to (A) NAME OF ASSIGNEE C y p r e s s lease check the appropriate a a. The following fee(s) are ef (b) Issue Fee D Publication Fee D Advance Order - # of Co commissioner for Patents is r Authorized Signature) C h r i s t o p h e r NOTE: The Issue Fee and other than the applicant; a interest as shown by the reco This collection of informati	assignee is identified below o the USPTO or is being suit Semicon ducton assignee category or categor inclosed: prices	w, no assignee data w (B) RI (B) RI r COrp. rices (will not be printe 4b. Pa DAC (Pay (The Depoint Fee and Publication I (Date) 09/ (42,829) cd) will not be accep- nit; or the assignee tent and Trademark ( T311. The informatic ( and by the USPT 22 and 37 CFR 1.14. athering, preparing, at 1 vary depending up require to complete to the Chief Informasi of Commerce, Aler TED FORMS TO T ginia 22313-1450.	rill appear on the e cover. Completit e cover. Completit ESIDENCE: (CIT set on the patent) yment of Fee(s): heck in the amount ment by credit can e commissioner is not account Numbb Fee (if any) or to n T 5 / 0 3 sted from anyone of the party in office. I 5 / 0 3 sted from anyone of the reative to the party in office, U.S. candria, Virginia HIS ADDRESS.	San Jose Dindividua t of the fee(s) is d. Form PTO-20 hereby authorize	R COUNTRY) e, CA al Occorporation or o enclosed. 138 is attached. by charge the requi 1(enclose an extr	other private group CLARE red fee(s), or creating a copy of this for	ip entity government (MW) fu for and and fu for a solution function of a solution function of a solution i identified above.


.

						·	~	plication		ocket Num	bor
	<b>ΡΔΤΕΝΤ Δ</b>			ETERMINATI	ON RECOR	חא	Αр	plication			Der
				per 29, 1999			0	3 50	24	344	
		CLAIMS AS (C	S FILED - olumn 1)	PART I (Colu	mn 2)	SMA TYP			OR	OTHER SMALL	
FO	R	NUMBE	R FILED	NUMBER	EXTRA	RAT	E	FEE		RATE	FEE
BA	SIC FEE							345.00	OR		690.00
то	TAL CLAIMS	17	minus 2	20= *		X\$ 9	_		OR	X\$18=	
IND	EPENDENT CL	aims 3	minus	3 = *		X39	_		OR	X78=	
MÜ	LTIPLE DEPEN	DENT CLAIM PI	RESENT			+130				+260=	•
* If	the difference	in column 1 is	less than ze	ro, enter "0" in c	olumn 2	TOTA			OR OR	TOTAL	690
	Ċ	LAIMS AS A	MENDED	- PART II	i.	1017			1 <sup>On</sup>	OTHER	
		(Column 1)		(Column 2)	(Column 3)	SMA	LLE	NTITY	OR	SMALL	
AMENDMENT A	À	CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RAT	E	ADDI- TIONAL FEE		RATE	ADDI- TIONAI FEE
	Total	* 20	Minus	** 20	=	X\$ 9	=		OR	X\$18=	
AME	Independent	* 3	Minus	*** 3	=	X39:	-		OR	X78=	
	FIRST PRESE	NTATION OF MI	JLTIPLE DEF	PENDENT CLAIM	'	+130	_		OR	+260=	
						TO	TAL			TOTAL	
		(Column 1)		(Column 2)	(Column 3)	ADDIT. F	EE			ADDIT. FEE	
ENT B		CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RAT	E	ADDI- TIONAL FEE		RATE	ADDI- TIONA FEE
NDMENT	Total	· 21	Minus	20	= /	X\$ 9	=		OR	X\$18=	18.00
AME	Independent	* 3	Minus	*** 3	=	X39	_		OR	X78=	
~	FIRST PRESE	NTATION OF M	ULTIPLE DEF	PENDENT CLAIM		+130				+260=	
				•		+130 TO			OR	TOTAL	
	• • •					ADDIT. F	EE		OR	ADDIT. FEE	
~		(Column 1) CLAIMS	and a second	(Column 2) HIGHEST	(Column 3)	ſ	-	ADDI-			ADDI-
AMENDMENT C		REMAINING AFTER AMENDMENT		NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RAT	=	TIONAL FEE		RATE	
NDN	Total	*	Minus	**	=	X\$ 9	=		OR	X\$18=	
AME	Independent			*** PENDENT CLAIM	=	X39	= :		OR	X78=	
	IINGI FRESE	INTATION OF M			<b>_</b>	+130	_		OR	+260=	
				Imn 2, write "0" in co		LTO	TAL.		OR	TOTAL	
***	If the "Highest Nu	mber Previously P	aid For" IN TH	S SPACE is less that IS SPACE is less that r Independent) is the	an 3, enter "3."	ADDIT. F		ronriate bo		ADDIT. FEE	L
		iser rieviously Pa		r muependent) is th	- nignest number		s app		A 111 UU	asannt 1.	
	/ <b>PTO-875</b> 12/99)					Patent and T	radem	ark Office, U	.S. DE	PARTMENT O	FCOMMER
						4 <sup>1</sup> 4 4		n de la composition de La composition de la c			

:;


÷

 $\tilde{f}$ 



If more than 150 claims or 10 actions staple additional sheet here

			i				SERIA	K HO.	~		FILING	OATC	_
	1	FEE CA	E DEPI LCULA	TION S	HEET		Arro	CANTIST					
						(	LAIMS					· · · · · · · · · · · · · · · · · · ·	
1	AS F	ILED	AF	rea	N	TER		•		·		1 .	
		r	1			DEP.		(10.	DEP.	(40.	06P.	(110.	
	140.	oer.	<b>6</b> %0.	OCT.	IND.		6		1		1		OE
									1	1		1	
2		<u> </u>	<b> </b>							1		<del> </del>	┼──
3		┝-┝-				<u> </u>	6		1	1	1	<u> </u>	
4			ļ				6			1		<del> </del>	
6		_				ļ	6				<u> </u>		1
6	·		·			l	. 64						<u> </u>
7		ŀ					6		<u> </u>		<u> </u>		
8	•		<b> </b>		·	<u> </u>	61						
9		<u> </u>	<b> </b>			<b> </b>	61		<b></b>		<b> </b>	ļ	Į
10							6(	·	<b> </b>	<b> </b>	<b> </b>	[	
11						I	61		<b></b>		ļ		
12			•		•		6		<b> </b>	· ·			
13						·	6		I	·			<u>.</u>
14	-					·	6	1			_ ·	·	
16	•	<u> </u>		· ·			60						
16						·	60	1		l	·		
17			÷				្រ						
18			· ·		<u> </u>		68	·				·	
19		· · ·					69	7					
20			1.				70			· .	·		1
21							71						
22			l		·		72			,			
23	• ·						73		· ·			•	
24		<u>}</u>	<u> </u>				74	- 1	·	_			
25		}	<u> </u>	1			76						
26			1		1		76						
27			1				77					•	
28					┨───		78			- ·			İ
29								_					
30			<u> </u>		<u> </u>		80			<u></u>			
31			1		<u> </u>		81				 •		$\overline{1}$
\$2		1											<u> </u>
33		1	1	1	1	11	83	and the second se					<del> </del>
34		1	<del> </del>	1	1	1	84		<u>}</u>				]
36	<u> </u>	1	<del>1</del>	<b></b>	1	1	86						<del> </del>
36		1	<u>†</u>	1	<u> </u>	1	86						1
37		1		1		1	87						}
38.		1				1	88	-{					
39				<u> </u>	╂───	1	69	+		·			<u> </u>
40		1	1	1		<b></b>	90	-					
<u> </u>		1	1	1	1	1	91						
42	1	1	1		1	1	92						
<3	1	1			<del> </del>	1	92						
44	<b> </b>	1				1	94						
46	1	1		+		1	96		<u> </u>				<del> </del>
<u> &lt; 6</u>	1					<b>}</b>	90		<u> </u>		:		
47	1		1			1	97		<u>  </u>		·		
<u> </u>	1				1	1	98				·		
(9	1			+		1	90		{				
60	1		+		1	1	100		J				
DTAL	12	1	1		1		TOTAL						1
	3	J [				ן ן נ					1	L	1 [
ETAL	114	-	I.	-	1		TOTA OEF. TOTA	• 1			<b>4-J</b>		



(RIGHT OUTSIDE) Petitioner STMicroelectronics, Inc., Ex. 1004 IPR2021-00355, Page 186