S. Plu			194:	Subclass	SIFICATIÓN	Q				12 1 1 1		PATENT N	UMBER
JCS42 U.		02/14/	in	Class	SSUE CLAS	1 m ² m ² m	en la composition de la composition de La composition de la c		a fa an	ч ч	i i	665 11	34
N.C.	,						U.S. UTI	LITY Pate	nt Applic	ation	×.	* 	<u> </u>
and the second second second							2 IZU scanned_	0.I.P.E.	he	PATEN	18 2913,	· · · · · · · · · · · · · · · · · · ·	
· · · · · · · · · · · ·	AP	PLICATI 09/5	ЮN NO	. 4	CONT/PR	RIOR	CLASS -365- ///	SUBCLASS	ART UNI	- -n	EXAMINER Cha	1770 2 . N	
	APPLICANTS	Cat	hal	Phi	əlan			Rap	21				
- 	TITLE	Fix	ed t	our	st mem	ori	es					F	7TO-2040 12/99

ŧ

A HALF AND A HALF A

.

	ISSUING CLASSIFICATION							
ORIGINA	L			CROSS R	EFERENCE	(S)		
CLASS	SUBCLASS	CLASS	CLASS SUBCLASS (ONE SUBCLASS PER BLOCK)					
フル	104	711/	105	167	169			
INTERNATIONAL	CLASSIFICATION	718	35					
COBF 12/00		365	233	238.5				
		×.					<u></u>	
		:						
					Continued or	n Issue Slip I	nside File Ja	acket

		and the second second	1	/		
	DRAWINGS			CLAIMS ALLOWED		
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.	
<u>/</u>	\$3	7	54,50	21		
The term of this patent	M. 11' 41.	٩,	Harris and a second second	NOTICE OF ALL	OWANCE MAILED	
subsequent to (date) has been disclaimed.	(Assistant Examiner)		(Date)	Company of the second		
The term of this gatent shall	Dald Spr	L	e de la companya de la	6/16	103	
of U.S Patent. No	DONALD Spe	ARKS Patent	Examiner	ISSUE FEE		
	JUPERVISOR	Auter	2/ 84	Amount Due	Date Paid	
	(Primary E	kaminer)	(Date)	\$ 1300,00	9-17-05	
The terminalmonths of	Do al	00	Inda	ISSUE BAT	CH NUMBER	
this patent have been disclaimed.	(Legal Instrume	nts Examiner)	- 429/03 (Date)			
WARNING: The information disclosed herein may be res Possession outside the U.S. Patent & Trader	stricted. Unauthorized c nark Office is restricted	isclosure may be to authorized empl	prohibited by the l oyees and contrac	United States Code Title 35 tors only.	i, Sections 122, 181 and 368.	
Form PTO-436A (Rev. 6/99) ISSUE FE	E IN FIL	E	FILED WITH:	DISK (CRF)	FICHE CD-RON	
			Q	ualcomm Inco	orporated	

EX1004 Page 1 of 186

		См. и	MAR 0 3 0 0 2 7
	PATENT APPLICATION	JC542 U.S. РТО 09/504344	INITIALS
	09504344	02/14/00	. .
	CON	ITENTS	
	Date Received (inci- C. of M.)	4	Date Received (Incl. C. of M.)
	or Date Mailed		or Date Mailed
1. Apr	plication5 ⁿ , UT papers.	42	
2. <u>L</u>	D.S. 5-11.00	43	
11 3. K	of 2 mon 10/2/6	44	· · ·
A. L	AT OF TINU (INO) 2-H-04 2-4	45	
5.0	<u>nice a 14-02 34</u>	-02 46	
4 0 6.	1. mo 41-25-00	47	
phi A	16 D Pro 2000 +1A 10-27-0	48 7	
	add C A 12/14/02	<u>49.</u>	
1/9 4	duilan Actin 1/10/03	50	
11 10	Tis al Apple 1-28-0.3	52	······································
12. A	onen Briel 3-28-23	53.	
6/11/1362	utere &Alloughelite 6/6/03	<u>54.</u>	-
1403	03719/1/	55.	
15.		56	
16		57	
17		58	۹
18		59	
19	· · · · · · · · · · · · · · · · · · ·	60	
20		61	/
21	· · · · · · · · · · · · · · · · · · ·	62	
22		63	\ \
23		64	
24		65. <u> </u>	
25		66	have been been been been been been been be
20 27		b/	
27		60	
29.		70.	
30.		71.	······································
31		72	·
32		73	
33	<u>1</u>	74	
34		75	
35		76	
36	,	77	ن مربع معادم معادم المربع الم
37		78	<u> </u>
38		79	
39		80	
40		81	
41	······	82	

ANY MAKES CARDING ł

(LEFT OUTSIDE)

Page 2 of 186

PATENT APPLICATION SERIAL NO.

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FEE RECORD SHEET

02/24/2000 SCARMICH 00000016 09504344 01 FC:101 690.00 0P

> PTO-1556 (5/87)

*U.S. GPO: 1999-459-082/19144

Page 3 of 186

i,

Bib Data Sheet

1 of 1



UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

SERIAL NUMBER 09/504,344	FILING DATE 02/14/2000 RULE _	CLASS _365 つル	GROUP ART UNIT ・ 2824 少187	ATTORNEY DOCKET NO. 0325.000309		
APPLICANTS			and a second second			
Cathal G. Phel	an, Mountain View, CA;		and the second se			
** CONTINUING DA	TA ************************************	none mix				
** FOREIGN APPLIC	ATIONS *****************	*** M , N.	V			
IF REQUIRED, FOR ** 05/02/2000		GRANTED **		/		
Foreign Priority claimed	U yes Ino	OTATE OD				
35 USC 119 (a-d) conditio	ns 📙 yes 🛛 no 🗖 Met af		DRAWING CLA	IAL INDEPENDENT		
Verified and	Allowance	A	5 1	7 3		
Acknowledged	xaminer's Signature	Initials				
ADDRESS						
021363						
TITLEMEMANI	Davias with &	world anth he	n Interperation	10. Bunt		
Eixed burst memorie	s and the wears	nacionersci no	1 year and a grade	~ mas		
			All Fees	,		
			🖵 1.16 Fees (1.16 Fees (Filing)		
	S: Authority has been a	ven in Paner	1.17 Fees (□ 1.17 Fees (Processing Ext. of		
RECEIVED No.	to charge/cr	edit DEPOSIT ACCOU	NT time)	time)		
690 No.	for following	•	🖵 1.18 Fees (1.18 Fees (Issue)		
			Other	Other		
			Credit			
Contraction and a second s	Ole and the second second	antana manana ina ang ang ang ang ang ang ang ang ang a				

.

5/2/00 11:39 AM

CHRISTOPHER P. MAIORANA, P.C.

02-15-00

24025 Greater Mack, Suite 200 St. Clair Shores, Michigan 48080

Utility Patent Application Transmittal (Only for new non-provisional applications Under 37 CFR 1.53(b))

ASSISTANT COMMISSIONER FOR PATENTS Washington, D. C. 20231

Case Docket No.<u>0325.000309</u> Date: <u>February 14, 2000</u>

Sir:

3.

4.

Transmitted herewith for filing is a patent application of:

Inventor(s): Cathal G. Phelan

For: FIXED BURST MEMORIES

Enclosed are:

Х

1. X Specification (13 pages); Claims (4 pages); Abstract (1 page)

- 2. \underline{X} <u>5</u> sheets of formal drawings.
 - Oath or DeclarationTotal Pages _2_a. XNewly executed (original or copy)b. ____Copy from a prior application (37 CFR 1.63(d))
(for continuation/divisional with Item 5 completed)c. ____Copy of Revocation of Previous Power
 - Incorporation By Reference (usable if Item 3b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Item 3b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
- 5. ____ If a Continuing Application, check appropriate box and supply the requisite information below and in a preliminary amendment:

____ Continuation _____ Divisional _____ Continuation-in-part (CIP) of prior application no.: _____

- 6. \underline{X} An assignment to CYPRESS SEMICONDUCTOR CORP. along with PTO form 1595.
 - ____ A PTO Form 1449 with a copy of the references not previously cited.
- 8. <u>X</u> Return Receipt Postcard

Other:

9.

7.

Page 2 of 2

	No. Filed	No. Extra	Fee	Amount
Basic Fee				\$690.00
Total Claims	17	0	x \$18.00	\$ 0.00
Indep. Claims	3	0	x \$ 78.00	\$ 0.00
Mult. Dep. Claims			\$260.00	\$ 0.00
SUB-TOTAL				



	C S	SUB-TOTAL	<u>\$690.00</u>
	SMALL ENTITY STATUS (d	ivide SUB-TOTAL by two)	<u>\$</u>
<u>X</u>	Assignment Recordal Fee (\$40	0.00)	<u>\$ 40.00</u>
	~ T(OTAL	<u>\$730.00</u>

X A check in the amount of <u>\$730.00</u> to cover the filing fee is enclosed.

<u>X</u> The Commissioner is hereby authorized to charge any fees under 37 CFR 1.16 and 1.17 which may be required by this paper or associated with this filing to Deposit Account No. 50-0541. A duplicate copy of this sheet is enclosed.

Correspondence Address:



Customer Number or Bar Code Label:

PATENT TRADEWORK OFFICE

CERTIFICATE OF EXPRESS MAILING

I hereby certify that this paper (along with any paper referred to as being attached or enclosed) is being deposited with the United States Postal Service via Express Mail Label No. EL417953316US in an envelope addressed to: BOX PATENT APPLICATION, Assistant Commissioner for Patents, Washington, D.C. 20231, on February 14, 2000.

By: ry Donna Berkley Ma ctfully submitted. By

Christopher P. Maiorana Reg. No. 42,829 CHRISTOPHER P. MAIORANA, P.C. 24025 Greater Mack, Suite 200 St. Clair Shores, Michigan 48080 (810) 498-0670

Date: February 14, 2000

Attorney Docket No.: 0325.00309

0325.00309 CD99073 FIXED

Field of the Invention

The present invention relates to memory devices generally and, more particularly, to a memory device that transfers a fixed number of words of data with each access.

Background of the Invention

A synchronous Static Random Access Memory (SRAM) can provide data from multiple address locations using a single address. Accessing multiple locations in response to a single address is called a burst mode access. A memory device that provides a burst mode can reduce activity on the address and control buses. The burst mode of a conventional synchronous SRAM can be started and stopped in response to a control signal.

A conventional Dynamic Random Access Memory (DRAM) preserves data during periodic absences of power by implementing a memory cell as a capacitor and an access transistor. Since the charge on the capacitor will slowly leak away, the cells need to be "refreshed" once every few milliseconds. Depending on the frequency of accesses, a conventional DRAM can need an interrupt to

1

20

perform data refreshes. Using a DRAM in a burst application is difficult because of the need to refresh. Completely hiding refresh cycles (e.g., refreshing data without the need for interrupts) in a DRAM cannot happen with conventional memory devices due to architecture choices that have been made. Data word bursts can be interrupted while in progress since conventional architectures support both burst and single access modes. Conventional DRAM access takes about 10ns to get data, but nearly 20ns to complete writeback and equalization. The addition of another 20ns for a refresh results in a total access of 40ns.

Since the data burst transfers of conventional memories can be interrupted and single accesses made, the amount of time that the data, address and control busses are not in use can vary. The variability of bus availability complicates the design of systems with shared data, address and control busses.

It would be desirable to have a memory device that has a fixed burst length.

Summary of the Invention

20

5

15

The present invention concerns an integrated circuit comprising a memory and a logic circuit. The memory may comprise

a plurality of storage elements each configured to read and write data in response to an internal address signal. The logic circuit may be configured to generate a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. The generation of the predetermined number of internal address signals may be non-interruptible.

The objects, features and advantages of the present invention include providing a fixed burst memory that may (i) give network customers who typically burst large data lengths the ability to set a fixed burst length that suits particular needs; (ii) have non-interruptible bursts; (iii) free up the address bus and control bus for а number of cycles; (iv) provide programmability for setting the burst length by using DC levels [Vss or Vcc] on external pins; (v) hide required DRAM refreshes inside a known fixed burst length of data words; and/or (vi) operate at higher frequencies without needing interrupts to perform refreshes of data.

15

5

Brief Description of the Drawings

These and other objects, features and advantages of the present invention will be apparent from the following detailed description and the appended claims and drawings in which:

FIG. 1 is a block diagram illustrating a preferred embodiment of the present invention;

FIG. 2 is a detailed block diagram illustrating a circuit 102 of FIG. 1;

FIG. 3 is a detailed block diagram of a circuit 102' illustrating an alternative embodiment of the circuit 102 of FIG. 1;

FIG. 4 is a flow diagram illustrating an example burst address sequence;

FIGS. 5A and 5B are diagrams illustrating example operations of a 4 word (FIG. 5A) and an 8 word (FIG. 5B) fixed burst access in accordance with the present invention; and

FIG. 6 is a diagram illustrating an example operation where a burst length may be long enough to include a writeback and a refresh cycle.

> 4 C

Detailed Description of the Preferred Embodiments

Referring to FIG. 1, a block diagram of a circuit 100 is shown in accordance with a preferred embodiment of the present invention. The circuit 100 may be implemented, in one example, as a fixed burst memory. The circuit 100 may be configured to transfer a fixed number of words of data with each access (e.g., read or write). A number of words transferred as a group is called a burst. The circuit 100 generally comprises a circuit 102 and a memory array (or circuit) 104. The circuit 102 may be implemented, in one example, as a burst address counter/register. The memory array 104 may be implemented, in one example, as a static random access memory (SRAM), a dynamic random access memory (DRAM), or other appropriate memory to meet the design criteria of a particular implementation.

The circuit 102 may have an input 106 that may receive a signal (e.g., ADDR_EXT), an input 108 that may receive a signal (e.g., CLK), an input 110 that may receive a signal (e.g., CLK), an input 112 that may receive a signal (e.g., ADV), and an input 114 that may receive a signal (e.g., BURST). The circuit 102 may have an output 116 that may present a signal (e.g., ADDR_INT) to an input 118 of the memory 104. The memory 104 may have an input 120

5

20

that may receive a signal (e.g., R/Wb), an input 122 that may receive a signal (e.g., DATA_IN) and an output 122 that may present a signal (e.g., DATA_OUT). The various signals are generally "on" (e.g., a digital HIGH, or 1) or "off" (e.g., a digital LOW, or 0). However, the particular polarities of the on (e.g., asserted) and off (e.g., de-asserted) states of the signals may be adjusted (e.g., reversed) accordingly to meet the design criteria of a particular implementation.

The signal ADDR_EXT may be, in one example, an external address signal. The signal ADDR_EXT may be n-bits wide, where n is an integer. The signal CLK may be a clock signal. The signal R/Wb may be a control signal that may be in a first state or a second state. When the signal R/Wb is in the first state, the circuit 100 will generally read data from the memory circuit 104 for presentation as the signal DATA_OUT. When the signal R/Wb is in the second state, the circuit 100 will generally store data received as the signal DATA_IN.

The signal LOAD may be, in one example, an address load control signal. The circuit 100 may be configured to load an 20 initial address, presented by the signal ADDR_EXT, in response to the signal LOAD. The initial address may determine the initial

6

5

location where data transfers to and from the memory 104 will generally begin.

The signal ADV may be, in one example, used as a control signal. The circuit 100 may be configured to transfer a fixed number of words to or from the memory 104 in response to the signals ADV, CLK and R/Wb. When the signal ADV is asserted, the circuit 100 will generally begin transferring a predetermined number of words. The transfer is generally non-interruptible. In one example, the signal ADV may initiate the generation of a number of addresses for presentation as the signal ADDR_INT.

The signals ADV and LOAD may be, in one example, a single signal (e.g., ADV/LDb). The signal ADV/LDb may be a control signal that may be in a first state or a second state. When the signal ADV/LDb is in the first state, the circuit 102 will generally load an address presented by the signal ADDR_EXT as an initial address. When the signal ADV/LDb is in the second state, the circuit 102 may be configured to generate the signal ADDR_INT as a fixed number of addresses in response to the signal CLK. The signal ADDR_INT may be, in one example, an internal address signal. The signal ADDR_INT may be n-bits wide. Once the circuit 102 has started - generating the fixed number of addresses, the circuit 102 will

5

1 Of the second second

generally not stop until the fixed number of addresses has been generated (e.g., a non-interruptible burst).

The signal BURST may be, in one example, a configuration signal for programming the fixed number of addresses that the circuit 102 may generate in response to the signals CLK and ADV/LDb. The signal BURST may be generated, in one example, by (i) using bond options, (ii) voltage levels applied to external pins, or (iii) other appropriate signal generation means.

When the memory 104 is implemented as a DRAM, the circuit 100 may be configured to hide required DRAM refreshes (e.g., refreshes may occur without affecting external environment) inside a known fixed burst length of data words. The fixed burst length may allow the circuit 100 to operate at higher frequencies than a conventional DRAM without needing interrupts to perform refreshes of data. In one example, the fixed burst length may be four or eight words. However, the burst length may be set to whatever length is necessary to meet the design criteria of a particular application. For example, the burst length may be programmed, in one example, to allow both writeback and refresh to occur within a single access. The fixed burst length may be set, in one example,

8

5

longer or shorter depending upon a frequency or technology to be used.

The circuit 100 may be configured to provide a fixed burst length that may suit the requirements of network customers who typically burst large data lengths. By providing a fixed burst length, the circuit 100 may allow shared usage of data, address and control busses. A fixed length non-interruptible burst generally frees up the address bus and control bus for a known number of cycles. The address and control busses may be shared by a number of memory devices. The circuit 100 may provide a more reliable and /or accurate burst than is possible with multiple chips.

Referring to FIG. 2, a detailed block diagram illustrating implementation of the circuit 102 is shown. The circuit 102 may comprise an address counter register 126 and a burst counter 128. The address counter register 126 generally receives the signals ADDR_EXT, LOAD, and CLK. The address counter register 126 may be configured to present the signal ADDR_INT. The signal ADV and the signal BURST may be presented to a burst counter 128. The signal CLK may be presented at an input 130 of the burst counter 128. The burst counter 128 may have an output 132 that may present a signal (e.g., BURST_CLK) at an input 134 of the circuit

9

5

126. An initial address may be loaded into the address counter register 126 by presenting the initial address in the signal ADDR_EXT and asserting the signal LOAD. The circuit 126 may be configured to increment an address in response to the signal BURST_CLK. When the signal ADV is asserted, the burst counter 128 will generally present the signal BURST_CLK in response to the signal CLK. The signal BURST_CLK generally contains a number of pulses that has been programmed by the signal BURST.

Referring to FIG. 3, a detailed block diagram illustrating an alternative embodiment of the circuit 102 is shown. The circuit 102' may comprise a latch 134, a multiplexer 136 and a counter 138. The signals ADDR_EXT, LOAD and CLK may be presented to the latch 134. The latch 134 may have an output 140 that may present a portion (e.g., m bits, where m is an integer smaller than n) of the signal ADDR_EXT as a portion of the signal ADDR_INT, an output 142 that may present a second portion (e.g., k bits, where k is an integer smaller than n) of the signal ADDR_EXT to a first input of the multiplexer 136, and an output 144 that may present the second portion of the signal ADDR_EXT to an input 146 of the counter 138.

10

5

20 ~

5

15

20

The signals ADV, CLK and BURST may be presented to inputs of the counter 138. The counter 138 may be configured to generate a number of addresses in response to the signals CLK, BURST and ADV. The number of addresses generated by the counter 138 may be programmed by the signal BURST.

The signal BURST may be presented to a control input of the multiplexer 136. The multiplexer 136 may select between a number of signals from the latch 134 and a number of signals from the counter 138 to be presented as a second portion of the signal ADDR INT in response to the signal BURST.

Referring to FIG. 4, a flow diagram illustrating an example burst address sequence is shown. When the signal ADV is asserted, the circuit 100 will generally generate a number of address signals, for example, N where N is an integer. The address signals may be generated, in one example, on a rising edge of the signal CLK. The address signals will generally continue to be generated until the Nth address signal is generated.

Referring to FIGS. 5A and 5B, timing diagrams illustrating example operations for a four word (FIG. 5A) and an eight word (FIG. 5B) fixed burst memory in accordance with the present invention are shown. The timing diagrams generally

11

illustrate externally measurable signals for four and eight word fixed burst read/write architectures. In general, an operation (e.g., read or write) of the circuit 100 begins with loading an initial address (e.g., portions 150, 154, and 158 of FIG. 5A; portions 150', 154', and 158' of FIG. 5B). Starting with the initial address, a fixed number of words are generally transferred (e.g., line DQ of FIGS. 5A and 5B). During the transfer of the fixed number of words, the address and control buses (e.g., ADDR, CE, R/W, etc.) are generally available to other devices (e.g., portions 152, 156, and 160 of FIG. 5A; portions 152', 156', and 160' of FIG. 5B). In one example, the control and address bus activity may be one-fourth (FIG. 5A) or one-eighth (FIG. 5B) the data bus activity (e.g., compare line ADDR with line DQ of FIGS. 5A and 5B). The reduced bus activity may be an effect of the architecture. The data bus may be, in one example, active nearly 100% of the time (e.g., line DQ of FIGS. 5A and 5B) In one example, there may be no inefficiencies switching from read to write to read etcetera (e.g., see labels under line DQ of FIGS. 5A and 5B).

20

5

15

Referring to FIG. 6, a timing diagram illustrating a fixed burst length long enough to hide a writeback and a refresh cycle is shown. Internally the action being performed may

completely hide DRAM refresh activity inside nominal external activities. A portion 162 illustrates that refresh activity (e.g., writeback, read for refresh, and writeback for refresh) may be completed within the time of the burst transfer. When a fixed burst long enough to completely hide refresh activity is provided, there may be no penalty for using DRAM instead of SRAM for the memory 104.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.

CLAIMS

5

1.

An integrated circuit comprising:

a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal; and

a logic circuit configured to generate a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

2. The integrated circuit according to claim 1, wherein said predetermine number of internal address signals is determined by a fixed burst length.

3. The integrated circuit according to claim 1, wherein said predetermined number of internal address signals is 4.

4. The integrated circuit according to claim 1, wherein said predetermined number of internal address signals is 8.

0325.00309 CD99073 5. The integrated circuit according to claim 2, wherein said fixed burst length is programmable.

6. The integrated circuit according to claim 5, wherein said fixed burst length is programmed by bond options.

7. The integrated circuit according to claim 5, wherein said fixed burst length is programmed by voltage levels on external pins.

8. The integrated circuit according to claim 1, wherein said memory comprises a static random access memory.

9. The integrated circuit according to claim 1, wherein said memory comprises a dynamic random access memory.

10. The integrated circuit according to claim 9, wherein said predetermined number of internal address signals is chosen to provide time for writeback and refresh cycles.

15

21 of 186

11. The integrated circuit according to claim 1, wherein said predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses.

12. An integrated circuit comprising:

means for reading and writing data in response to an internal address signal; and

means for generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

13. A method of providing a fixed burst length data transfer comprising the steps of

reading from and writing data to a memory in response to an internal address signal; and

generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) a control signal, wherein said generation

 $1\mathbf{k}$

0325.00309 CD99073

of said predetermined number of internal address signals is non-interruptible.

14. The method according to claim 13, further comprising the step of programming said predetermined number.

15. The method according to claim 14, wherein said programming step is performed using bond options.

16. The method according to claim 14, wherein said programming step is performed using voltage levels.

17. The method according to claim 13, further comprising the step of selecting said predetermined number to provide time for writeback and refresh cycles.

ABSTRACT OF THE DISCLOSURE

An integrated circuit comprising a memory and a logic circuit. The memory may comprise a plurality of storage elements each configured to read and write data in response to an internal address signal. The logic circuit may be configured to generate a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. The generation of the predetermined number of internal address signals may be non-interruptible.







FIG.2



FIG.3





28 of 186







FIG. 5B



FIG. 6

100 102 104 ADDR_EXT 100 LOAD Burst Address Counter/ Register ADDRJNT 10B 3 DATA.OUT CLK 116 118 memory 1103 2)24 ADV .112 5 BURST 114 -R/Wb 120 DATA_IN_ 122

addin de an and an and an an an an an an

£

PRINT OF DRAWINGS AS ORIGINALLY FILF

FIG. 1

PRINT OF DRAWINGS AS ORIGINALLY FIL



FIG.2

31 of 186



PRINT OF DRAWINGS

AS ORIGINALLY FILF

£

FIG.3

32 of 186

PRINT OF DRAWINGS AS ORIGINALLY FILF



FIG. 4

33 of 4.8

£











FIG. 6

34 of 186

02/11/00 FRI 11:22 FAX 810 498 0673

008

Docket No. 0325.00309

DECLARATION, POWER OF ATTORNEY AND PETITION

I, the undersigned inventor, hereby declare that:

My residence, post office address and citizenship are given next to my name;

I believe that I am the first, original and solc inventor of the subject matter claimed in the application for patent entitled "HIDDEN DRAM REFRESH IN FIXED BURST MEMORIES", which:

X_____ is submitted herewith;

was filed on _____ as Application Serial No. _____ and amended on _____;

I have reviewed and understand the contents of the above-identified application for patent (hereinafter, "this application"), including the claims;

I acknowledge the duty under Title 37, Code of Federal Regulations, Section 1.56, to disclose to the United States Patent and Trademark Office information known to be material to the patentability of this application. I also acknowledge that information is material to patentability when it is not cumulative to information already provided to the United States Patent and Trademark Office and when it either

compels, by itself or in combination with other information, a conclusion that a claim is unpatentable under the preponderance of evidence standard, giving each term in the claim its broadest reasonable construction consistent with the application, and before any consideration is given to evidence which may be submitted to establish a contrary conclusion of patentability, or

refutes or is inconsistent with a position taken in either (i) asserting an argument of patentability, or (ii) opposing an argument of unpatentability relied on by the United States Patent and Trademark Office;

I hereby claim the priority benefit under Title 35, Section 119(e), of the following United States provisional patent applications:

Application No.

Filing Date

I hereby claim the priority benefit under Title 35, Section 120, of the following United States patent applications:

Serial No.

Filing Date

<u>Status</u>

I hereby claim the priority benefit under Title 35, Section 365(c), of the following PCT International patent applications designating the United States:

Application No.

Where the subject matter of the claims of this application is not disclosed in the United States or PCT priority patent applications identified above, I acknowledge the duty to disclose information known to be material to the patentability of this application that became available between the filing dates of this application and of the priority United States or PCT patent applications.

I hereby appoint as my attorneys with full power of substitution to prosecute this application and conduct all business in the United States Patent and Trademark Office associated with this application: Customer No. 021363.

021363

PATENT TRADEHARK OFFICE

I declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of this application or any patent issuing thereon.

Cathal G. Phelan Inventor 5

Link

2/11/00

Signature of Inventor

Date

Post Office	Address:
394 M	ountain View Ave.
Mount	tain View, CA 94041
Citizen of:	Ireland

Filing Date

Residence: 394 Mountain View Ave. Mountain View, CA 94041
GP2824

PATENT

ECH CENTER 2700

s Docket No. <u>0325.00309</u>

Attorn

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:Cathal G. PhelanSerial No.:09/504,344Filed:February 14, 2000For:FIXED BURST MEMORIES

Art Unit: 2824 Examiner:

Assistant Commissioner For Patents Washington, D.C. 20231

TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT WITHIN THREE MONTHS OF FILING OR BEFORE MAILING OF FIRST OFFICE ACTION (37 CFR 1.97(b))

NOTE: "An information disclosure statement shall be considered by the Office if filed: (1) within three months of the filing date of a national application; (2) within three months of the date of entry of the national stage as set forth in § 1.491 in an international application; or (3) before the mailing date of a first Office action on the merits, whichever event occurs last." 37 CFR 1.97(b).

IDENTIFICATION OF TIME OF FILING THE ACCOMPANYING INFORMATION DISCLOSURE STATEMENT

The information disclosure statement submitted herewith is being filed within three months of the filing date of the application or date of entry into the national stage of an international application before the mailing date of a first Office action on the merits, whichever event occurs last, 37 CFR 1.97(b).

)PHER JORANA, Christopher P. Maiorana RECEN

Registration No. 42,829 24025 Greater Mack, Suite 200 St. Clair Shores, MI 48080 (810) 498-0670 Dated: <u>May 8, 2000</u>

TELHNULOGY CENTER 2800

I hereby certify that this letter, the response or amendment attached hereto are being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on <u>May 8, 2000</u>.

Jonna Berkley

Sheet <u>1</u> of <u>1</u>

Form PTO-1	449) (C T	J.S CON TRA	DI MM	EPA ER EMA	RT CE ARI	rme PA K O	ENT OF TENT AND FFICE	ATTY DOCKET NO. 0325.00309		SERIAL NO 09/504,344	· · ·		
INF	OR	MA	ATI EN'	ON T B		SC		OIP SURE	APPLICANT: Cathal G. Phelan		•			
					1 1	TEN		MAR' 1 1 2000	FILING DATE February 14, 2000		GROUP 2824 J	187		
						X	৾৾৻ৡ	OF OF	S. PATENT DOCUMEN	NTS				
Examiner Initial	E	ocu	ime	ent l	No.		.,	Date	Name		Class	Sul Class	Filing	Pate
			a.									EN	26	E
												ER	200	四
												C N	0	
												<u> </u>)	
	Ŀ		ŀ											
·													1	
												00	1999	
														·
									,					
								FORE	IGN PATENT DOCUM	IENTS				
	D	ocu	me	nt I	٩o.			Date	Country		Class	Sub-	Transl	
				r	,							Class	Yes	No
١														

					01	H	ERI	DOCUMENTS	(Incl. Author, Title, Da	te, Pertinent	Pages, etc.)			
ANN	U	nde	rsta	ndi	ng]	Bur	st N	Aodes in Synchr	onous SRAMs, Cypress	Semiconductor	Corp., June 3	0, 1999.		
											<u></u>			
Examiner 🗸	~	J	U	Ĺ.	~ ~	a	\sim	~~	Date Considered 9	12510)			
Examiner: Ir	itia	l if	ref	eren	nces		nsid	leved, whether o	or not citation is in confor	mance with M	PEP 609. Dra	w line thro	ugh cita	tion





UNITED STATI DEPARTMENT OF COMMERCE

Patent and Trad_mark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

 APPLICATION NO.	FILING DATE	FIRST NAMED IN	/ENTOR	A	ATTORNEY DOCKET NO.		
09/504,344	02/14/00	PHELAN		i <u>.</u>	0325.000309		
 021363			EXAMINER				
CHRISTOPHER	R P. MAIORAN	IA, P.C.		NAMAZI			
SHITE 200	IER MACK		[ART UNIT	PAPER NUMBER		
ST. CLAIR S	MORES MI 48	080		2187	3		
				DATE MAILED:			

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

PTO-90C (Rev. 2/95) *U.S. GPO: 2000-473-000/44602 1- File Copy

Office Action Summers	Application No. 09/504,344	Appi Jant(s)	Phela	n
Onice Action Summary	Examiner Mehdi Nar	nazi	Art Unit 2187	
The MAILING DATE of this communication appe	ars on the cover sheet	with the corre	espondence add	iress
Period for Reply				
 A SHORTENED STATUTORY PERIOD FOR REPLY IS S THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. If the period for reply specified above is less than thirty (30) days, a r be considered timely. If NO period for reply is specified above, the maximum statutory peri communication. Failure to reply within the set or extended period for reply will, by stat Any reply received by the Office later than three months after the ma earned patent term adjustment. See 37 CFR 1.704(b). 	SET TO EXPIRE <u>three</u> 1.136 (a). In no event, how on. reply within the statutory min od will apply and will expire a ute, cause the application to iling date of this communica	ever, may a rep nimum of thirty (SIX (6) MONTH become ABAN ation, even if tim	NTH(S) FROM ly be timely filed 30) days will IS from the malling IDONED (35 U.S.C ely filed, may reduc	date of this C. § 133). Se any
Status	2000			
$P(\mathbf{z}) = P(\mathbf{z})$	2000			
2a) ☐ fins action is FINAL. 2b) [X] I his a	ction is non-final.			
closed in accordance with the practice under Ex	parte Quay/035 C.D. 1	ers, prosecut 1; 453 O.G. :	tion as to the m 213.	erits is
Disposition of Claims				
4) ⊠ Claim(s) <u>1-17</u>			is/are per	iding in the applica
4a) Of the above, claim(s)		#	is/are withd	rawn from considera
5) 🗌 Claim(s)	3		is/a	re allowed.
6) 🗌 Claim(s)			is/a	re rejected.
7) 🔀 Claim(s) <u>1-17</u>	·		is/a	re objected to.
8) 🗌 Claims		are subject t	o restriction and	d/or election requirem
Application Papers				
9) \Box The specification is objected to by the Examiner.				
10) 🗌 The drawing(s) filed onis	are objected to by the	Examiner.		
11)	is: a)] approved	b) disapprov	ed.
12) \Box The oath or declaration is objected to by the Exami	ner.			
Priority under 35 U.S.C. § 119				
13) Acknowledgement is made of a claim for foreign p	iority under 35 U.S.C.	§ 119(a)-(d).		
a) 🗌 All b) 🗌 Some* c) 📃 None of:				
1. 🗌 Certified copies of the priority documents hav	e been received.			
2. 🗌 Certified copies of the priority documents hav	e been received in App	olication No.		
3. Copies of the certified copies of the priority do application from the International Burea *See the attached detailed Office action for a list of the section for a list	ocuments have been re au (PCT Rule 17.2(a)).	eceived in thi	s National Stag	e
14) Acknowledgement is made of a claim for domestic	priority under 35 U.S.C	C. § 119(e).		
Attachment(s)				
15) X Notice of References Cited (PTO-892)	18) Thterview Summary	(PTO-413) Paner M	No(s)	· · · · ,
16) X Notice of Draftsperson's Patent Drawing Review (PTO-948)	19) Notice of Informal Pa	atent Application (I	PTO-152)	
			• •	
17) X Information Disclosure Statement(s) (PTO-1449) Paper No(s). 2	20) 🗌 Other:			

40 of 186

٤

,

Art Unit: 2187

DETAILED ACTION

1. Claims 1-17 are presented for examination. This office action is in response to the application filed 02/14/2000.

In the Title

2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. It appears --A memory device that transfers a fixed number of words of data with non-interruptible burst-- or other similar language(see claim 1, specification, pages 1 and 9, e.g.). The loss in brevity of title is more than offset by the gain in its informative value in indexing, classifying, searching, etc. See MPEP 606 and 606.01.

Claim Rejections - 35 USC § 112

3. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

4. Claims 6 and 15 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to enable one skilled in

Art Unit: 2187

the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

As per claims 6 and 15, the specification does not provide support for limitation such as <u>bond options</u>.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371© of this title before the invention thereof by the applicant for patent.

6. Claims 1-17 are rejected under 35 U.S.C. 102(e) as being anticipated by Yip et al.(YIP)(U.S.Patent No. 6,289,138).

As per claims 1 and 12-13 Yip teaches an integrated circuit comprising: a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal(fig. 144B, element 230); and a logic circuit configured to generate a predetermined number of said internal address signals in response to (I) an external address signal(fig. 144A, "ext_addr"), (ii) a clock signal(inherent) and

Art Unit: 2187

(iii) one or more control signals(col. 2, lines 15-20), wherein said generation of said predetermined number of internal address signals is non-interruptible(col. 115, lines 60-64).

As-per claims 2, Yip teaches wherein said predetermine number of internal address signals is determined by a fixed burst length(col. 115, lines 62-63).

As per claims 3-4 and 14, Yip teaches wherein said predetermined number of internal address signals are 4 or 8(col. 115, lines 62-63 teaches preset number of words, which means preset numbers of internal signals).

As per claim 5, Yip teaches wherein said fixed burst length is programmable(col. 109, lines 35-43).

As per claims 6 and 15, Yip teaches wherein said fixed burst length is programmed by bond options(col. 109, lines 35-43).

As per claims 7 and 16, Yip teaches wherein said fixed burst length is programmed by voltage levels on external pins(it is inherent to have voltage levels for each burst).

As per claim 8, Yip teaches wherein said memory comprises a static random access memory(fig. 1, element 230).

As per claim 9, Yip teaches wherein said memory comprises a dynamic random access memory(fig. 146, element 1910).

Application/Control Number: 09/504,344 Art Unit: 2187

As per claims 10 and 17, Yip teaches wherein said predetermined number of internal address signals is chosen to provide time for writeback and refresh cycles(it is inherent to have time included for writeback and refresh cycle during each burst).

As per claim 11, Yip teaches wherein said predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses(col. 115, lines 62-63).

Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

<u>U.S. Patent 5,651,138(Le et al.)</u> Teaches data processor with controlled burst memory accesses and method therefor.

<u>U.S. Patent 5,805,928(Lee)</u> Teaches burst length detection circuit for detecting a burst end time point and generating a burst mode signal without using a conventional burst length detection counter.

Application/Control Number: 09/504,344 Art Unit: 2187

<u>U.S. Patent 5,936,975(Okamura)</u> Teaches semiconductor memory device with switching circuit for controlling internal addresses in parallel test.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mehdi Namazi whose telephone number is (703) 306-2758. The examiner can normally be reached on Monday-Thursday from 7:00 to 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Do Hyun yoo, can be reached on (703) 308-4908.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-9600.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 746-7239 (for formal communications intended for entry)

Or:

(703) 746-7240 (for informal or draft communications, please label PROPOSED or DRAFT)

Art Unit: 2187

Hand-delivered responses should be brought to Crystal Park 2,

2121 Crystal Drive,

Arlington, VA., Sixth Floor (Receptionist).

M. Namazi, N October 1, 2001

TEXAMINER TECHNOLOGY CENTER 2100

PAGE 1 OF 1

FO	RM F	PTO-892 U P	.S. DEPARTMENT ATENT AND TRAD	OF COMMERCE EMARK OFFICE	serial no. 09/504,344	GROUP ART UNIT 2187	ATTACHM TO PAPER	ENT NO.	3
		NOTICE OF RE	EFERENCES	CITED	APPLICANT(S)	······			
ļ						Phelan			
				U.S. PATENT DO	DCUMENTS			n y s	
*		DOCUMENT NO.	DATE	NA	ME	CLASS	SUB- CLASS	FILI DA	NG FE
	A	5,651,138	7/1997	Le	et al.	711	154		
	В	5,805,928	9/1998	. L	ee	710	35		
	С	5,936,975	8/1999	Oka	mura	714	719		
 	D	6,289,138	9/2001	Yip	et al.	382	307		
	E	6,085,261	7/2000	MeIn	tyre, sr. etal	. 710	35		
	F			-					
	G								
	Н								
	J								
	K		· · · ·						
		F	F	OREIGN PATENT	DOCUMENTS		·····		
*		DOCUMENT NO.	DATE	COUNTRY	N	AME	CLASS	SUE CLA	3- SS
	L								 ·
	М								
	Ν								
	0								
	Р					· · · ·			
	Q								
		OTHE	R REFERENCE	S (Including Autho	r, Title, Date, Pertine	ent Pages, Etc	.)		
	R								
	s								
	т								
,	U								
EX/	AMIN	ER	DATE						{
		Mehdi Namazi	Septe	mber 27, 2001			For	m892ccs	2106b
		A * (copy of this ref See Manual of I	erence is not being Patent Examining F	furnished with this o Procedure, section 7	office action. 07.05(a).)			
			See manual of I	-atent Examining F	roceaure, section /	u7.05(a).)			

Form PTO 948 (Rev. 8-98)

U.S. DEPARTMENT OF COMMERCE - Patent and Trademark Office

504344 Application No.

NOTICE OF DRAFTSPERSON'S PATENT DRAWING REVIEW

The drawing(s) filed (insert date) are: A. poproved by the Draftsperson under 37 CFR 1.84 or 1.152. B: objected to by the Draftsperson under 37 CFR 1.84 or 1.152 for the reasons indicated below. The Examiner will require submission of new, corrected drawings when necessary. Corrected drawing must be sumitted according to the instructions on the back of this notice.

1. DRAWINGS. 37 CFR 1.84(a): Acceptable categories of drawings:	8. ARRANGEMENT OF VIEWS: 37 CFR 1.84(i)
Black ink. Color.	Words do not appear on a horizontal, left-to-right fashion
Color drawings are not acceptable until petiton is granted.	when page is either upright or turned so that the top
Fig(s)	becomes the right side, except for graphs. Fig(s)
Pencil and non black ink not permitted. Fig(s)	9. SCALE. 37 CFR 1.84(k)
2. PHOTOGRAPHS. 37 CFR 1.84 (b)	Scale not large enough to show mechanism without
I full-tone set is required. Fig(s)	crowding when drawing is reduced in size to two thirds in
Photographs not properly mounted (must use instal board or	crowding when drawing is reduced in size to two-thirds in
photographic double-weight paper). Elefe)	reproduction,
Four quality (half cana) Early	
2 TVDE OF BABED 17 OFD 2 OFO.	10. CHARACTER OF LINES, NUMBERS, & LETTERS.
3. TIPE OF FAPER. 37 CFK 1.84(e)	< 37 SPR 1.84(i)
Faper not flexible, strong, white, and durable.	Lines, numbers & letters not uniformly thick and well
Fig(s)	defined, clean, durable, and black (poor line quality).
Erasures, alterations, overwritings, interlineations,	Fig(s)
folds, copy machine marks not accepted. Fig(s)	11. SHADING. 37 CFR 1.84(m)
Mylar, velum paper is not acceptable (too thin).	Solid black areas pale. Fig(s)
Fig(s)	Solid black shading not permitted. Fig(s)
4. SIZE OF PAPER. 37 CFR 1.84(f): Acceptable sizes:	Shade lines nale rough and blurred. Fig(s)
21.0 cm by 29.7 cm (DIN size A4)	12 NUMBERS LETTERS & DEFERENCE CHARACTERS
21.6 cm by 27.9 cm (8.1/2 x H inches)	27 CED 1 94(n)
All drawing sheets not the same size	57 CER Long) Number's and reference, abaracters not along and logists
Sherifs)	Pointoers and reference characters not plain and legiole.
Drawings choose not no accountable sine. Einfal	(*18(S)
5 MARCINS 27 CER 1 84(a), According Size, PIE(5)	Figure legends are poor. Fig(s)
- anaromina, az cara 1.84(g): Acceptable margins:	Numbers and reference characters not oriented in the
The 2 from to 6 2 from the a from the	same direction as the view. 37 CFR $1.84(p)(1)$
top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom 1.0 cm	Fig(s)
SIZE: A4 Size	English alphabet not used. 37 CFR 1.84(p)(2)
Top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom 1.0 cm	/ Figs
SIZE: 81/2x11 2. 4 ET	Numbers, letters and reference characters must be at least
Margins not acceptable. Fig(s)	.32 cm (1/8 inch) / n height . 37 CFR 1.84(p)(3)
Top (T) Left (L)	Fig(s)
Right (R) Bottom (B)	13 LEADLINES 37 CEP 1 84(a)
6. VIEWS. 37 CFR 84(h)	$\frac{1}{100} = \frac{1}{1000} = \frac{1}$
REMINDER: Specification may require revision to	Lead lines closs cach offici. Fig(s)
correspond to drawing changes	Lead lines missing. Fig(s)
Partial views 27 CDD 1 94(5)(2)	14. NUMBERING OF SHEETS OF DRAWINGS. 37 CFR 1.84(1)
$\frac{1}{2} = \frac{1}{2} = \frac{1}$	Sheets not numbered consecutively, and in Arabic numerals
brackets needed to show figure as one entity.	beginning with number 1. Sheet(s)
hig(s)	15. NUMBERING OF VIEWS. 37 CFR 1.84(u)
Views not labeled separately or properly.	Views not numbered consecutively, and in Arabic numerals,
Fig(s)	beginning with number 1. Fig(s)
Enlarged view not labeled separetely or properly.	16. CORRECTIONS. 37 CFR 1.84(w)
Fig(s)	Corrections not made from prior PTO-948
7. SECTIONAL VIEWS, 37 CFR 1.84 (h)(3)	dated
Hatching not indicated for sectional portions of an object	17 DESIGN DRAWINGS 37 CER 1 152
Fig(s)	Surface sheding shours not expression. Dia(a)
Sectional designation should be noted with Amble and	Surface shading shown not appropriate. Fig(s)
Doman numbers Ele(-)	Solid black shading hol used for color contrast.
Roman numbers. Fig(s)	Fig(s)
,	
COMMENTS	
· · ·	
	\sim
	v. \$
\sim	
	Ω (20)
REVIEWER U DATE	Y U TELEPHONE NO.
en a sen a s	
	1
AT ACHMILAT TO PAPER NO.	

Attachment for PTO-948 (Rev. 03/01, or earlier) 6/18/01

The below text replaces the pre-printed text under the heading, "Information on How to Effect Drawing Changes," on the back of the PTO-948 (Rev. 03/01, or earlier) form.

INFORMATION ON HOW TO EFFECT DRAWING CHANGES

1. Correction of Informalities -- 37 CFR 1.85

New corrected drawings must be filed with the changes incorporated therein. Identifying indicia, if provided, should include the title of the invention, inventor's name, and application number, or docket number (if any) if an application number has not been assigned to the application. If this information is provided, it must be placed on the front of each sheet and centered within the top margin. If corrected drawings are required in a Notice of Allowability (PTOL-37), the new drawings **MUST** be filed within the **THREE MONTH** shortened statutory period set for reply in the Notice of Allowability. Extensions of time may NOT be obtained under the provisions of 37 CFR 1.136(a) or (b) for filing the corrected drawings after the mailing of a Notice of Allowability. The drawings should be filed as a separate paper with a transmittal letter addressed to the Official Draftsperson.

2. Corrections other than Informalities Noted by Draftsperson on form PTO-948.

All changes to the drawings, other than informalities noted by the Draftsperson, MUST be made in the same manner as above except that, normally, a highlighted (preferably red ink) sketch of the changes to be incorporated into the new drawings MUST be approved by the examiner before the application will be allowed. No changes will be permitted to be made, other than correction of informalities, unless the examiner has approved the proposed changes.

Timing of Corrections

Applicant is required to submit the drawing corrections within the time period set in the attached Office communication. See 37 CFR 1.85(a).

Failure to take corrective action within the set period will result in **ABANDONMENT** of the application.

06/01/01



ASSISTANT COMMISSIONER FOR PATENTS Washington, D.C. 20231

Sir:

Attori Docket: 0325.003

RESPONSE TRANSMITTAL AND EXTENSION OF TIME REQUEST (IF REQUIRED)

RECEIVED

FEB 2 2 2002

Technology Center 2100

Enclosed please find an amendment, copies of three patents and a postcard along with the fee calculation below: FEE CALCULATION FOR ENCLOSED AND EXTENSION REQUEST (IF ANY)

•	Claims Remaining	Highest No. Previous	Extra Rate	Additional Fee
Total Claims	20 minus	20 =	0 x \$ 18.00	\$ 0.00
Independent Claims	3 minus	3 =	0 x \$ 84.00	\$ 0.00
Multiple Dependent Cl	aim First Added		+ \$280.00 \$	0.00

TOTAL IF NOT SMALL ENTITY ... \$0.00

[]	SMALL ENTITY STATUS - If applicable, divide by 2 .	\$0.00
[]	Verified statement enclosed, if not previously filed.	-

[X]	Applicant also requests a <u>one</u> month extension of time for response to the outstanding Office Action. The fee is
[]	Fee set forth in 37 C.F.R. 1.17 (p) for Information Disclosure under 37 C.F.R. 1.97 (c)

Communication to Deposit Account No. 50-0541. A duplicate copy of this sheet is attached.

24025 Greater Mack, Suite 200 St. Clair Shores, Michigan 48080 (586) 498-0670

Christopher P. Maiorana Registration No.: 42,829

OPHER P. MAIORANA, P.C.

I hereby certify that this letter, the response or amendment attached hereto are being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on February 4, 2002.

By:

2/21/2002 BNGUYEN1 00000033 09504344

)1 FC:115

110.00 OP

Mary Donna Berkley



THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application of:	Cathal G. Phelan	
Serial No.:	09/504,344	
Title:	FIXED BURST MEMORIES	
Filed:	February 14, 2000	RE
Attorney Docket No.:	0325.00309	
Examiner:	Namzai, M.	Ter
Art Unit:	2187	

#5/U 2ndt 2-26-02 CENED FEB 2 2 2002 chnology Center 2,00

In Response To: Office Action mailed October 2, 2001

I hereby certify that this letter, the response or amendment attached hereto are being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on <u>February 4, 2002</u>.

y Dense De ponna Berkley

AMENDMENT

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

In response to the Office Action mailed October 2, 2001

please amend the above-identified application as follows:

IN THE SPECIFICATION

	<u> </u>	Please	replace the	√ title	, with the following:	
	O'	MEMORY	DEVICE WITH	FIXED) LENGTH NON-INTERRUPTIBLE BURST	
-1		ومسيرة بيريسانية براغف تراكر مساليا زار فالمحد كالمتارك	ويرابع المتحصين بالمتحصين والمحاد الم			

VERSION WITH MARKINGS TO SHOW CHANGES MADE

Please replace the title with the following:

[FIXED BURST MEMORIES] <u>MEMORY DEVICE WITH FIXED LENGTH</u> <u>NON-INTERRUPTIBLE BURST</u>

IN THE CLAIMS

Please amend the claims as follows:

1.

5

 χ (AMENDED) A circuit comprising:

a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal; and

a logic circuit configured to generate a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

2. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is determined by a fixed burst length.

3. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is at least 4.

4. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is 8.

5. (AMENDED) The circuit according to claim 2, wherein said fixed burst length is programmable.

6. (AMENDED) The circuit according to claim 5, wherein said fixed burst length is programmed by bond options.

7. (AMENDED) The circuit according to claim 5, wherein said fixed burst length is programmed by voltage levels on external pins.

8. (AMENDED) The circuit according to claim 1, wherein said memory comprises a static random access memory.

9. (AMENDED) The circuit according to claim 1, wherein said memory comprises a dynamic random access memory.

10. (AMENDED) The circuit according to claim 9, wherein said predetermined number of internal address signals is chosen to provide time for at least one writeback or refresh cycle.

11. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses.

12. (AMENDED) A circuit comprising:

5

5

means for reading data from and writing data to a plurality of storage elements in response to a plurality of internal address signals; and

means for generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

13. (AMENDED) A method of providing a fixed burst length data transfer comprising the steps of:

accessing a memory in response to a plurality of internal address signals; and

generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) a control signal, wherein said generation of said predetermined number of internal address signals is noninterruptible.

14. The method according to claim 13, further comprising the step of programming said predetermined number.

15. The method according to claim 14, wherein said programming step is performed using bond options.

16. The method according to claim 14, wherein said programming step is performed using voltage levels.

-17. (AMENDED) The method according to claim 13, further comprising the step of selecting said predetermined number to provide time for at least one writeback or refresh cycle.

Please add the following new claims:

18. (NEW) The circuit according to claim 1, wherein said logic circuit comprises a counter configured to generate said predetermined number of internal address signals.

19. (NEW) The circuit according to claim 1, wherein said external address signal comprises an initial address for data transfers to an from said memory.

20. (NEW) A memory device according to claim 1, wherein said circuit is an integrated circuit.

VERSION WITH MARKINGS TO SHOW CHANGES MADE

 (AMENDED) [An integrated] <u>A</u> circuit comprising: a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal; and

a logic circuit configured to generate a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

5

2. (AMENDED) The [integrated] circuit according to claim 1, wherein said [predetermine] <u>predetermined</u> number of internal address signals is determined by a fixed burst length.

3. (AMENDED) The [integrated] circuit according to claim 1, wherein said predetermined number of internal address signals is <u>at least</u> 4.

4. (AMENDED) The [integrated] circuit according to claim 1, wherein said predetermined number of internal address signals is 8.

5. (AMENDED) The [integrated] circuit according to claim 2, wherein said fixed burst length is programmable.

6. (AMENDED) The [integrated] circuit according to claim 5, wherein said fixed burst length is programmed by bond options.

7. (AMENDED) The [integrated] circuit according to claim 5, wherein said fixed burst length is programmed by voltage levels on external pins.

8. (AMENDED) The [integrated] circuit according to claim 1, wherein said memory comprises a static random access memory.

9. (AMENDED) The [integrated] circuit according to claim 1, wherein said memory comprises a dynamic random access memory.

10. (AMENDED) The [integrated] circuit according to claim 9, wherein said predetermined number of internal address signals is chosen to provide time for <u>at least one</u> writeback [and] <u>ör</u> refresh [cycles] <u>cycle</u>.

11. (AMENDED) The [integrated] circuit according to claim 1, wherein said predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses.

12. (AMENDED) [An integrated] <u>A</u> circuit comprising:

means for reading <u>data from</u> and writing data <u>to a</u> <u>plurality of storage elements</u> in response to [an] <u>a plurality of</u> internal address [signal] <u>signals;</u> and

5

5

means for generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

13. (AMENDED) A method of providing a fixed burst length data transfer comprising the steps of:

[reading from and writing data to] <u>accessing</u> a memory in response to [an] <u>a plurality of</u> internal address [signal] <u>signals</u>; and

generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) a control signal, wherein said generation

of said predetermined number of internal address signals is noninterruptible.

10

17. (AMENDED) The method according to claim 13, further comprising the step of selecting said predetermined number to provide time for <u>at least one</u> writeback [and] <u>or</u> refresh [cycles] <u>cycle</u>.

.18. (NEW) The circuit according to claim 1, wherein said logic circuit comprises a counter configured to generate said predetermined number of internal address signals.

19. (NEW) The circuit according to claim 1, wherein said external address signal comprises an initial address for data transfers to an from said memory.

20. (NEW) A memory device according to claim 1, wherein said circuit is an integrated circuit.

REMARKS

Careful review and examination of the subject application are noted and appreciated.

The present invention concerns an integrated circuit comprising a memory and a logic circuit. The memory may comprise a plurality of storage elements each configured to read and write data in response to an internal address signal. The logic circuit may be configured to generate a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. The generation of the predetermined number of internal address signals is non-interruptible.

SUPPORT FOR CLAIM AMENDMENTS

Support for the amendments to the claims and new claims 18-20 may be found in the drawings (e.g., FIGS. 1-6) and the specification (e.g., page 5, lines 2-14 and page 6, line 19 thru page 8, line 2) as originally filed. As such, no new matter has been added.

OBJECTION TO THE TITLE

The objection to the title has been obviated by appropriate amendment and should be withdrawn.

CLAIM REJECTIONS UNDER 35 U.S.C. §112

The rejection of claims 6 and 15 under 35 U.S.C. §112, second paragraph, is respectfully traversed and should be withdrawn.

Support for claims 6 and 15 may be found on page 8, lines 3-8 of the specification. Furthermore, bond options are well known in the art and, therefore, one skilled in the art would understand how to make and/or use bond options. Copies of U.S. patents 6,188,636[•] (issued February 13, 2001), 5,900,021 (issued May 4, 1999) and 5,360,992 (issued November 1, 1994) from the USPTO web site (www.uspto.gov) are attached as evidence of bond options being well known in the art.

CLAIM REJECTIONS UNDER 35 U.S.C. §102

The rejection of claims 1-17 under 35 U.S.C. §102(e) as being anticipated by Yip et al. '138 (hereinafter Yip) is respectfully traversed and should be withdrawn.

Yip discloses a general image processor (Title). The image processor includes a raster image coprocessor with a cache memory (elements 224 and 230 of FIG. 1 of Yip) connected to an external DRAM (element 1910 of FIG. 146 of Yip) via a local memory controller and an external interface (see FIG. 2). Accesses to the cache 230 and the external DRAM 1910 are interruptible (see column

54, lines 42-47, column 115, lines 26-29 and lines 52-55 and column 116, lines 20-22 of Yip).

In contrast, the present invention provides a logic circuit configured to generate a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, where the generation of the predetermined number of internal address signals is non-interruptible. Assuming, *arguendo*, that the cache 230° of Yip is similar to the presently claimed memory (as suggested by the Office Action in the last paragraph on page 3 and for which Applicants' representative does not necessarily agree), Yip does not disclose or suggest the generation of a predetermined number of internal address signals that is non-interruptible, as presently claimed. As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

In particular, during an access of the cache 230, Yip teaches that when a cache miss occurs the cache access is stalled until all the values needed are read from an external memory and stored in the cache (column 54, lines 42-47 of Yip). Since the access to the cache 230 can be stalled and writing of updated data to the cache must be accommodated, it follows that the generation of addresses for accessing the cache 230 is interruptible. Yip

teaches a cache access that can be stalled. Yip fails to disclose or suggest the generation of a predetermined number of internal address signals that is **non-interruptible**, as presently claimed. As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

Furthermore, assuming, arguendo, that the external DRAM 1910 of Yip is similar to the presently claimed memory (as suggested by the Office Action on page 4, lines 20-21 and for which Applicants' representative does not necessarily agree), Yip still does not disclose or suggest the generation of a predetermined number of internal address signals that is non-interruptible, as presently claimed. As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

Specifically, Yip teaches that a write burst to the DRAM 1910 can be interrupted when there is a cycle request from a higher priority port (column 115, lines 26-29 of Yip). Similarly, Yip teaches that a read burst will be terminated when a higher priority DRAM request is received (column 115, lines 52-55 of Yip). Since Yip teaches that a burst can be interrupted, Yip fails to disclose or suggest the generation of a predetermined number of internal address signals that is non-interruptible, as presently claimed.

As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

Despite the suggestion of the Office Action on page 4, lines 1-3, Yip does not disclose or suggest generating a predetermined number of internal address signals that is noninterruptible, as presently claimed. Restricting rearbitration for the DRAM 1910 so that an interruptible burst is not interrupted until a preset number of data words have been transferred (see column 115, lines 60-64 of Yip) is not the same as generating a predetermined number of internal address signals that is noninterruptible, as presently claimed. Therefore, Yip does not disclose or suggest generating a predetermined number of internal address signals that is non-interruptible, as presently claimed. As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

New claims 18-20 depend directly from independent claim 1, which is believed to be allowable, and, therefore, are fully patentable over the cited reference.

Accordingly, the present application is in condition for allowance. Early and favorable action by the Examiner is respectfully solicited.

The Examiner is respectfully invited to call the Applicants' representative should it be deemed beneficial to further advance prosecution of the application.

If any additional fees are due, please charge our office Account No. 50-0541.

Respectfully submitted,

CHRISTORHER P. MAJORANA, P.C. Christopher P. Maiorana

Christopher P. Maiorana Registration No. 42,829 24025 Greater Mack, Suite 200 St. Clair Shores, MI 48080 (586) 498-0670

Dated: February 4, 2002

Docket No.: 0325.00309

	DE SAMESTADATA		UNITED STATES DEPARTM United States Patent and Tr. Address: COMMISSIONER OF PA Washington, D.C. 20231 www.uspto.gov	ENT OF COMMERCE ademark Office TENTS AND TRADEMARK	
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/504,344	02/14/2000	Cathal G. Phelan	0325.000309	7771	
21363 7: CHRISTOPH	590 04/25/2002 ER P. MAIORANA, P.	C.	EXAMIN	VER	
24025 GREAT SUITE 200	ER MACK	NAMAZI, MEHDI			
ST. CLAIR SH	ORES, MI 48080		ART UNIT	PAPER NUMBER	
~			2187 DATE MAILED: 04/25/2002	6	

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

d

ţ

) ;

	Application No.	Applicant(s)		V
Office Action Summarv	09/504,344		Phela	n
	Examiner Mehdi Nar	nazi	Art Unit 2187	
The MAILING DATE of this communication a	pears on the cover sheet	with the corre	espondence add	iress
Period for Reply				
THE MAILING DATE OF THIS COMMUNICATION.	IS SET TO EXPIRE <u>three</u>	∍MOI	NTH(S) FROM	
 Extensions of time may be available under the provisions of 37 (after SIX (6) MONTHS from the mailing date of this communi If the period for reply specified above is less than thirty (30) days be considered timely. If NO period for reply is specified above, the maximum statutory. 	CFR 1.136 (a). In no event, how cation. a reply within the statutory mir	ever, may a repl nimum of thirty (ly be timely filed 30) days will	data of this
 Failure to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b). 	statute, cause the application to mailing date of this communication	become ABAN tition, even if time	IDONED (35 U.S.(ely filed, may reduc	C. § 133). ce any
Status				
1) [X] Responsive to communication(s) filed on <u>Feb</u>	14, 2002	·		
2a) □ This action is FINAL. 2b) ☑ This	s action is non-final.			
3) Since this application is in condition for allowar closed in accordance with the practice under	nce except for formal matt <i>Ex parte Quay</i> /835 C.D. 1	ers, prosecut 1; 453 O.G. 2	tion as to the m 213.	erits is
Disposition of Claims				
4) ⊠ Claim(s) <u>1-20</u>	· · · · · · · · · · · · · · · · · · ·		is/are pen	ding in the applica
4a) Of the above, claim(s)			is/are withd	rawn from conside
5) 🗌 Claim(s)			is/a	re allowed
6) 🗶 Claim(s) _1-20			is/a	re rejected
7) 🗌 Claim(s)			is/a	re objected to
8) 🗌 Claims	· · ·	are subject t	o restriction and	d/or election requir
Application Papers				
9) \Box The specification is objected to by the Examiner				
10) The drawing(s) filed on	_ is/are objected to by the	Examiner.		
11) The proposed drawing correction filed on	is: a)	approved	b) disapprov	ed.
12) \Box The oath or declaration is objected to by the Exa	aminer.			
Priority under 35 U.S.C. & 119				
13) Acknowledgement is made of a claim for foreign	priority under 35 U.S.C.	§ 119(a)-(d).		
a) All b) Some* c) None of:		• • • • • • •		
1. 🗌 Certified copies of the priority documents I	nave been received.			
2. 🗌 Certified copies of the priority documents h	nave been received in App	lication No.		
3. Copies of the certified copies of the priority application from the International Bu	/ documents have been re reau (PCT Rule 17.2(a)).	ceived in this	s National Stag	e
Acknowledgement is made of a claim for damage	the certified copies not re	ceived.		
	ac priority under 35 U.S.C	. 9 119(e).		
Attachment(s)		· .		
15) Notice of References Cited (PTO-892)	18) 🗌 Interview Summary (PTO-413) Paper N	io(s)	
16) Notice of Draftsperson's Patent Drawing Review (PTO-948)	19) Notice of Informal Pa	tent Application (P	PTO-152)	
17) Lunrormation Lisclosure Statement(s) (PTO-1449) Paper No(s).	_ 20) [_] Other:			
Patent and Trademark Office				

Art Unit: 2187

DETAILED ACTION

1. This office action is in response to the amendment filed February 14, 2002 (Amendment A).

2. Claims 1-17 are presented for further examination in view of the foregoing amendments and remarks. Claims 1-13, and 17 have been amended. No claim has been canceled. New claims 18-20 have been added. Therefore, claims 1-20 are pending.

Response to Arguments

3. Applicant's arguments with respect to claims 1-17 have been considered but are moot in view of the new ground(s) of rejection.

Claim Objections

4. Claim 19 is objected to because of the following informalities:

As per claim 19, line 3, replace "an" with --and--. Appropriate correction is required.

Art Unit: 2187

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States. 1-2-0

6. Claims 1-17 are rejected under 35 U.S.C. 102(b) as being anticipated by Cowles(U.S.Patent No. 5,729,504).

As per claims 1 and 12-13 Cowles teaches a circuit comprising: a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal(fig. 1, element 12); and a logic circuit configured to generate a predetermined number of said internal address signals in response to (I) an external address signal (col. 2, lines 20-21), (ii) a clock signal(col. 9, lines 59-61) and (iii) one or more control signals(fig. 1, element 38, produce control signal), wherein said generation of said predetermined number of internal address signals is non-interruptible(col. 8, lines 18-22).

Art Unit: 2187

As per claims 2, Cowles teaches wherein said predetermine number of internal address signals is determined by a fixed burst length(col. 5, lines 47-53).

As per claims 3-4 and 14, Cowles teaches wherein said predetermined number of internal address signals are 4 or 8(fig. 2, shows various burst length of 2, 4, and 8).

As per claim 5, Cowles teaches wherein said fixed burst length is programmable(col. 5, lines 31-34).

As per claims 6 and 15, Cowles teaches wherein said fixed burst length is programmed by bond options(it is well known in the art to include multiple modes of operation selected by bond options).

As per claims 7 and 16, Cowles teaches wherein said fixed burst length is programmed by voltage levels on external pins(it is inherent to have voltage levels for each burst).

As per claim 8, Cowles teaches wherein said memory comprises a static random access memory(fig. 1, element 12).

As per claim 9, Cowles teaches wherein said memory comprises a dynamic random access memory(fig. 1, element 12).

As per claims 10 and 17, Cowles teaches wherein said predetermined number of internal address signals is chosen to provide time for at least one writeback or refresh cycle(it is

Application/Control Number: 09/504,344 Art Unit: 2187

inherent to have time included for writeback and refresh cycle during each burst).

As per claim 11, Cowles teaches wherein the predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses (col. &, lines 18-22).

As per claim 18, Cowles teaches wherein the logic circuit comprises a counter configured to generate the predetermined number of internal address signals(fig. 1, element 26).

As per claim 19, Cowles teaches wherein the external address signal comprises an initial address for data transfers to and from the memory(col. 2, lines 21-22).

As per claim 20, Cowles teaches wherein the circuit is an integrated circuit(abstract).

Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

<u>U.S. Patent (5,966,724) (Ryan)</u> Teaches synchronous memory device with dual page and burst mode operations.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mehdi
Art Unit: 2187

Namazi whose telephone number is (703) 306-2758. The examiner can normally be reached on Monday-Thursday from 7:00 to 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Do Hyun yoo, can be reached on (703) 308-4908.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-9600.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 746-7239 (for formal communications intended for entry)

Or:

(703) 746-7240 (for informal or draft communications, please label PROPOSED or DRAFT) Hand-delivered responses should be brought to Crystal Park 2, 2121 Crystal Drive,

Arlington, VA., Sixth Floor (Receptionist).

M. Namazi/ . April 21, 2002

IPERMISORY PATENT EXAMINER TECHNOLOGY CENTER 2100

PAGE 1 OF 1

FOR	M PT	0-892 U P	S. DEPARTMENT	OF COMMERCE	serial no. 09/504,344	GROUP ART UNIT 2187	ATTACHME TO PAPER	NT NO.	6
		NOTICE OF R	EFERENCES	S CITED	APPLICANT(S)	Phelar	l		
				U.S. PATENT DO			······································		
*		DOCUMENT NO.	DATE	NA	ME	CLASS	SUB- CLASS	FILI DA	NG TE
	A	5,729,504	3/1998	Co	wles	365	236		
	в	5,966,724	10/1999	R	yan	711	105		
	С								
	D								
	Е								
	F	•						<u> </u>	
	G								
	Н								
					·				
	J			- <u> </u>					
				FOREIGN PATEN	DOCUMENTS	· · · · · · · · · · · · · · · · · · ·	J	<u> </u>	
*		DOCUMENT NO.	DATE	COUNTRY		NAME	CLASS	SL CL/	JB- ASS
	L				-				
	М								
	N								
	0								-
	P				·	- <u>11-11-11-11-11-11-11-11-11-11-11-11-11-</u>			
 	Q			CEO (In cluding Auth	ar Title Date Per	tinent Pages F	tc)	<u> </u>	
	1			ICES (Including Aut					
	R								
	s								
┝	+				<u> </u>				
Ļ									
	U								
E	XAMII	NER	DATE						<u></u>
		Mehdi Namaz	* A population	April 21, 2002	ng furnished with th	is office action	•	Form892	
			 A copy of this (See Manual 	of Patent Examining	g Procedure, sectio	n 707.05(a).)			·



I hereby certify that this letter, the response or amendment attached hereto are being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on <u>June 26, 2002</u>.

ന na Berkley

AMENDMENT

Assistant Commissioner for Patents Washington, D.C. 20231

18.00 OP

Sir:

In response to the Office Action mailed April 25, 2002 please amend the above-identified application as follows:

IN THE CLAIMS

1

Please amend the claims as follows:

07/15/2002 NNOHAMI1 00000026 09504344

01 FC:103

COPY OF PAPERS ORIGINALLY FILED

(AMENDED) A circuit comprising:

out CI

5

a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal; and

a logic circuit configured to generate a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

2. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is determined by a fixed burst length.

(AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is at least
 4.

4. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is 8.

5. (AMENDED) The circuit according to claim 2, wherein said fixed burst length is programmable.

6. (AMENDED) The circuit according to claim 5, wherein Said fixed burst length is programmed by bond options.

7. (AMENDED) The circuit according to claim 5, wherein said fixed burst length is programmed by voltage levels on external pins.

8. (AMENDED) The circuit according to claim 1, wherein said memory comprises a static random access memory.

9. (AMENDED) The circuit according to claim 1, wherein said memory comprises a dynamic random access memory.

10. (AMENDED) The circuit according to claim 9, wherein said predetermined number of internal address signals is chosen to provide time for at least one writeback or refresh cycle.

11. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses.

12. (AMENDED) A circuit comprising:

5

5

means for reading data from and writing data to a plurality of storage elements in response to a plurality of internal address signals; and

means for generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

13. (AMENDED) A method of providing a fixed burst length data transfer comprising the steps of:

accessing a memory in response to a plurality of internal address signals; and

generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) a control signal, wherein said generation of said predetermined number of internal address signals is noninterruptible.

14. The method according to claim 13, further comprising the step of programming said predetermined number.

programming step is performed using bond options.

16. The method according to claim 14, wherein said programming step is performed using voltage levels.

17. (AMENDED) The method according to claim 13, further comprising the step of selecting said predetermined number to provide time for at least one writeback or refresh cycle.

18. The circuit according to claim 1, wherein said logic circuit comprises a counter configured to generate said predetermined number of internal address signals.

19. (AMENDED) The circuit according to claim 1, wherein said external address signal comprises an initial address for data transfers to and from said memory.

20. A memory device according to claim 1, wherein said circuit is an integrated circuit.

Please add the following new claim:

21. (NEW) The circuit according to claim 1, further comprising an address and control bus configured to present said external address signal and said one or more control signals, wherein said bus is freed up during the generation of said predetermined number of internal address signals.

کلر

VERSION WITH MARKINGS TO SHOW CHANGES MADE

19. (AMENDED) The circuit according to claim 1, wherein said external address signal comprises an initial address for data transfers to [an] <u>and</u> from said memory.

21. (NEW) The circuit according to claim 1, further comprising an address and control bus configured to present said external address signal and said one or more control signals, wherein said bus is freed up during the generation of said predetermined number of internal address signals.

5

<u>R E M A R K S</u>

Careful review and examination of the subject application are noted and appreciated.

The present invention concerns an integrated circuit comprising a memory and a logic circuit. The memory may comprise a plurality of storage elements each configured to read and write data in response to an internal address signal. The logic circuit may be configured to generate a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. The generation of the predetermined number of internal address signals is non-interruptible.

SUPPORT FOR CLAIM AMENDMENTS

Support for the amendments to the claims can be found in the drawing as originally filed, for example, FIGS. 5A, 5B and 6, and in the specification as originally filed, for example, on page 9, lines 3-11. As such, no new matter has been added.

OBJECTION TO THE CLAIMS

The objection to claim 19 has been obviated by appropriate amendment and should be withdrawn.

CLAIM REJECTIONS UNDER 35 U.S.C. §102

The rejection of claims 1-20 under 35 U.S.C. §102(b) as being anticipated by Cowles is respectfully traversed and should be withdrawn.

Cowles is directed to a continuous burst EDO memory device (Title). Cowles does not disclose or suggest generating a predetermined number of internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, where the generation of the predetermined number of internal address signals is **non-interruptible**, as presently claimed.

In contrast, the present invention (claim 1) provides a circuit comprising a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal and a logic circuit configured to generate a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. The generation of the predetermined number of internal address signals is **non-interruptible**. Claims 12 and 13 recite similar limitations.

Assuming, arguendo, that the memory array 12 of Cowles is similar to the presently claimed memory (as suggested by the Office - Action in section no. 6, on page 3 and for which Applicants'

representative does not necessarily agree), Cowles does not disclose or suggest the generation of a predetermined number of internal address signals that is non-interruptible, as presently claimed. As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

In particular, Cowles teaches that a continuous burst read operation can be **terminated** "merely" by a low to high transition of the write enable signal WE* prior to a falling edge of the CAS* signal (column 8, lines 32-36 of Cowles). Since the burst read operation can be **terminated**, it follows that the generation of addresses for accessing the memory array of Cowles is **interruptible**. Cowles teaches a burst read access that can be terminated. Cowles fails to disclose or suggest the generation of a predetermined number of internal address signals that is **non-interruptible**, as presently claimed. As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

Furthermore, Cowles teaches that a low to high transition of the WE* signal within a burst write access to the memory array 112 will **terminate** the burst access, preventing further writes from occurring (column 7, lines 36-38 of Cowles). Likewise, a high to low transition of the WE* signal within a burst read access will **terminate** the burst read access (column 7, lines 38-41 of Cowles).

Similarly, Cowles teaches that control circuitry can **terminate** a data burst based upon the states of signals CAS*, RAS* and WE* (column 7, lines 50-61 of Cowles). Since Cowles teaches that a burst can be terminated, Cowles fails to disclose or suggest the generation of a predetermined number of internal address signals that is **non-interruptible**, as presently claimed. As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

Despite the suggestion of the Office Action on page 3, paragraph no. 6, Cowles does not disclose or suggest generating a predetermined number of internal address signals that is **non-interruptible**, as presently claimed. Therefore, Cowles does not disclose or suggest each and every element of the presently pending claims, arranged as in the presently pending claims. As such, the present invention is fully patentable over the cited reference and the rejection should be withdrawn.

New claim 21 depends directly from claim 1, which is believed to be fully patentable over the cited reference, and, therefore, is also believed to be fully patentable over the cited reference.

Accordingly, the present application is in condition for allowance. Early and favorable action by the Examiner is respectfully solicited.

The Examiner is respectfully invited to call the Applicants' representative should it be deemed beneficial to further advance prosecution of the application.

If any additional fees are due, please charge our office Account No. 50-0541.

Respectfully submitted, CHRISTOPHER P. MAIORANA, P.C.

Robert M. Miller Registration No. 42,892 24025 Greater Mack, Suite 200 St. Clair Shores, MI 48080 (586) 498-0670

Dated: June 26, 2002

Docket No.: 0325.00309

JUL 0 9 2002 %
IN APPLICATION OF
SERIAL NO.:

09/504,344

2187

Cathal G. Phelan

February 14, 2000 -

FIXED BURST MEMORIES

TITLE:

FILED:

EXAMINER: Namzai, M.

ART UNIT:

24025 Greater Mack, Suite 200 St. Clair Shores, Michigan 48080

(586) 498-0670

ASSISTANT COMMISSIONER FOR PATENTS Washington, D.C. 20231

¢	ir	
0	11	٠

Enclosed please find an amendment and a postcard along with the fee calculation below: FEE CALCULATION FOR ENCLOSED AND EXTENSION REQUEST (IF ANY)

	Claims Remaining	Highest No. Previous	Extra Rate	Additional Fee
Total Claims	21 minus	20 =	0 x \$ 18.00	\$ 18.00
Independent Claims	3 minus	3 =	0 x \$ 84.00	\$ 0.00
Multiple Dependent Cla	im First Added	· · ·	+ \$280.00 \$ 0	0.00

COPY OF PAPERS

ORIGINALLY FILED

TOTAL IF NOT SMALL ENTITY ... \$0.00

		2. 人名法格尔 化乙基化物 化乙基乙基化物 化乙基乙基化物 化乙基乙基化物 化乙基乙基化物 化乙基乙基乙基化物 化乙基乙基乙基化物 化乙基乙基乙基乙基乙基乙基乙基乙基乙基乙基乙基乙基乙基乙基乙基乙基乙基乙基乙基
[]	SMALL ENTITY STATUS - If applicable, divide by 2
[]	Verified statement enclosed, if not previously filed.
]]	Applicant also requests a month extension of time
		for response to the outstanding Office Action. The fee is
[]	Fee set forth in 37 C.F.R. 1.17 (p) for Information Disclosure
		under 37 C.F.R. 1.97 (c) \$0.00
		TOTAL FEE
	•	

The Commissioner is hereby authorized to charge any overpayment or underpayment of the above fee associated with this Communication to Deposit Account No. 50-0541. A duplicate copy of this sheet is attached.

CHRISTOPHER P. MAIORANA, P.C.

Robert M. Miller

Registration No.: 42,892

I hereby certify that this letter, the response or amendment attached hereto are being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on June 26, 2002.

Mary Donna Berkley

Attorney Docket: 0325.00309

RESPONSE TRANSMITTAL AND EXTENSION OF TIME REQUEST (IF REQUIRED)

RECEIVED

JUL 1 6 2002 Technology Center 2100

	ed States Patent	UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov			
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/504,344	02/14/2000	Cathal G. Phelan	0325.000309	7771	
21363 75 CHRISTORIU	90 10/22/2002				
24025 GREAT	ER P. MAIORANA, I ER MACK	P.C.	EXAM	NER	
SUITE 200 ST. CLAIR SHO	ORES MI 48080		NAMAZI,	MEHDI	
**************************************	51CD5, 1111 48080		ART UNIT	PAPER NUMBER	
			2188 DATE MAILED: 10/22/2002	8	

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

51-

	Office Action Summers	Application No. 09/504,344	Applicant(s) Phelan		
		Examiner Mehdi Namazi		Art Unit 2188	
	The MAILING DATE of this communication appear	rs on the cover sheet w	ith the corres	pondence addre	ss
Period A SH THE - Exten mailin - If the - If NO - Failure - Any r earned	for Reply IORTENED STATUTORY PERIOD FOR REPLY IS SE MAILING DATE OF THIS COMMUNICATION. sions of time may be available under the provisions of 37 CFR 1.136 (a). g date of this communication. period for reply specified above is less than thirty (30) days, a reply within period for reply specified above, the maximum statutory period will appl a to reply within the set or extended period for reply will, by statute, cause eply received by the Office later than three months after the mailing date of d patent term adjustment. See 37 CFR 1.704(b).	T TO EXPIRE <u>three</u> In no event, however, may a rep the statutory minimum of thirty and will expire SIX (6) MONTH the application to become ABA of this communication, even if tir	MONTH bly be timely filed (30) days will be IS from the mailing NDONED (35 U.S. nely filed, may rec	I(S) FROM after SIX (6) MONTH considered timely. g date of this commun C. § 133). luce any	S from the nication,
Status	Responsive to communication(s) filed on Jul 9, 20	002			
2a) 🔀	This action is FINAL . $(2b)$ This a	ction is non-final.			
3) 🗌	Since this application is in condition for allowance closed in accordance with the practice under <i>Ex</i> of	e except for formal ma	tters, prosec D. 11: 453 (cution as to the	merits is
Disposi	ition of Claims				
4) 💢	Claim(s) <u>1-21</u>	· · · · · · · · · · · · · · · · · · ·	is/are	pending in the	application.
	4a) Of the above, claim(s)		is/are	withdrawn fro	om consideration.
5) 🗆	Claim(s)			s/are allowed.	
6) 🔀	Claim(s) <u>1-21</u>	,	 . j:	s/are rejected.	
7) 🗌	Claim(s)			s/are obiected	to.
8) 🗌	Claims	are subje	ct to restrict	ion and/or elec	tion requirement.
Applica	ation Papers				
9) 🔀	The specification is objected to by the Examiner.				
10)🗵	The drawing(s) filed on $02/14/00$ is/ar	e a) 🗆 accepted or I	o) 🗹 objected	to by the Exa	miner.
_	Applicant may not request that any objection to the	drawing(s) be held in al	beyance. See	37 CFR 1.85(a)	
11)凵	The proposed drawing correction filed on	is: a) 🗌	approved b	o) 🗌 disapprove	ed by the Examine
	If approved, corrected drawings are required in reply	to this Office action.			
12)	The oath or declaration is objected to by the Exan	niner.			
Priority	under 35 U.S.C. §§ 119 and 120				
പി		priority under 35 U.S.(C. § 119(a)-(d) or (f).	
u/	1 Certified oppion of the priority decuments he				
	2 Certified copies of the priority documents ha	ve been received.			
	 Copies of the certified copies of the priority of application from the International Bur 	documents have been eau (PCT Rule 17.2(a)	received in t	his National St	age
*S	ee the attached detailed Office action for a list of t	he certified copies not	received.		
14)	Acknowledgement is made of a claim for domesti	c priority under 35 U.S	S.C. § 119(e).	
a)∟ 1 ⊑\□	I he translation of the foreign language provision	al application has been	n received.		
10/	Acknowledgement is made of a claim for domestic	c priority under 35 U.S	5.C. §§ 120	and/or 121.	
Atta					
1) No	tice of References Cited (PTO-892)	4) Interview Commerce /	TO-1121 Deman	201	
Attachm 1)	tice of References Cited (PTO-892) tice of Draftsperson's Patent Drawing Review (PTO-948)	4) [Interview Summary (P 5) [] Notice of Informal Part	'TO-413) Paper No ent Application (P	o(s)	

U. S. Patent and Trademark Office PTO-326 (Rev. 04-01)

Office Action Summary

Part of Paper No. 8

Art Unit: 2188

DETAILED ACTION

1. This office action is in response to the amendment filed June 9, 2002. Applicant's amendment and arguments have been considered with results that follow.

Claims

2. Claims 1-20 have been presented in this application for examination. Claim 19 has been amended. Claim 21 has been added. No claim have been canceled. Therefore, claims 1-21 remain pending in the application.

Response to Arguments

3. Applicant's arguments filed on June 9, 2002 have been fully considered. With regard to claims 1, 12 and 13 the applicant's arguments is not persuasive.

Examiner is agree with applicant's arguments on pages 9-11 with regard to termination of continuous burst (col. 8, lines 32-36 or col. 7, lines 36-38, or col. 7, lines 38-41). However, I should point out this fact that the termination is with regard to continuous burst and not with a row burst which represents a fixed burst length with no interruption. Cowles provides a solution for avoiding termination of row burst, "To avoid a

Art Unit: 2188

premature termination of a burst, RSA* cannot transition high until after the column associated with each row has been latched".(col. 8, lines 63-65)

Drawings

4. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the "address and control bus" must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Specification

5. The amendment filed on June 9, 2002 is objected to under 35 U.S.C. 132 because it introduces new matter into the disclosure. 35 U.S.C. 132 states that no amendment shall introduce new matter into the disclosure of the invention. The added material which is not supported by the original disclosure is as follows:

Art Unit: 2188

as per claim 21, line 2, "an address and control bus" is not supported by specification. Page 9, lines 8 of specification teaches two separate address bus and control bus.

Applicant is required to cancel the new matter in the reply to this Office Action.

Claim Rejections - 35 USC § 112

6. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

7. Claim 21 is rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

As per claim 21, line 2, "an address and control bus" is not supported by specification.

Art Unit: 2188

Claim Rejections - 35 USC § 102

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

9. Claims 1-21 are rejected under 35 U.S.C. 102(b) as being anticipated by Cowles(U.S.Patent No. 5,729,504).

As per claims 1 and 12-13 Cowles teaches a circuit comprising: a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal(fig. 4, element 112); and a logic circuit configured to generate a predetermined number of said internal address signals in response to (I) an external address signal (col. 2, lines 20-21), (ii) a clock signal(col. 9, lines 59-61) and (iii) one or more control signals(fig. 4, element 138, produce control signal), wherein said generation of said predetermined number of internal address signals is noninterruptible(col. 8, lines 18-22).

Art Unit: 2188

As per claims 2, Cowles teaches wherein said predetermine number of internal address signals is determined by a fixed burst length(col. 5, lines 47-53).

As per claims 3-4 and 14, Cowles teaches wherein said predetermined number of internal address signals are 4 or 8(fig. 2, shows various burst length of 2, 4, and 8).

As per claim 5, Cowles teaches wherein said fixed burst length is programmable(col. 5, lines 31-34).

As per claims 6 and 15, Cowles teaches wherein said fixed burst length is programmed by bond options(it is well known in the art to include multiple modes of operation selected by bond options).

As per claims 7 and 16, Cowles teaches wherein said fixed burst length is programmed by voltage levels on external pins(it is inherent to have voltage levels for each burst).

As per claim 8, Cowles teaches wherein said memory comprises a static random access memory(fig. 4, element 112).

As per claim 9, Cowles teaches wherein said memory comprises a dynamic random access memory(fig. 4, element 112).

As per claims 10 and 17, Cowles teaches wherein said predetermined number of internal address signals is chosen to provide time for at least one writeback or refresh cycle(col. 8,

Art Unit: 2188

lines 33-36, lines 63-65) (Cowles teaches that continuous burst between rows are intruptable but row or fixed burst are not).

As per claim 11, Cowles teaches wherein the predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses (col. 8, lines 18-22).

As per claim 18, Cowles teaches wherein the logic circuit comprises a counter configured to generate the predetermined number of internal address signals(fig. 4, element 126).

As per claim 19, Cowles teaches wherein the external address signal comprises an initial address for data transfers to and from the memory(col. 2, lines 21-22).

As per claim 20, Cowles teaches wherein the circuit is an integrated circuit(abstract).

As per claim 21, Cowles teaches an address and control bus configured to present the external address signal and the one or more control signals, wherein the bus is freed up during the generation of the predetermined number of internal address signal(fig. 5)(col. 6, lines 47-50).

Application/Control Number: 09/504,344 Art Unit: 2188

Conclusion

10. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mehdi Namazi whose telephone number is (703) 306-2758. The examiner can normally be reached on Monday-Thursday from 7:00 to 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Do Hyun yoo, can be --reached on (703) 308-4908.

Art Unit: 2188

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-9600.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 746-7239 (for formal communications intended for entry)

Or:

(703) 746-7240 (for informal or draft communications, please label PROPOSED or DRAFT) Hand-delivered responses should be brought to Crystal Park 2, 2121 Crystal Drive,

Arlington, VA., Sixth Floor (Receptionist).

M. Namazi October 1,8, 2002

Kegunald D. Bragelon **REGINALD G. BRAGDON** PRIMARY EXAMINER

DEC-16-2002 MON 11:22 AM

CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

Official

P. 03

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

DEVICE

Application of:

Cathal G. Phelan

Serial No.: 09/504,344

Title:

MEMORY

Filed:

February 14, 2000

Namazi, M.

2187

INTERRUPTIBLE BURST

Attorney Docket No.: 0325.00309

Examiner:

Art Unit:

In Response To;

Office Action mailed October 22, 2002

WITH

CERTIFICATE OF FACSIMILE

The undersigned hereby certifies that the foregoing documents were sent via facsimile to the following: Assistant Commissioner for Patents, Washington, D.C. 20231, Examiner M. Namazi at (703) 746-7238 on <u>December 16</u>, 2022

By TQ y Donna Berkley

FIXED

LENGTH

NON-

AMENDMENT AFTER FINAL

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

1.K to ENER

In response to the Office Action mailed October 22, 2002

please amend the above-identified application as follows:

IN THE CLAIMS

Please amend the claims as follows:

1

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

DEC-16-2002 MON 11:23 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

P. 04

1. (AMENDED) A circuit comprising:

a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal; and

a logic circuit configured to generate a predotermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

2. (AMENDED) The circuit according to claim 1, wherein said prodetermined number of internal address signals is determined by a fixed burst length.

3. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is at least 4.

4. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is 8.

5. (AMENDED) The circuit according to claim 2, wherein said fixed burst length is programmable.

2

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

99 of 186

DEC-16-2002 MON 11:23 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

6. (AMENDED) The circuit according to claim 5, wherein said fixed burst length is programmed by bond options.

7. (AMENDED) The circuit according to claim 5, wherein said fixed burst length is programmed by voltage levels on external pins.

• 8. (AMENDED) The circuit according to claim 1, wherein said memory comprises a static random access memory.

9. (AMENDED) The circuit according to claim 1, wherein said memory comprises a dynamic random access memory.

10. (AMENDED) The circuit according to claim 9, wherein said predetermined number of internal address signals is chosen to provide time for at least one writeback or refresh cycle.

11. (AMENDED) The circuit according to claim 1, wherein said predetermined number of internal address signals is chosen to meet prodetermined criteria for sharing address and control busses.

3

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

DEC-16-2002 MON 11:23 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

(AMENDED) A circuit comprising:

means for reading data from and writing data to a plurality of storage elements in response to a plurality of internal address signals; and

means for generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

(AMENDED) A method of providing a fixed burst length data transfer comprising the steps of:

accessing a memory in response to a plurality of internal address signals; and

generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) a control signal, wherein said generation of said predetermined number of internal address signals is noninterruptible.

4

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

5

DEC-16-2002 MON 11:24 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

19. The method according to claim 14, wherein said programming step is performed using bond options.

2. The method according to claim 14, wherein said programming step is performed using voltage levels.

(AMENDED) The method according to claim $\frac{17}{12}$, further comprising the step of selecting said predetermined number to provide time for at least one writeback or refresh cycle.

The circuit according to claim 1, wherein said logic circuit comprises a counter configured to generate said predetermined number of internal address signals.

(AMENDED) The circuit according to claim 1, wherein said external address signal comprises an initial address for data transfers to and from said memory.

19 20. A memory device according to claim 1, wherein said circuit is an integrated circuit.

(AMENDED) The circuit according to claim 1, further comprising address and control busses configured to present said

5

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

DEC-16-2002 MON 11:24 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

P. 08

C (5 external address signal and said one or more control signals, wherein said busses are freed up during the generation of said predetormined number of internal address signals.

6

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

DEC-16-2002 MON 11:24 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

VERSION WITH MARKINGS TO SHOW CHANGES MADE

21. (AMENDED) The circuit according to claim 1, further comprising [an] address and control [bus] <u>busses</u> configured to present said external address signal and said one or more control signals, wherein said [bus is] <u>busses are</u> freed up during the generation of said predetermined number of internal address signals.

7

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

REMARKS

Careful review and examination of the subject application are noted and appreciated.

The present invention concerns an integrated circuit comprising a memory and a logic circuit. The memory may comprise a plurality of storage elements each configured to read and write data in response to an internal address signal. The logic circuit may be configured to generate a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. The generation of the predetermined number of internal address signals is non-interruptible.

SUPPORT FOR CLAIM AMENDMENTS

Support for the amendment to claim 21 can be found in the drawings as originally filed, for example, FIGS. 1-3, 5A and 5B, and in the specification as originally filed, for example, on page 9, lines 5-10; and page 12, lines 7-15. As such, no new matter has been added.

Furthermore, the present amendment does not raise new issues. The amendment to claim 21 merely changes the grammatically singular "address and control bus" (which Applicant's representatives believe is supported by the specification) to the

8

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

DEC-16-2002 MON 11:25 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

grammatically plural "address and control busses." The Examiner has already considered this issue (see page 4, first paragraph of the Office Action dated October 22, 2002). Therefore, the present amendment raises no new issues, and should be entered and considered.

Claim 21 has been amended. Claims 1-21 remain active in the present application.

OBJECTION TO THE DRAWINGS

The objection to the drawings has been obviated by appropriate amendment and should be withdrawn.

OBJECTION TO THE CLAIMS

The objection to claim 21 has been obviated by appropriate amondment and should be withdrawn.

CLAIM REJECTIONS UNDER 35 U.S.C. §112

The objection to claim 21 under 35 U.S.C. § 112, first paragraph, has been obviated by appropriate amendment and should be withdrawn.

9

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

106 of 186

DEC-16-2002 MON 11:25 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

CLAIM REJECTIONS UNDER 35 U.S.C. \$102

The rejection of claims 1-21 under 35 U.S.C. §102(b) as being anticipated by Cowles is respectfully traversed.

Cowles is directed to a continuous burst EDO memory device (Title). The invention disclosed by Cowles improves upon a conventional burst "extended data out" (or "BEDO") memory architecture. Despite the statements to the contrary in the Office Action dated October 22, 2002 (hereinafter "the Office Action"), Cowles does not disclose or suggest generating a predetermined number of internal address signals non-interruptibly, as presently claimed. Instead, Cowles teaches that the improvement disclosed therein relates to an ability to access a second row of memory while bursting data out of a first row (a so-called "continuous BEDO," or "CBEDO" architecture; see, e.g., FIG. 5 and col. 2, 11. 15-18, 44-48 and 55-61; col. 6, 11. 17-29; col. 7, 11. 55-64; col. 8, 11. 26-33 and 60-63; and col. 9, 11. 4-11, 21-23 and 47-52 of Cowles). This ability to access a second row of memory while bursting data out of first row has little or nothing to do with whether a "burst" can be interrupted. In fact, each of the various burst accesses disclosed by Cowles can be interrupted. Consequently, it appears that any generation of internal addresses performed by the various memory architectures of Cowles can also be interrupted (see, e.g., the detailed discussion below and FIG. 4;

10

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

DEC-16-2002 MON 11:25 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

col. 5, 1. 61 through col. 6, 1, 9; and col. 8, 11, 37-48 of Cowles).

In contrast, the present claim 1 recites a circuit comprising a memory comprising a plurality of storage elements each configured to read and write data in response to an internal address signal and a logic circuit configured to generate non-interruptibly a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. Claims 12 and 13 recite similar limitations. Therefore, Cowles neither discloses nor suggests the presently claimed invention.

The Office Action appears to draw a distinction between a "continuous burst" and a "row burst" as they relate to interruptibility (see, e.g., the paragraph bridging pages 2-3 of the Office Action, which appears to suggest that a continuous burst can be terminated or interrupted, while a row burst cannot). However, Cowles draws such a distinction for only one of three conditions under which a burst can be prematurely terminated or interrupted. In fact, Cowles discloses that a DEDO access can be interrupted under any of the three conditions, whereas a CBEDO access can be interrupted under only two of the three conditions. The passage relied upon in the Office Action to support the distinction between a "continuous burst" and a "row burst" is

11

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]
DEC-16-2002 MON 11:26 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

actually directed to a difference between BEDO and CBEDO memories that affects only one of the three BEDO termination conditions; see the detailed discussion below. As a result, both the "continuous burst" and "row burst" modes disclosed by Cowles are interruptible.

For example, with regard to BEDO memories, Cowles states that:

"The time at which data will be valid at the outputs of the burst EDO DRAM is dependent only on the timing of the CAS* signal provided that OE* is maintained low, and WE* remains high." (Col. 4, 11. 8-11 of Cowles; emphasis added.)

Furthermore, with regard to BEDO memories, Cowles also states that:

> "Once the memory device begins to output data in a burst read cycle, the output drivers 34 will continue to drive the data lines without tri-stating the data outputs during CAS* high intervals dependent on the state of the output enable 42 and write enable 36 (OE* and WE*) control lines, thus allowing additional time for the system to latch the output data." (Col. 3, 1. 65-col. 4, 1. 4 of Cowles; emphasis added.)

"The control circuit[r]y determines when a current data burst should be terminated based upon the state of RAS* 14, CAS* 24 and WE* 36." (Col. 4, 11. 63-65 of Cowles; emphasis added.)

"The level of the WE* signal must remain high for read and low for write burst accesses throughout the burst access. A low to high transition within a burst write access will terminate the burst access, preventing further writes from occurring. A high to low transition on WE* within a burst read access will likewise terminate the burst read access and will place the data output 10 in a high impedance state." (Col. 5, 11. 4-10 of Cowles; emphasis added.)

12

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

Í.

DEC-16-2002 MON 11:26 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

"Both RAS* and CAS* going high during a burst access will also terminate the burst access cycle placing the data drivers in a high impedance output state, and resetting the burst length counter." (Col. 5, 11. 25-28 of Cowles; emphasis added.)

Thus, in BEDO memories, Cowles teaches that there are three conditions that will terminate a REDO access:

WE* transitioning, either from low to high or from high to 1.

RAS* and CAS* going high; or 2.

3.

OE* going high (although, arguably, the state of OE* may have little, if anything, to do with generating a predetermined number of internal addresses).

The improvement to BEDO memories disclosed by Cowles and discussed above is directed to minimizing the impact of condition #2 above when accessing a different row. If we assume arguendo that the OE* signal disclosed by Cowles has little, if anything, to do with generation of internal addresses, thore remains one condition (WE* transitioning) under which the CBEDO memory of Cowles will terminate a burst access, and thus, interrupt the generation of internal addresses, contrary to the present claims.

With regard to CBEDO memories, Cowles states that:

"The time at which data will be valid at the outputs of the burst EDO DRAM is dependent only on the timing of the CAS* signal provided that OE* is maintained low, and WE* remains high." (Col. 6, 11. 63-66 of Cowles [emphasis added); note the similarities to col. 4, 11. 8-11 of Cowles, cited above.)

13

"Once the memory device bogins to output data in a burst read cycle, the output drivers 134 will continue to drive the data lines without tri-stating the data outputs during CAS* high intervals dependent on the state of the output enable and write enable (OE* and WE*) control lines, thus allowing additional time for the system to latch the output data." (Col. 7, 11. 53-59 of Cowles [emphasis added]; note the similarities to col. 3, 1. 65col. 4, 1. 4 of Cowles, cited above.)

"The control circuit [r]y determines when a current data burst should be terminated based upon the state of RAS* 114, CAS* 124 and WE* 136." (Col. 7, 11. 52-54 of Cowles [emphasis added]; note the similarities [including the typographical error] to col. 4, 11. 63-65 of Cowles, cited above.)

"The level of the WE* signal must remain high for read and low for write burst accesses throughout the burst access. A low to high transition within a burst write access will terminate the burst access, preventing further writes from occurring. A high to low transition on WE* within a burst read access will likewise terminate the burst read access and will place the data output 110 in a high impedance state." (Col. 7, 11. 34-41 of Cowles [emphasis added]; note the similarities to col. 5, 11. 4-10 of Cowles, cited above.)

Thus, in CBEDO memories, Cowles teaches that at least two of the three conditions above that terminate a BEDO access (WE* transitioning and OE* going high) will also terminate a CBEDO access. Cowles is quite clear in this teaching with regard to WE* transitions:

> "In a CBEDO operation, control circuitry 138 does not terminate a burst operation when CAS* and RAS* go high, but looks to WE* for an indication that a burst operation is to be terminated." (Col. 7, 11. 57-61 of Cowles; emphasis added.)

> > 14

DEC-16-2002 MON 11:27 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

, **!**

"To terminate a continuous burst read operation, the WE* signal merely has to transition high prior to a falling edge of the CAS* signal." (Col. 8, 11. 33-36 of Cowles; emphasis added.)

Therefore, even if we assume for the sake of argument that OE* does not affect the generation of internal addresses, there is still one condition under which the memories of Cowles will interrupt (or prematurely terminate) an access: <u>WE*</u> <u>transitioning</u>. Cowles rather explicitly teaches how such a premature termination can take place.

For example, in FIG. 4 of Cowles, the access at "COLM" is prematurely terminated when WE* transitions from low to high, causing the "COLP" address to be latched and data from the "COLP" address to be read out (see, e.g., the "ADDR," "WE" and "DQ" waveforms in FIG. 4 and the corresponding description at col. 5, 1. 61-col. 6, 1. 9 of Cowles). Cowles correlates the read and write operations of the BEDO memory of FIG. 3 and the CBEDO memory of FIG. 5; i.e., in both memories, the next falling edge of CAS* after the WE* signal transitions low latches a new column address for a burst write operation (see, e.g., col. 8, 11. 37-48 of Cowles). One of ordinary skill in the art would understand that the next falling edge of CAS* after the WE* signal transitions high latches a new column address for a burst read operation. Thus, this

15

DEC-16-2002 MON 11:27 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

passage further substantiates the interruptibility of both the BEDO and CBEDO memories of Cowles.

Thus, it appears that Cowles consistently discloses at least one condition under which the generation of internal addresses can be interrupted, contrary to the non-interruptible internal address generation presently claimed.

As noted in the Office Action, Cowles discloses that:

"To avoid a premature termination of a burst, RAS* cannot transition high until after the last column associated with each row has been latched." (Col. 8, 11. 63-65 of Cowles.)

However, as discussed above, this statement refers to weducing the impact of burst termination condition #2 above (see, e.g., col. 8, l. 65-col. 9, l. 15 of Cowles), a condition that also terminates a burst access in the BEDO memory of Cowles. More to the point of the present claims, Cowles discloses that:

"Transitions of the WE* signal may be locked out during critical timing periods <u>within an access cycle</u> in order to reduce the possibility of triggering a false write cycle. After the critical timing period, <u>the state of</u> <u>WE* will determine whether a burst access continues</u>, is initiated, or is terminated." (Col. 5, 11, 11-16 and col. 7, 11, 42-47 of Cowles; emphasis added.)

These statements in Cowles apply to both the BEDO and CREDO memory architectures (consistent with the WE*-initiated interrupt shown in FIG. 4 applying to both BEDO and CBEDO momories), However, as the plain language of the passage

16

DEC-16-2002 MON 11:27 AM CHRISTOPHER MAJORANA, PC FAX NO. 5864980673

indicates, locking out transitions of the WE* signal during "critical timing periods" does not necessarily prevent termination or interruption of a burst access. Otherwise, how could the state of WE* determine whether a burst access continues? If the access was not interruptible, the state of WE* would only determine whether the next burst access is a read access or a write access; it could not determine whether the ongoing burst access continues or not.

Furthermore, Cowles provides very little guidance as to what the "critical timing periods" might be. Cowles teaches that RAS* must remain high for a minimum of about 100 ns in a BEDO memory (col. 6, 11. 18-29 of Cowles). However, other than to refer to a specified minimum time period relating to the RAS signal (see col. 8, 11. 60-63), Cowles is largely silent as to what the "critical timing periods" are for a CBEDO memory. From these indications, one of ordinary skill in the art could only surmise that "critical timing periods within an access cycle" means something considerably less than an entire access cycle. Thus, it is entirely possible, if not likely, that a burst access can be interrupted during an access cycle by a WE* transition outside tho "critical timing period." Consequently, the disclosure that WE*

17

Received from < 5864980673 > at 12/16/02 11:38:41 AM [Eastern Standard Time]

P. 19

DEC-16-2002 MON 11:28 AM CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

within an access cycle" does not mean that burst accesses in a BEDO and/or CBEDO memory are non-interruptible, as presently claimed.

Since Cowles teaches that a burst can be terminated during a read or write access, whether in BEDO or CBEDO mode, Cowles fails to disclose or suggest the non-interruptible generation of a predetermined number of internal address signals, as presently claimed. As such, Cowles does not disclose or suggest each and every element of the presently pending claims, arranged as in the presently pending claims. Therefore, Cowles does not anticipate the present claims, and the rejection should be withdrawn.

CONCLUSION

Accordingly, the present application is in condition for allowance. Early and favorable action by the Examiner is respectfully solicited.

The Examiner is respectfully invited to call the Applicants' representative should it be deemed beneficial to further advance prosecution of the application.

18

If any additional fees are due, please charge our office Account No. 50-0541.

Respectfully submitted, CHRASTORNE# P. MAIORANA, P.C. Christopher P. Maiorana

Registration No. 42,829 24025 Greater Mack, Suite 200 St. Clair Shores, MI 48080 (586) 498-0670

Dated: December 16, 2002

Docket No.: 0325.00309

19

CHRISTOPHER MAIORANA, PC FAX NO. 5864980673

P. 01

LAW OFFICES CHRISTOPHER P. MAIORANA, P.C. 24025 GREATER MACK, SUITE 200 ST. CLAIR SHORES, MICHIGAN 48080

CHRISTOPHER P. MAIORANA ROBERT M. MILLER JOHN J. KINATOWSKI

(586) 498-0670 Fax (586) 498-0673 maioranape com

PATENTS, TRADEMARKS & COPYRICITS

1

	<u>FACSIMILE MESSAGE</u>	
TO:	Examiner M. Namazi	
COMPANY:	U.S. Patent and Trademark Office	17 (0)
RE:	Serial No.: 09/504,344 - Filed: February 14, 2000	
FILE NO.:	0325.00309	
FAX NO.;	(703) 746-7238	
FROM:	Christopher P. Maiorana, Esq.	
DATE:	December 16, 2002	ТІМЕ:

TOTAL NUMBER OF PAGES 20 (including cover sheet)

If you do not receive any of these pages, please telephone us at (586) 498-0670 or telefax us at (586) 498-0673.

COMMENTS:

Enclosed is the following:

Amendment After Final (19 pages).

The information contained in this facelimite message is privileged and confidential information intended only for the individual or entity named above. If the render of this message is not the intended recipient for the employee or agent responsible for delivering this message to the intended veripient), you are hereby notified that any dissemination, distribution or copying of this communication is strictly prohibited. If you have received this communication in error, please immediately notify us by telephone and return the original communication to us at the above abdress via the U.S. Mail. Thank you.

P. 02

LAW OFFICES CHRISTOPHER P. MAIORANA, P.C. 24025 GRFATER MACK, SUITE 200 ST. CLAIR SHORES, MICHIGAN 48080

CHRISTOPHER P. MAIORANA ROBERT M. MILLER JOHN J. KONATOWSKI

(586) 498-0670 Fax (586) 498-0673 maioranapo.com

PATENTS, FRADEMARKS & COPYRIGHTS

£

December 16, 2002

Meredith McKenzie, Esq. Manager of Intellectual Property Cypress Semiconductor Corp. 3901 North First Street, Building 2 San Jose, CA 95134-1599

> Re: United States Patent Application Entitled: FIXED BURST MEMORIES Cypress Reference No.: CD99073 Our Reference No.: 0325.00309

Dear Meredith:

Enclosed is a copy of the Amendment After Final and accompanying documents that were filed today, via facsimile, with the United States Patent and Trademark Office for the aboveidentified patent application.

Please call me if you have any questions.

Very truly yours, CHRISTORHER P. MAIORANA, P.C. R Maiorana Chiristophof

CPM/nidb Enclosure GACYPR033300009MMENDD.ht.wpd

EN UNIT	ed States Patent 2	and Trademark Office	UNITED STATES DEPARTM United States Patent and Ty Address: COMMISSIONER OF PA Washington, D.C. 20231 www.uspto.gov	ENT OF COMMERCE ademark Office TENTS AND TRADEMARKS	
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/504,344	02/14/2000	Cathal G. Phelan	0325.000309	7771	
21363 7: CHRISTOPH	590 01/10/2003 ERP MAIORANA P	٠ ٢			
24025 GREATER MACK SUITE 200 ST. CLAIP SHOPES, ML 48080		TER MACK		NAMAZI, MEHDI	
51. CLAIR 51	ORES, MI 46060		ART UNIT	PAPER NUMBER	
*			2188 DATE MAILED: 01/10/2003	10	

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

FN

ł

	- · · ·	Application No. 09/504,344	Applicant(s)	Phelan	
	Advisory Action	Examiner Mehdi Nan	nazi	Art Unit 2188	
	The MAILING DATE of this communication appea	rs on the cover sheet w	ith the corre	spondence addre	
THE R Theref rejection allowa (RCE)	EPLY FILED <u>Dec 16, 2002</u> FAILS TO PLACE ore, further action by the applicant is required to a on under 37 CFR 1.113 may only be either: (1) a t nce; (2) a timely filed Notice of Appeal (with appea in compliance with 37 CFR 1.114.	THIS APPLICATION II void the abandonment imely filed amendment al fee); or (3) a timely	N CONDITIC of this appl which plac filed Reques	DN FOR ALLOW lication. A prop es the application at for Continued	ANCE. er reply to a final on in condition for Examination
	THE PERIOD FOR	REPLY [check only a) or b)]		
a)	X The period for reply expires <u>three</u> months from	the mailing date of the fin	al rejection.		
b)	The period for reply expires on: (1) the mailing date of is later. In no event, however, will the statutory period final rejection. ONLY CHECK THIS BOX WHEN THE FIF See MPEP 706.07(f).	this Advisory Action, or (for reply expire later than RST REPLY WAS FILED W	2) the date set SIX MONTHS ITHIN TWO M	t forth in the final 5 from the mailing ONTHS OF THE F	rejection, whichever date of the NAL REJECTION.
Ext ext app set mai	ensions of time may be obtained under 37 CFR 1.136(a). T ension fee have been filed is the date for purposes of detern ropriate extension fee under 37 CFR 1.17(a) is calculated f in the final Office action; or (2) as set forth in (b) above, if ling date of the final rejection, even if timely filed, may redu	The date on which the pet mining the period of exten rom: (1) the expiration da checked. Any reply recei uce any earned patent ter	ition under 37 sion and the c te of the short ved by the Of m adjustment.	CFR 1.136(a) and corresponding amo toned statutory per fice later than thre See 37 CFR 1.70	I the appropriate unt of the fee. The riod for reply originally e months after the D4(b).
1.□	A Notice of Appeal was filed on 37 CFR 1.192(a), or any extension thereof (37 CF	Appellant's Brief R 1.191(d)), to avoid	must be file dismissal of	d within the per the appeal.	iod set forth in
2. 🗆	The proposed amendment(s) will not be entered b	ecause:	-		
(a) [\square they raise new issues that would require furthe	r consideration and/or	search (see	NOTE below);	
(b) [\square they raise the issue of new matter (see NOTE b	elow);			
(d) [1 3. 🗆	_J they present additional claims without canceling NOTE: Applicant's reply has overcome the following reject	g,a corresponding num	ber of finally	y rejected claim	S.
4. 🗆 5. 🕅	Newly proposed or amended claim(s) a separate, timely filed amendment canceling the r The a) \Box affidavit, b) \Box exhibit, or c) X reques	non-allowable claim(s) t for reconsideration h	wor	uld be allowable sidered but doe	if submitted in
	application in condition for allowance because: <u>See attached paper.</u>				
6. 🗆	The affidavit or exhibit will NOT be considered bec by the Examiner in the final rejection.	cause it is not directed	SOLELY to	issues which w	ere newly raised
7. 🛛	For purposes of Appeal, the proposed amendment explanation of how the new or amended claims we	(s) a) will not be ent ould be rejected is pro	ered or b)⊠ vided below	will be entered or appended.	and an
	The status of the claim(s) is (or will be) as follows:	:			
	Claim(s) allowed:		··· · · · · · · · · · · · · · · · · ·		
	Claim(s) objected to:				
	Claim(s) rejected: <u>1-21</u>		· · · · · · · · · · · · · · · · · · ·		····
• •	Claim(S) Withdrawn from consideration:		·** .		
8. 🗆	The proposed drawing correction filed on	is a) 🗆 ap	proved or	b) 🗀 disapprove	d by the Examiner.
9. 🗆 10. 🗆 (Note the attached Information Disclosure Statemer Other:	nt(s) (PTO-1449) Pape	r No(s)	REGINALD PRIMARY	D. Braglon G. BRAGDON EXAMINER
S. Patent and TO-303	d Trademark Office (Re∨. 04-01) Adv	visory Action		Part of P	aper No. 10

Application/Control Number: 09/504,344

Art Unit: 2188

The examiner respectfully disagree with applicant's argument. Broadly interpreting the claim language, applicant's invention teaches "the fixed burst length may allow the circuit 100 to operate at higher frequencies then a conventional DRAM without needing interrupts to preform refreshes of data." (specification , page 8, lines 12-15). Cowles clearly teaches a continuous (non-interruptible) stream while new rows of the memory are accessed(abstract). In fact Cowles does not interrupt any signal <u>during refreshing of data</u>.

Page 2

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Group Art Unit:	2188
Examiner:	Namazi, M.
Applicant:	Cathal G. Phelan
Serial No:	09/504,344
Filing Date:	February 14, 2000
For:	MEMORY DEVICE WITH FIXED LENGTH NON-INTERRUPT BURST

I hereby certify that this letter, the response or amendment attached hereto are being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on January 22, 2003.

By: May Dona Buchle Mary Donna Berkley

NOTICE OF APPEAL

Patent and Trademark Board of Appeals and Interferences Assistant Commissioner for Patents Washington, DC 20231

Dear Sir:

The Applicant of the above-captioned patent application hereby appeals to the Board of Patent Appeals and Interferences from the decision dated October 22, 2002 of the Examiner finally rejecting Claims 1-21.

The payment for the appeal fee is enclosed herewith.

01/30/2003 EWILLIAM 00000002 09504344 01 FC:1401- 320.00 CP

If Applicant has not requested a sufficient extension and/or has not paid a sufficient fee for this matter, and/or for the extension necessary to prevent the abandonment of this application, please consider this as a request for an extension for the required time period and/or authorization to charge our Deposit Account No. 50-0541 for any fee which may be due.

Respectfully submitted,

By:

Date: January 22, 2003

Attorney Docket No.: 0325.00309

mill

Robert M. Miller Reg. No. 42,892 CHRISTOPHER P. MAIORANA, P.C. 24025 Greater Mack, Suite 200 St. Clair Shores, MI 48080 (586) 498-0670

Our Docket No.: 0325.00309

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Applicant	Cathal G. Phelan		
Application No.:	09/504,344	Examiner:	Namazi, M.
Filed:	February 14, 2000	Art Group:	2188
For:	MEMORY DEVICE BURST	WITH FIXED	LENGTH NON-INTERRUPTIBLE

I hereby certify that this letter, the response or amendment attached hereto are being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on <u>March 24, 2003</u>.

Donna Berkley

APPEAL BRIEF

MAR 3 1 2003 Technology Center 2100

RECEIVED

Assistant Commissioner for Patents Washington, D.C. 20231

Dear Sir:

Appellants submit, in triplicate, the following Appeal Brief pursuant to 37 C.F.R. §1.192 for consideration by the Board of Patent Appeals and Interferences. Appellants also submit herewith a PTO-2038 Form in the amount of \$320.00 to cover the cost of filing the opening brief as required by 37 C.F.R. §1.17(c). Please charge any additional fees or credit any overpayment to our Deposit Account Number 50-0541.

1

Docket Number:0325.00309 Application No.: 09/504,344 04/03/2008 SHILINA 0000005 0504344 01 FEAVE ^{Jadu Lieffe} Jo Rydia 80 -01 NY 22 Jyr EQ CEALE OI SU

TABLE OF CONTENTS

I. REAL PARTY IN INTEREST

II. RELATED APPEALS AND INTERFERENCES

- III. STATUS OF CLAIMS
- IV STATUS OF AMENDMENTS
- V. SUMMARY OF INVENTION
- VI. ISSUE
- VII. GROUPING OF CLAIMS
- VIII. ARGUMENTS

A. Selected groupings of the claims are each patentable under 35 U.S.C. §102 over Cowles.¹

B. Conclusion

IX. APPENDIX

¹ U.S. Patent No. 5, 729,504.

Docket Number:0325.00309 Application No.: 09/504,344

I. <u>REAL PARTY IN INTEREST</u>

The real party in interest is the Assignee, Cypress Semiconductor Corporation.

II. RELATED APPEALS AND INTERFERENCES

There are no related appeals or interferences known to the Appellant, the Appellant's legal representative, or the Assignee which will directly affect or be directly affected by or have a bearing on the Board's decision in the pending appeal.

III. STATUS OF CLAIMS

Claims 1-21 are pending and remain rejected. The Appellant hereby appeals the rejection of claims 1-21. A copy of the currently pending claims is included in the Appendix.

IV. STATUS OF AMENDMENTS

Appellant is appealing a final Office Action issued by the Examiner on October 22, 2002. On December 16, 2002, Appellant filed an Amendment After Final. An Advisory Action dated January 10, 2003 entered the amendment and maintained the rejection. Appellant filed a Notice of Appeal on January 22, 2003. The Notice of Appeal was received by the B.P.A.I. on January 28, 2003.

Docket Number:0325.00309 Application No.: 09/504,344

V. SUMMARY OF INVENTION

In one embodiment, the present invention concerns a circuit (100) comprising a memory (104) and a logic circuit(102). The memory may comprise a plurality of storage elements each configured to read and write data in response to an internal address signal (ADDR_INT). The logic circuit may be configured to generate a predetermined number of the internal address signals in response to (i) an external address signal (ADDR_EXT), (ii) a clock signal (CLK) and (iii) one or more control signals (LOAD, ADV, BURST). The generation of the predetermined number of internal address signals is non-interruptible².

In another embodiment, the present invention concerns a circuit (100) comprising (a) means for reading data from and writing data to a plurality of storage elements in response to a plurality of internal address signals (104) and (b) means for generating a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals (102). The generation of the predetermined number of internal address signals is non-interruptible.³

In yet another embodiment, the present invention concerns a method of providing a fixed burst length data transfer (see the signal DQ in FIGS. 5A, 5B and 6) comprising the steps of (A) accessing a memory in response to a plurality of internal address signals and (B) generating a predetermined number of the internal address signals in response to (i) an external address signal

³ *Id*.

Docket Number:0325.00309 Application No.: 09/504,344

² See FIG. 4 and page11, lines 11-17 of the specification.

(ADDR), (ii) a clock signal (CLK) and (iii) a control signal (ADV), where the generation of the predetermined number of internal address signals is non-interruptible.⁴

VI. <u>ISSUE</u>

The issue is whether claims 1-21 are patentable under 35 U.S.C. §102(b) over

Cowles.⁵

VII. GROUPING OF CLAIMS

Appellant contends that the claims of the present invention do not stand or fall together. In particular, the following groups of claims are separately patentable:

Group 1:	Claims 1, 2-5, 8, 9, and 18-20 stand together.
Group 2:	Claim 6 stands alone.
Group 3:	Claim 7 stands alone.
Group 4:	Claim 10 stands alone.
Group 5:	Claim 11 stands alone.
Group 6:	Claim 12 stands alone.
Group 7:	Claim 13, 14 and 16 stand together.
Group 8:	Claim 15 stands alone.
Group 9:	Claim 17 stands alone.
Group 10:	Claim 21 stands alone.

⁴ See FIG. 4 and page11, lines 11-17 of the specification.

⁵ U.S. Patent No. 5,729,504.

Docket Number:0325.00309 Application No.: 09/504,344

The claim(s) in each group is(are) separately patentable from the claim(s) in any other groups. During prosecution, each independent and dependent claim is considered to be separately patentable over every other claim.⁶ As such, each of the above groups is considered to be separately patentable over every other group.⁷

In particular, groups 1-5 concern a circuit, group 6 concerns a means plus function and groups 7-10 concern a method. Since the means plus function claim of group 6 and the method claims of groups 7-10 do not necessarily encompass all the structure comprising the circuit of the claims of any of the groups 1-5, groups 1-5 are separately patentable with respect to groups 6-10. Detailed reasons why the groups are patentable over the cited references are provided in the Arguments below.

Group 2 is separately patentable over group 1 due to the added structure of group 2. In particular, the recitation in claim 6 that the fixed burst length is programmed by bond options provides claim 6 of group 2 with structure not recited the independent claim 1 of group 1. Therefore, the dependent claim 2 in group 2 may be found patentable over the cited reference even if the independent claim 1 in group 1 is not. As such, group 2 is separately patentable as compared to group 1. Detailed reasons why claim 2 is separately distinguishable over the cited reference is provided in the Arguments below.

6

⁷ Manual of Patent Examining Procedure (M.P.E.P.), Eighth Edition, August, 2001, §1206.

Docket Number:0325.00309 Application No.: 09/504,344

129 of 186

⁶ See, e.g., Rowe v. Dror, 42 USPQ2d 1550, 1552 (Fed. Cir. 1997), Preemption Devices, Inc. v. Minnesota Mining and Manufacturing Company, 221 USPQ 841, 843 (Fed. Cir. 1984), and Jones v. Hardy, 727 F.2d 1524, 1528, 220 USPQ 1021, 1024 (Fed. Cir. 1984) (It is well established that each claim in a patent constitutes a separate invention.).

Group 3 is separately patentable over groups 1 and 2 due to the added structure of group 3. In particular, the recitation in claim 7 that the fixed burst length is programmed by voltage levels at external pins provides claim 7 of group 3 with structure not recited the independent claim 1 of group 1 or the dependent claim 6 of group 2. Therefore, the dependent claim 7 in group 3 may be found patentable over the cited reference even if the independent claim 1 in group 1 and the dependent claim 6 in group 2 are not. As such, group 3 is separately patentable as compared to groups 1 and 2. Detailed reasons why claim 7 is separately distinguishable over the cited reference is provided in the Arguments below.

Group 4 is separately patentable over groups 1-3 due to the added structure of group 4. In particular, the recitation in claim 10 that the predetermined number of internal address signals is chosen to provide time for at least one writeback or refresh cycle provides claim 10 of group 4 with structure not recited the independent claim 1 of group 1 or the dependent claims 6 and 7 of groups 2 and 3. Therefore, the dependent claim 10 in group 4 may be found patentable over the cited reference even if the independent claim 1 in group 1 and the dependent claims 6 and 7 in groups 2 and 3 are not. As such, group 4 is separately patentable as compared to groups 1, 2 and 3. Detailed reasons why claim 10 is separately distinguishable over the cited reference is provided in the Arguments below.

Group 5 is separately patentable over groups 1-4 due to the added structure of group 5. In particular, the recitation in claim 11 that the predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses provides claim 11 of group 5 with structure not recited the independent claim 1 of group 1 or the dependent claims 6, 7 and 10 of groups 2-4. Therefore, the dependent claim 11 in group 5 may be found patentable over

Docket Number:0325.00309 Application No.: 09/504,344

the cited reference even if the independent claim 1 in group 1 and the dependent claims 6, 7 and 10 in groups 2-4 are not. As such, group 5 is separately patentable as compared to groups 1-4. Detailed reasons why claim 11 is separately distinguishable over the cited reference is provided in the Arguments below.

The means plus function of group 6 is separately patentable over the circuit of groups 1-5 and/or the method of groups 7-10 because group 6 includes the means to perform the claimed functions. In particular, independent claim 12 in group 6 provides means for generating a predetermined number of the internal address signals where the generation of the predetermined number of internal address signals is non-interruptible not necessarily provided for in groups 1-5 and 7-10. References to the specific means plus the respective specific functions in claim 12 provide separately distinguishable limitations over the cited reference. Therefore, claim 12 may be found patentable over the cited reference even if groups 1-5 and 7-10 are not. As such, group 6 is separately patentable as compared to groups 1-5 and 7-10. Detailed reasons why claim 12 is separately distinguishable over the cited reference is provided in the Arguments below.

The method of group 7 is separately patentable over the apparatus of groups 1-5 and/or the means plus function of group 6 because group 7 involves process steps and/or specific circuit elements not necessarily in groups 1-6. In particular, independent claim 13 in group 7 provides the step of generating a predetermined number of the internal address signals where the generation of the predetermined number of internal address signals is non-interruptible. Independent claim 1 in group 1, dependent claims 6, 7, 10, and 11 in groups 2-5, and/or independent claim 12 in group 6 recite structure not necessarily provided for in group 7. Therefore, claims 1, 6, 7, 10, 11 and 12 in groups 1-6 may be found patentable over the cited reference even if claim 14 in group 7

Docket Number:0325.00309 Application No.: 09/504,344

is not. As such, group 7 is separately patentable as compared to groups 1-6. Detailed reasons why claim 14 is separately distinguishable over the cited reference is provided in the Arguments below.

Group 8 is separately patentable over group 7 due to the added step of group 8. In particular, claim 15 includes the step of programming the fixed burst length using bond options not provided for by the independent claim 13 in group 7. Therefore, the dependent claim 15 in group 8 may be found patentable over the cited reference even if the independent claim 13 in group 7 is not. As such, group 8 is separately patentable as compared to group 7. Detailed reasons why claim 15 is separately distinguishable over the cited reference is provided in the Arguments below.

Group 9 is separately patentable over group 7 due to the added step of group 9. In particular, claim 17 which includes the step of selecting the predetermined number to provide time for at least one writeback or refresh cycle. Independent claim 1 in group 1, dependent claims 6, 7, 10, and 11 in groups 2-5, and/or independent claim 12 in group 6 recite structure not necessarily provided for in group 9. Therefore, claims 1, 6, 7, 10, 11 and 12 in groups 1-6 may be found patentable over the cited reference even if claim 17 in group 9 is not. As such, group 9 is separately patentable as compared to groups 1-7. Detailed reasons why claim 17 is separately distinguishable over the cited reference is provided in the Arguments below.

Group 10 is separately patentable over group 1 due to the added structure of group 10. In particular, the recitation in claim 21 of address and control busses configured to present the external address signal and the one or more control signals, where the busses are freed up during the generation of the predetermined number of internal address signals provides claim 21 of group 10 with structure not recited the independent claim 1 of group 1. Therefore, the dependent claim 21 in group 10 may be found patentable over the cited reference even if the independent claim 1 in group

Docket Number:0325.00309 Application No.: 09/504,344 1 is not. As such, group 10 is separately patentable as compared to group 1. Detailed reasons why claim 21 is separately distinguishable over the cited reference is provided in the Arguments below.

VIII. ARGUMENTS

A. <u>Selected groupings of the claims are each patentable over Cowles</u>

35 U.S.C. § 102

As set forth in the Final Office Action,⁸ claims 1-21 are rejected under 35 U.S.C. § 102(b) as anticipated by Cowles.⁹

The Federal Circuit has stated that "[a]nticipation requires the presence in a single prior art reference disclosure of **each and every element** of the claimed invention, **arranged as in the claim**."¹⁰ The Federal circuit has added that the anticipation determination is viewed from one of ordinary skill in the art: "There must be no difference between the claimed invention and the reference disclosure, as viewed by a person of ordinary skill in the field of the invention."¹¹ As explained herein below, because Cowles does not disclose or suggest each and every element of the presently pending claims, arranged as in the claims, Cowles does not anticipate the presently claimed invention.

⁸ Page 5, paragraph no. 9 of the Final Office Action mailed October 22, 2002.

⁹ U.S. Patent No. 5,729,504.

¹⁰ Brown v. 3M, 60 USPQ2d 1375, 1376 (Fed. Cir. 2001) citing Karsten Mfg. Corp. v. Cleveland Golf Co., 242 F.3d 1376, 1383, 58 USPQ2d 1286, 1291 (Fed. Cir. 2001); Scripps Clinic & Research Found. v. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (Fed. Cir. 1991) (Emphasis added by Appellant.).

¹¹ Scripps Clinic & Research Found. V. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, -1010 (Fed. Cir. 1991).

Docket Number:0325.00309 Application No.: 09/504,344 1. Group 1 (claims 1, 2-5, 8, 9 and 18-20) is fully patentable over Cowles.

The presently pending claim 1 provides a circuit comprising a memory and a logic circuit. The memory comprises a plurality of storage elements each configured to read and write data in response to an internal address signal. The logic circuit is configured to generate a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. The generation of the predetermined number of internal address signals.

Cowles does not disclose or suggest each and every element of the presently pending claim 1, arranged as in claim 1. Specifically, Cowles does not disclose or suggest the non-interruptible generation of the predetermined number of address signals as presently claimed. Cowles is directed to a continuous burst EDO memory device.¹² The Examiner admits that a continuous burst of Cowles is interruptible.¹³ Specifically, the Examiner states that he agrees with Appellant's arguments with regard to termination of a continuous burst.¹⁴ In particular, the Examiner admits that the interruptibility of a continuous burst is supported by the following passages in Cowles:¹⁵

To terminate a continuous burst read operation, the WE* signal merely has to transition high prior to a falling edge of the CAS* signal. (Column 8, lines 33-36 of Cowles; emphasis added).

¹³ See page 2, paragraph no. 3, lines 4-6 of the Office Action mailed October 22, 2002.

¹⁴ Id.

¹⁵ *Id*.

Docket Number:0325.00309 Application No.: 09/504,344

¹²Title of Cowles.

The level of the WE* signal must remain high for read and low for write burst accesses throughout the burst access. A low to high transition within a burst write access will terminate the burst access, preventing further writes from occurring. A high to low transition on WE* within a burst read access will likewise terminate the burst read access and will place the data output 110 in a high impedance state. (Column 7, lines 34-41 of Cowles; emphasis added).

However, the Examiner urges that while a "continuous burst" can be terminated, a

"row burst" represents a fixed burst length with no interruption.¹⁶ Despite the position taken by the

Examiner, Cowles does not appear to draw such a distinction between bursts. Specifically, with

regard to a burst from a BEDO memory, Cowles states:

Once the memory device begins to output data in a burst read cycle, the output drivers 34 will continue to drive the data lines without tristating the data outputs during CAS* high intervals **dependent on the state of the output enable 42 and write enable 36 (OE* and WE*) control lines**, thus allowing additional time for the system to latch the output data. (Column 3, line 65 through column 4, line 4 of Cowles; emphasis added).

The control circuit[r]y determines when a current data burst should be terminated **based upon the state of RAS* 14, CAS* 24 and WE* 36**. (Column 4, lines 63-65 of Cowles; emphasis added).

The level of the WE* signal must remain high for read and low for write burst accesses throughout the burst access. A low to high transition within a burst write access will terminate the burst access, preventing further writes from occurring. A high to low transition on WE* within a burst read access will likewise terminate the burst read access and will place the data output 10 in a high impedance state. (Column 5, lines 4-10 of Cowles; emphasis added).

Both RAS* and CAS* going high during a burst access will also terminate the burst access cycle placing the data drivers in a high

Docket Number:0325.00309 Application No.: 09/504,344

¹⁶ See page 2, paragraph no. 3, lines 6-9 of the Office Action mailed October 22, 2002, which appears to suggest that a continuous burst can be terminated or interrupted, while a row burst cannot.

impedance output state, and resetting the burst length counter. (Column 5, lines 25-28 of Cowles; emphasis added).

Thus, in BEDO memories, Cowles clearly teaches that there are three conditions that

will terminate (i.e., interrupt) a burst access:

- 1. WE* transitioning, either from low to high or from high to low;
- 2. RAS* and CAS* going high; or
- 3. OE^* going high.¹⁷

Cowles is quite clear that WE* transitions will terminate both a row burst and a continuous burst

access. In particular, Cowles states:

The control circuit[r]y determines when a current data burst should be terminated based upon the states of RAS* 114, CAS* 124 and WE* 136. In the standard BEDO operation described above, **control circuitry 138 terminated a data burst when WE* transitioned during a burst**, or when both CAS* and RAS* transitioned high. In a CBEDO operation, **control circuitry 138** does not terminate a burst operation when CAS* and RAS* go high, but **looks to WE* for an indication that a burst operation is to be terminated**. (Column 7, lines 52-61 of Cowles; emphasis added).

To terminate a continuous burst read operation, the WE* signal merely has to transition high prior to a falling edge of the CAS* signal. (Col. 8, ll. 33-36 of Cowles; emphasis added).

Therefore, since Cowles states that a transition of the signal WE* during a burst can

terminate the burst in both the standard BEDO operation and in the continuous BEDO (CBEDO)

operation, Cowles explicitly teaches that a premature termination of a row burst can take place.

FIG. 4 of Cowles further evidences that row bursts are interruptible. Specifically,

FIG. 4 illustrates a burst access starting at column address "COLn" is terminated (i.e., interrupted)

Docket Number:0325.00309 Application No.: 09/504,344

¹⁷ However, the state of OE*, arguably, may have little, if anything, to do with generating a predetermined number of internal addresses.

when the signal WE* transitions from low to high.¹⁸ Furthermore, Cowles shows addressing sequences for burst lengths of 2, 4, and 8 cycles.¹⁹ However, FIG. 4 of Cowles illustrates a burst access starting at the column address "COLp" is interrupted after only three cycles by the signal RAS* rising.²⁰ With regard to the operations illustrated in FIG. 4, Cowles further states:

It will be appreciated that the read and write operations performed on a single memory row of the memory of FIG. 5 are identical to the operation of the memory of FIG. 1 as shown in FIG. 3. That is, after completing a burst read, the WE* signal transitions low and the next falling edge of CAS* latches a new column address for a burst write operation. Likewise, the timing diagram of FIG. 4 depicting burst write access cycles followed by burst read cycles can be replicated with the memory of the present invention. As such, BEDO memory devices can be replaced with CBEDO memory devices without effecting the operation of the memory support system. It will further be appreciated by those skilled in the art that the memory device of FIG. 5 can operate with burst lengths of 2, 4, 8, or full row cycles. (Column 8, lines 37-50 of Cowles; emphasis added).

Therefore, despite the position taken by the Examiner,²¹ Cowles does not disclose or suggest generating a predetermined number of internal address signals, where the generation of the predetermined number of internal address signals is non-interruptible, as presently claimed.

Furthermore, contrary to the position taken by the Examiner,²² merely because Cowles teaches that a premature termination of a burst may be avoided, it does not necessarily (or

¹⁸ See column 6, lines 1-6 of Cowles.

¹⁹ See FIG. 2, column 4, lines 14-18 and column 8, lines 48-50 of Cowles.

²⁰ See FIG. 4 and column 6, lines 6-9 of Cowles).

²¹ See page 2, paragraph no. 3, lines 6-9 of the Office Action mailed October 22, 2002.

²² See page 2, last two lines through page 3, line 3 of the Office Action mailed October 22, 2002.

Docket Number:0325.00309 Application No.: 09/504,344

logically) follow that the burst is non-interruptible, as presently claimed. Specifically, Cowles recites that:

To avoid a premature termination of a burst, RAS* cannot transition high until after the last column associated with each row has been latched. (Column 8, lines 63-65 of Cowles).

However, the sentence cited by the Examiner only pertains to termination of a burst in response to a transition of the signal RAS*. The passage is silent with respect to the signal WE*. As discussed above, Cowles discloses that a transition of the signal WE* during a burst can terminate the burst in both the standard BEDO operation and in the continuous BEDO (CBEDO) operation. In particular, Cowles states:

> The control circuit[r]y determines when a current data burst should be terminated based upon the states of RAS* 114, CAS* 124 and WE* 136. In the standard BEDO operation described above, **control circuitry 138 terminated a data burst when WE* transitioned during a burst**, or when both CAS* and RAS* transitioned high. In a CBEDO operation, **control circuitry 138** does not terminate a burst operation when CAS* and RAS* go high, but **looks to WE* for an indication that a burst operation is to be terminated**. (Column 7, lines 52-61 of Cowles; emphasis added).

> To terminate a continuous burst read operation, the WE* signal merely has to transition high prior to a falling edge of the CAS* signal. (Col. 8, 11. 33-36 of Cowles; emphasis added).

Cowles expressly states that the method of operation of the memory device includes (i) receiving a signal on a write enable input and (ii) terminating the step of outputting data in response to the signal.²³ Furthermore, the fact that Cowles addresses a way to **avoid** a premature termination of a burst due to the signal RAS* is acknowledgment that the burst **can** be prematurely terminated (i.e.,interrupted). Therefore, the burst is not non-interruptible, as presently claimed.

²³ See column 11, lines 37-41 and column 12, lines 36-40 of Cowles.

Docket Number:0325.00309 Application No.: 09/504,344

Because Cowles teaches that a burst can be terminated by at least a transition of a write enable signal WE* during a read or write access, whether in a BEDO or a CBEDO operating mode, Cowles fails to disclose or suggest the **non-interruptible** generation of a predetermined number of internal address signals, as presently claimed. Therefore, Cowles does not disclose or suggest each and every element of the presently pending claim 1, arranged as in the presently pending claim 1. As such, the presently pending claim 1 is fully patentable over the cited reference²⁴ and the rejection should be reversed.

2. Group 2 (claim 6) is fully patentable over Cowles

Claim 6 depends indirectly from claim 1 and, therefore, includes the limitations of claim 1. Consequently, the arguments presented in support of the patentability of claim 1 are hereby incorporated by reference in support of claim 6. Claim 6 further recites that a fixed burst length is programmed by bond options.

Cowles does not disclose or suggest each and every element of the presently pending claim 6. Specifically, Cowles is silent regarding programming a fixed burst length by bond options.²⁵ In particular, the Office Action fails to point to any specific language or figure in Cowles that is considered to disclose or suggest a fixed burst length is **programmed by bond options**, as

Docket Number:0325.00309 Application No.: 09/504,344

²⁴ Brown v. 3M, 60 USPQ2d 1375, 1376 (Fed. Cir. 2001) citing Karsten Mfg. Corp. v. Cleveland Golf Co., 242 F.3d 1376, 1383, 58 USPQ2d 1286, 1291 (Fed. Cir. 2001); Scripps Clinic & Research Found. v. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (Fed. Cir. 1991). Scripps Clinic & Research Found. V. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (Fed. Cir. 1991). (Fed. Cir. 1991).

²⁵ Appellant's representative has downloaded an electric version of the Cowles reference and performed a search for the words "bond" and "bond option", with no such occurrences.

presently claimed.²⁶ Furthermore, the position taken in the Office Action that "it is well known in the art to include multiple modes of operation selected by bond options"²⁷ does not adequately address the deficiencies of Cowles to support the rejection under 35 U.S.C. § 102. In particular, the Federal Circuit has stated:

To serve as anticipation, when the reference is silent about the asserted inherent characteristic, such gap in the reference may be filled with recourse to extrinsic evidence. Such evidence must make clear that the missing descriptive matter is necessarily present in the thing described in the reference, and it would be so recognized by persons of ordinary skill.²⁸

Even assuming, *arguendo*, it is well known in the art to include multiple modes of operation selected by bond options as urged by the Examiner,²⁹ the Examiner failed to present any evidence that a person of ordinary skill would recognize bond options for programming a burst length are necessarily present in Cowles. Inherency requires certainty of results, not mere possibility.³⁰ Therefore, because Cowles does not disclose or suggest each and every element of the presently pending claim 6, arranged as in the present claim 6, the Examiner failed to meet the

²⁹ See page 6, lines 9-12 of the Office Action mailed October 22, 2002.

³⁰ See, e.g., *Ethyl Molded Products Co. v. Betts Package, Inc.*, 9 U.S.P.Q. 2d 1001 (E.D.Ky 1988). See also, In re Oelrich, 666 F.2d 578, 581, 212 USPQ 323, 326 (C.C.P.A. 1981).

Docket Number:0325.00309 Application No.: 09/504,344

²⁶ See page 6, lines 9-12 of the Office Action mailed October 22, 2002.

²⁷ See page 6, lines 9-12 of the Office Action mailed October 22, 2002.

²⁸ Continental Can Co. USA v. Monsanto Co., 948 F.2d 1264, 20 USPQ 2d 1746, 1749 (Fed. Cir. 1991) (citations omitted) See also In re Sun, 31 USPQ 2d 1451, 1453 (Fed. Cir. 1993) (unpublished) ("under section 102(b), anticipation requires that the prior art reference disclose either expressly or under the principles of inherency, every limitation of the claim").

Office's burden of factually establishing a *prima facie* case of anticipation.³¹ As such, the presently pending claim 6 is fully patentable over the cited reference and the rejection should be reversed.

3. Group 3 (claim 7) is fully patentable over Cowles

Claim 7 depends indirectly from claim 1 and, therefore, includes the limitations of claim 1. Consequently, the arguments presented in support of the patentability of claim 1 are hereby incorporated by reference in support of claim 7. Claim 7 further recites that a fixed burst length is programmed by voltage levels on external pins.

Cowles does not disclose or suggest each and every element of the presently pending claim 7. Specifically, Cowles is silent regarding programming a fixed burst length by **voltage levels on external pins**.³² In particular, the Examiner failed to point to any specific language or figure in Cowles that is considered to disclose or suggest a fixed burst length is **programmed by voltage levels on external pins**, as presently claimed.³³ Furthermore, the conclusory statement in the Office Action that "it is inherent to have voltage levels for each burst"³⁴ does not adequately address why

³³ See page 6, lines 9-12 of the Office Action mailed October 22, 2002.

³⁴ See page 6, lines 9-12 of the Office Action mailed October 22, 2002.

Docket Number:0325.00309 Application No.: 09/504,344

³¹Lindemann Maschinenfabrik GmbH v. American Hoist & Derrick Co., 221 USPQ 481, 485 (Fed. Cir. 1984). (Anticipation requires the presence in a single prior art reference disclosure of each and every element of the claimed invention, arranged as in the claim). In re Skinner, 2 USPQ2d 1788, 1788-89 (B.P.A.I. 1986) ("[i]t is by now well settled that the burden of establishing a prima facie case of anticipation resides with the Patent and Trademark Office"). See also Ex parte Natale, 11 USPQ2d 1222, 1226 (B.P.A.I. 1989).

³² Appellant's representative has downloaded an electronic version of the Cowles reference and performed a search for the words "bond" and "bond option", with no such occurrences.

a person of ordinary skill would recognize programming a fixed burst length by voltage levels

on external pins as being necessarily present in Cowles. In particular,

To serve as anticipation, when the reference is silent about the asserted inherent characteristic, such gap in the reference may be filled with recourse to extrinsic evidence. Such evidence must make clear that the missing descriptive matter is necessarily present in the thing described in the reference, and it would be so recognized by persons of ordinary skill.³⁵

The Examiner has presented no evidence to support such a position.³⁶ Inherency requires certainty of results, not mere possibility.³⁷

Thus, the Examiner failed to factually establish that Cowles discloses or suggests each and every element of the presently pending claim 7, arranged as in the present claim 7.³⁸ Therefore, the Examiner has not met the Office's burden of factually establishing a *prima facie* case of anticipation.³⁹ As such, claim 7 is fully patentable over Cowles and the rejection should be reversed.

³⁵ Continental Can Co. USA v. Monsanto Co., 948 F.2d 1264, 20 USPQ 2d 1746, 1749 (Fed. Cir. 1991) (citations omitted) See also In re Sun, 31 USPQ 2d 1451, 1453 (Fed. Cir. 1993) (unpublished) ("under section 102(b), anticipation requires that the prior art reference disclose either expressly or under the principles of inherency, every limitation of the claim").

³⁶ See page 6, lines 13-15 of the Office Action.

³⁷ See, e.g., *Ethyl Molded Products Co. v. Betts Package, Inc.*, 9 U.S.P.Q. 2d 1001 (E.D.Ky 1988). See also, In re Oelrich, 666 F.2d 578, 581, 212 USPQ 323, 326 (C.C.P.A. 1981).

³⁸ Brown v. 3M, 60 USPQ2d 1375, 1376 (Fed. Cir. 2001) citing Karsten Mfg. Corp. v. Cleveland Golf Co., 242 F.3d 1376, 1383, 58 USPQ2d 1286, 1291 (Fed. Cir. 2001); Scripps Clinic & Research Found. v. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (Fed. Cir. 1991).

³⁹ In re Skinner, 2 USPQ2d 1788, 1788-89 (B.P.A.I. 1986). See also Ex parte Natale, 11 USPQ2d 1222, 1226 (B.P.A.I. 1989) ("[i]t is by now well settled that the burden of establishing a *prima facie* case of anticipation resides with the Patent and Trademark Office").

Docket Number:0325.00309 Application No.: 09/504,344

4. Group 4 (claim 10) is fully patentable over Cowles

Claim 10 depends indirectly from claim 1 and, therefore, includes the limitations of claim 1. Consequently, the arguments presented in support of the patentability of claim 1 are hereby incorporated by reference in support of claim 10. Claim 10 further recites that the predetermined number of internal address signals is chosen to provide time for at least one writeback or refresh cycle.⁴⁰

Cowles does not disclose or suggest each and every element of the presently pending claim 10. Specifically, Cowles is silent regarding choosing the predetermined number of internal address signals to provide time for at least one writeback or refresh cycle.⁴¹ In particular, the lines of Cowles cited by the Examiner in support of the rejection do not address choosing the predetermined number of internal address signals to provide time for at least one writeback or refresh cycle.⁴² The Federal Circuit has stated:

To serve as anticipation, when the reference is silent about the asserted inherent characteristic, such gap in the reference may be filled with recourse to extrinsic evidence. Such evidence must make clear that the missing descriptive matter is necessarily present in the thing described in the reference, and it would be so recognized by persons of ordinary skill.⁴³

⁴⁰ See page 3, paragraph no. 12 of the final Office Action dated May 24, 2002.

⁴¹ Appellant's representative has downloaded an electric version of the Cowles reference and performed a search for the words "writeback" and "refresh", with no such occurrences.

⁴² See page 6, line 20 through page 7, line 2 of the Office Action mailed October 22, 2002.

⁴³ Continental Can Co. USA v. Monsanto Co., 948 F.2d 1264, 20 USPQ 2d 1746, 1749 (Fed. Cir. 1991) (citations omitted) See also In re Sun, 31 USPQ 2d 1451, 1453 (Fed. Cir. 1993) (unpublished) ("under section 102(b), anticipation requires that the prior art reference disclose either expressly or under the principles of inherency, every limitation of the claim").

Docket Number:0325.00309 Application No.: 09/504,344

The Examiner failed to present any evidence that a person of ordinary skill would recognize that Cowles necessarily chooses a burst length to provide time for at least one writeback or refresh cycle.⁴⁴ Inherency requires certainty of results, not mere possibility.⁴⁵ Therefore, because Cowles does not disclose or suggest each and every element of the presently pending claim 10, arranged as in the present claim 10, the Examiner failed to meet the Office's burden of factually establishing a *prima facie* case of anticipation.⁴⁶ As such, the presently pending claim 10 is fully patentable over the cited reference and the rejection should be reversed.

. 5. Group 5 (claim 11) is fully patentable over Cowles

Claim 11 depends directly from claim 1 and, therefore, includes the limitations of claim 1. Consequently, the arguments presented in support of the patentability of claim 1 are hereby incorporated by reference in support of claim 11. Claim 11 further recites that the predetermined number of internal address signals is chosen to meet predetermined criteria for sharing address and control busses.

Cowles does not disclose or suggest each and every element of the presently pending claim 11. Specifically, Cowles is silent regarding choosing the predetermined number of internal

⁴⁵ See, e.g., *Ethyl Molded Products Co. v. Betts Package, Inc.*, 9 U.S.P.Q. 2d 1001 (E.D.Ky 1988). See also, In re Oelrich, 666 F.2d 578, 581, 212 USPQ 323, 326 (C.C.P.A. 1981).

⁴⁶ Lindemann Maschinenfabrik GmbH v. American Hoist & Derrick Co., 221 USPQ 481, 485 (Fed. Cir. 1984). (Anticipation requires the presence in a single prior art reference disclosure of each and every element of the claimed invention, arranged as in the claim). In re Skinner, 2 USPQ2d 1788, 1788-89 (B.P.A.I. 1986) ("[i]t is by now well settled that the burden of establishing a prima facie case of anticipation resides with the Patent and Trademark Office"). See also Ex parte Natale, 11 USPQ2d 1222, 1226 (B.P.A.I. 1989).

Docket Number:0325.00309 Application No.: 09/504,344

⁴⁴ See page 6, line 20 through page 7, line 2 of the Office Action mailed October 22, 2002.
address signals to meet predetermined criteria for sharing address and control busses.⁴⁷ In particular, the lines of Cowles cited by the Examiner in support of the rejection do not address choosing the predetermined number of internal address signals to meet predetermined criteria for sharing address and control busses, as presently claimed.⁴⁸ The Federal Circuit has stated:

To serve as anticipation, when the reference is silent about the asserted inherent characteristic, such gap in the reference may be filled with recourse to extrinsic evidence. Such evidence must make clear that the missing descriptive matter is necessarily present in the thing described in the reference, and it would be so recognized by persons of ordinary skill.⁴⁹

The Examiner failed to present any evidence that a person of ordinary skill would recognize that Cowles necessarily chooses a burst length to meet predetermined criteria for sharing address and control busses.⁵⁰ Inherency requires certainty of results, not mere possibility.⁵¹ Therefore, because Cowles does not disclose or suggest each and every element of the presently pending claim 11, arranged as in the present claim 11, the Examiner failed to meet the Office's

⁴⁷ Appellant's representative has downloaded an electric version of the Cowles reference and performed a search for the words "free," "freed up," "share" and "sharing", with no such occurrences.

⁴⁸ See page 7, lines 3-6 of the Office Action mailed October 22, 2002.

⁴⁹ Continental Can Co. USA v. Monsanto Co., 948 F.2d 1264, 20 USPQ 2d 1746, 1749 (Fed. Cir. 1991) (citations omitted) See also In re Sun, 31 USPQ 2d 1451, 1453 (Fed. Cir. 1993) (unpublished) ("under section 102(b), anticipation requires that the prior art reference disclose either expressly or under the principles of inherency, every limitation of the claim").

⁵⁰ See page 7, lines 3-6 of the Office Action mailed October 22, 2002.

⁵¹ See, e.g., *Ethyl Molded Products Co. v. Betts Package, Inc.*, 9 U.S.P.Q. 2d 1001 (E.D.Ky 1988). See also, In re Oelrich, 666 F.2d 578, 581, 212 USPQ 323, 326 (C.C.P.A. 1981).

Docket Number:0325.00309 Application No.: 09/504,344

burden of factually establishing a *prima facie* case of anticipation.⁵² As such, the presently pending claim 11 is fully patentable over the cited reference and the rejection should be reversed.

6. Group 6 (claim 12) is fully patentable over Cowles

The presently pending claim 12 provides (a) means for reading data from and writing data to a plurality of storage elements in response to a plurality of internal address signals and (b) means for generating a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, where the generation of the predefermined number of internal address signals is non-interruptible.

Cowles does not disclose or suggest each and every element of the presently pending claim 12, arranged as in claim 12. Specifically, Cowles does not disclose or suggest the non-interruptible generation of the predetermined number of address signals, as presently claimed. Cowles is directed to a continuous burst EDO memory device.⁵³ The Examiner admits that a continuous burst of Cowles is interruptible.⁵⁴ Specifically, the Examiner states that he agrees with Appellant's arguments with regard to termination of a continuous burst.⁵⁵ In particular, the

⁵⁴ See page 2, paragraph no. 3, lines 4-6 of the Office Action mailed October 22, 2002.

⁵⁵ Id.

Docket Number:0325.00309 Application No.: 09/504,344

⁵² Lindemann Maschinenfabrik GmbH v. American Hoist & Derrick Co., 221 USPQ 481, 485 (Fed. Cir. 1984). (Anticipation requires the presence in a single prior art reference disclosure of each and every element of the claimed invention, arranged as in the claim). In re Skinner, 2 USPQ2d 1788, 1788-89 (B.P.A.I. 1986) ("[i]t is by now well settled that the burden of establishing a prima facie case of anticipation resides with the Patent and Trademark Office"). See also Ex parte Natale, 11 USPQ2d 1222, 1226 (B.P.A.I. 1989).

⁵³Title of Cowles.

Examiner admits that the interruptibility of a continuous burst is supported by the following passages

in Cowles:56

To terminate a continuous burst read operation, the WE* signal merely has to transition high prior to a falling edge of the CAS* signal. (Column 8, lines 33-36 of Cowles; emphasis added).

The level of the WE* signal must remain high for read and low for write burst accesses throughout the burst access. A low to high transition within a burst write access will terminate the burst access, preventing further writes from occurring. A high to low transition on WE* within a burst read access will likewise terminate the burst read access and will place the data output 110 in a high impedance state. (Column 7, lines 34-41 of Cowles; emphasis added).

However, the Examiner urges that while a "continuous burst" can be terminated, a

"row burst" represents a fixed burst length with no interruption.⁵⁷ Despite the position taken by the

Examiner, Cowles does not appear to draw such a distinction between bursts. Specifically, with

regard to a burst from a BEDO memory, Cowles states:

Once the memory device begins to output data in a burst read cycle, the output drivers 34 will continue to drive the data lines without tristating the data outputs during CAS* high intervals **dependent on the state of the output enable 42 and write enable 36 (OE* and WE*) control lines**, thus allowing additional time for the system to latch the output data. (Column 3, line 65 through column 4, line 4 of Cowles; emphasis added).

The control circuit[r]y determines when a current data burst should be terminated **based upon the state of RAS* 14, CAS* 24 and WE* 36**. (Column 4, lines 63-65 of Cowles; emphasis added).

⁵⁶ Id.

⁵⁷ See page 2, paragraph no. 3, lines 6-9 of the Office Action mailed October 22, 2002, which appears to suggest that a continuous burst can be terminated or interrupted, while a row burst cannot.

Docket Number:0325.00309 Application No.: 09/504,344

The level of the WE* signal must remain high for read and low for write burst accesses throughout the burst access. A low to high transition within a burst write access will terminate the burst access, preventing further writes from occurring. A high to low transition on WE* within a burst read access will likewise terminate the burst read access and will place the data output 10 in a high impedance state. (Column 5, lines 4-10 of Cowles; emphasis added).

Both RAS* and CAS* going high during a burst access will also terminate the burst access cycle placing the data drivers in a high impedance output state, and resetting the burst length counter. (Column 5, lines 25-28 of Cowles; emphasis added).

Thus, in BEDO memories, Cowles clearly teaches that there are three conditions that

will terminate (i.e., interrupt) a burst access:

- 1. WE* transitioning, either from low to high or from high to low;
- 2. RAS* and CAS* going high; or
- 3. OE^* going high.⁵⁸

Cowles is quite clear that WE* transitions will terminate both a row burst and a continuous burst

access. In particular, Cowles states:

The control circuit[r]y determines when a current data burst should be terminated based upon the states of RAS* 114, CAS* 124 and WE* 136. In the standard BEDO operation described above, control circuitry 138 terminated a data burst when WE* transitioned during a burst, or when both CAS* and RAS* transitioned high. In a CBEDO operation, control circuitry 138 does not terminate a burst operation when CAS* and RAS* go high, but looks to WE* for an indication that a burst operation is to be terminated. (Column 7, lines 52-61 of Cowles; emphasis added).

To terminate a continuous burst read operation, the WE* signal merely has to transition high prior to a falling edge of the CAS* signal. (Col. 8, 11. 33-36 of Cowles; emphasis added).

⁵⁸ However, the state of OE*, arguably, may have little, if anything, to do with generating a predetermined number of internal addresses.

Docket Number:0325.00309 Application No.: 09/504,344

Therefore, since Cowles states that a transition of the signal WE* during a burst can terminate the burst in both the standard BEDO operation and in the continuous BEDO (CBEDO) operation, Cowles explicitly teaches that a premature termination of a row burst can take place.

FIG. 4 of Cowles further evidences that row bursts are interruptible. Specifically, FIG. 4 illustrates a burst access starting at column address "COLn" is terminated (i.e., interrupted) when the signal WE* transitions from low to high.⁵⁹ Furthermore, Cowles shows addressing sequences for burst lengths of 2, 4, and 8 cycles.⁶⁰ However, FIG. 4 of Cowles illustrates a burst access starting at the column address "COLp" is interrupted after only three cycles by the signal RAS* rising.⁶¹ With regard to the operations illustrated in FIG. 4, Cowles further states:

> It will be appreciated that the read and write operations performed on a single memory row of the memory of FIG. 5 are identical to the operation of the memory of FIG. 1 as shown in FIG. 3. That is, after completing a burst read, the WE* signal transitions low and the next falling edge of CAS* latches a new column address for a burst write operation. Likewise, the timing diagram of FIG. 4 depicting burst write access cycles followed by burst read cycles can be replicated with the memory of the present invention. As such, BEDO memory devices can be replaced with CBEDO memory devices without effecting the operation of the memory support system. It will further be appreciated by those skilled in the art that the memory device of FIG. 5 can operate with burst lengths of 2, 4, 8, or full row cycles. (Column 8, lines 37-50 of Cowles; emphasis added).

⁵⁹ See column 6, lines 1-6 of Cowles.

⁶⁰ See FIG. 2, column 4, lines 14-18 and column 8, lines 48-50 of Cowles.

⁶¹ See FIG. 4 and column 6, lines 6-9 of Cowles.

Docket Number:0325.00309 Application No.: 09/504,344

Therefore, despite the position taken by the Examiner,⁶² Cowles does not disclose or suggest generating a predetermined number of internal address signals, where the generation of the predetermined number of internal address signals is non-interruptible, as presently claimed.

Furthermore, contrary to the position taken by the Examiner,⁶³ merely because Cowles teaches that a premature termination of a burst may be avoided, it does not necessarily (or logically) follow that the burst is non-interruptible, as presently claimed. Specifically, Cowles recites that:

> To avoid a premature termination of a burst, RAS* cannot transition high until after the last column associated with each row has been latched. (Column 8, lines 63-65 of Cowles).

However, the sentence cited by the Examiner only pertains to termination of a burst in response to a transition of the signal RAS*. The passage is silent with respect to the signal WE*. As discussed above, Cowles discloses that a transition of the signal WE* during a burst can terminate the burst in both the standard BEDO operation and in the continuous BEDO (CBEDO) operation. In particular, Cowles states:

> The control circuit[r]y determines when a current data burst should be terminated based upon the states of RAS* 114, CAS* 124 and WE* 136. In the standard BEDO operation described above, control circuitry 138 terminated a data burst when WE* transitioned during a burst, or when both CAS* and RAS* transitioned high. In a CBEDO operation, control circuitry 138 does not terminate a burst operation when CAS* and RAS* go high, but looks to WE* for an indication that a burst operation is to be terminated. (Column 7, lines 52-61 of Cowles; emphasis added).

⁶² See page 2, paragraph no. 3, lines 6-9 of the Office Action mailed October 22, 2002.

⁶³ See page 2, last two lines through page 3, line 3 of the Office Action mailed October 22, 2002.

Docket Number:0325.00309 Application No.: 09/504,344 To terminate a continuous burst read operation, the WE* signal merely has to transition high prior to a falling edge of the CAS* signal. (Col. 8, 11. 33-36 of Cowles; emphasis added).

Cowles expressly states that the method of operation of the memory device includes (i) receiving a signal on a write enable input and (ii) terminating the step of outputting data in response to the signal.⁶⁴ Furthermore, the fact that Cowles addresses a way to **avoid** a premature termination of a burst due to the signal RAS* is acknowledgment that the burst **can** be prematurely terminated (i.e.,interrupted). Therefore, the burst is not non-interruptible, as presently claimed.

Because Cowles teaches that a burst can be terminated by at least a transition of a write enable-signal WE* during a read or write access, whether in a BEDO or a CBEDO operating mode, Cowles fails to disclose or suggest the **non-interruptible** generation of a predetermined number of internal address signals, as presently claimed. Therefore, Cowles does not disclose or suggest each and every element of the presently pending claim 12, arranged as in the presently pending claim 12. As such, the presently pending claim 12 is fully patentable over the cited reference⁶⁵ and the rejection should be reversed.

⁶⁴ See column 11, lines 37-41 and column 12, lines 36-40 of Cowles.

⁶⁵ Brown v. 3M, 60 USPQ2d 1375, 1376 (Fed. Cir. 2001) citing Karsten Mfg. Corp. v. Cleveland Golf Co., 242 F.3d 1376, 1383, 58 USPQ2d 1286, 1291 (Fed. Cir. 2001); Scripps Clinic & Research Found. v. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (Fed. Cir. 1991). Scripps Clinic & Research Found. V. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (Fed. Cir. 1991). (Fed. Cir. 1991).

Docket Number:0325.00309 Application No.: 09/504,344

7. Group 7 (claims 13, 14 and 16) is fully patentable over Cowles

The presently pending claim 13 provides the steps of (a) accessing a memory in response to a plurality of internal address signals and (b) generating a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, where the generation of the predetermined number of internal address signals is non-interruptible.

Cowles does not disclose or suggest each and every element of the presently pending claim 13, arranged as in claim 13. Specifically, Cowles does not disclose or suggest the non-interruptible generation of the predetermined number of address signals as presently claimed. Cowles is directed to a continuous burst EDO memory device.⁶⁶ The Examiner admits that a continuous burst of Cowles is interruptible.⁶⁷ Specifically, the Examiner states that he agrees with Appellant's arguments with regard to termination of a continuous burst.⁶⁸ In particular, the Examiner admits that the interruptibility of a continuous burst is supported by the following passages in Cowles:⁶⁹

To terminate a continuous burst read operation, the WE* signal merely has to transition high prior to a falling edge of the CAS* signal. (Column 8, lines 33-36 of Cowles; emphasis added).

The level of the WE* signal must remain high for read and low for write burst accesses throughout the burst access. A low to high transition within a burst write access will terminate the burst

⁶⁷ See page 2, paragraph no. 3, lines 4-6 of the Office Action mailed October 22, 2002.

⁶⁸ Id.

⁶⁹ Id.

Docket Number:0325.00309 Application No.: 09/504,344

⁶⁶Title of Cowles.

access, preventing further writes from occurring. A high to low transition on WE* within a burst read access will likewise terminate the burst read access and will place the data output 110 in a high impedance state. (Column 7, lines 34-41 of Cowles; emphasis added).

However, the Examiner urges that while a "continuous burst" can be terminated, a

"row burst" represents a fixed burst length with no interruption.⁷⁰ Despite the position taken by the

Examiner, Cowles does not appear to draw such a distinction between bursts. Specifically, with

regard to a burst from a BEDO memory, Cowles states:

Once the memory device begins to output data in a burst read cycle, the output drivers 34 will continue to drive the data lines without tristating the data outputs during CAS* high intervals **dependent on the state of the output enable 42 and write enable 36 (OE* and WE*) control lines**, thus allowing additional time for the system to latch the output data. (Column 3, line 65 through column 4, line 4 of Cowles; emphasis added).

The control circuit[r]y determines when a current data burst should be terminated **based upon the state of RAS* 14, CAS* 24 and WE* 36**. (Column 4, lines 63-65 of Cowles; emphasis added).

The level of the WE* signal must remain high for read and low for write burst accesses throughout the burst access. A low to high transition within a burst write access will terminate the burst access, preventing further writes from occurring. A high to low transition on WE* within a burst read access will likewise terminate the burst read access and will place the data output 10 in a high impedance state. (Column 5, lines 4-10 of Cowles; emphasis added).

Both RAS* and CAS* going high during a burst access will also terminate the burst access cycle placing the data drivers in a high impedance output state, and resetting the burst length counter. (Column 5, lines 25-28 of Cowles; emphasis added).

⁷⁰ See page 2, paragraph no. 3, lines 6-9 of the Office Action mailed October 22, 2002, which appears to suggest that a continuous burst can be terminated or interrupted, while a row burst cannot.

Docket Number:0325.00309 Application No.: 09/504,344

Thus, in BEDO memories, Cowles clearly teaches that there are three conditions that

will terminate (i.e., interrupt) a burst access:

- 1. WE* transitioning, either from low to high or from high to low;
- 2. RAS* and CAS* going high; or
- 3. OE^* going high.⁷¹

Cowles is quite clear that WE* transitions will terminate both a row burst and a continuous burst

access. In particular, Cowles states:

The control circuit[r]y determines when a current data burst should be terminated based upon the states of RAS* 114, CAS* 124 and WE* 136. In the standard BEDO operation described above, control circuitry 138 terminated a data burst when WE* transitioned during a burst, or when both CAS* and RAS* transitioned high. In a CBEDO operation, control circuitry 138 does not terminate a burst operation when CAS* and RAS* go high, but looks to WE* for an indication that a burst operation is to be terminated. (Column 7, lines 52-61 of Cowles; emphasis added).

To terminate a continuous burst read operation, the WE* signal merely has to transition high prior to a falling edge of the CAS* signal. (Col. 8, 11. 33-36 of Cowles; emphasis added).

Therefore, since Cowles states that a transition of the signal WE* during a burst can

terminate the burst in both the standard BEDO operation and in the continuous BEDO (CBEDO)

operation, Cowles explicitly teaches that a premature termination of a row burst can take place.

FIG. 4 of Cowles further evidences that row bursts are interruptible. Specifically,

FIG. 4 illustrates a burst access starting at column address "COLn" is terminated (i.e., interrupted)

Docket Number:0325.00309 Application No.: 09/504,344

⁷¹ However, the state of OE*, arguably, may have little, if anything, to do with generating a predetermined number of internal addresses.

when the signal WE* transitions from low to high.⁷² Furthermore, Cowles shows addressing sequences for burst lengths of 2, 4, and 8 cycles.⁷³ However, FIG. 4 of Cowles illustrates a burst access starting at the column address "COLp" is interrupted after only three cycles by the signal RAS* rising.⁷⁴ With regard to the operations illustrated in FIG. 4, Cowles further states:

It will be appreciated that the read and write operations performed on a single memory row of the memory of FIG. 5 are identical to the operation of the memory of FIG. 1 as shown in FIG. 3. That is, after completing a burst read, the WE* signal transitions low and the next falling edge of CAS* latches a new column address for a burst write operation. Likewise, the timing diagram of FIG. 4 depicting burst write access cycles followed by burst read cycles can be replicated with the memory of the present invention. As such, BEDO memory devices can be replaced with CBEDO memory devices without effecting the operation of the memory support system. It will further be appreciated by those skilled in the art that the memory device of FIG. 5 can operate with burst lengths of 2, 4, 8, or full row cycles. (Column 8, lines 37-50 of Cowles; emphasis added).

Therefore, despite the position taken by the Examiner,⁷⁵ Cowles does not disclose or suggest generating a predetermined number of internal address signals, where the generation of the predetermined number of internal address signals is non-interruptible, as presently claimed.

Furthermore, contrary to the position taken by the Examiner,⁷⁶ merely because Cowles teaches that a premature termination of a burst may be avoided, it does not necessarily (or

⁷² See column 6, lines 1-6 of Cowles.

⁷³ See FIG. 2, column 4, lines 14-18 and column 8, lines 48-50 of Cowles.

⁷⁴ See FIG. 4 and column 6, lines 6-9 of Cowles.

⁷⁵ See page 2, paragraph no. 3, lines 6-9 of the Office Action mailed October 22, 2002.

⁷⁶ See page 2, last two lines through page 3, line 3 of the Office Action mailed October 22,

2002.

Docket Number:0325.00309 Application No.: 09/504,344

logically) follow that the burst is non-interruptible, as presently claimed. Specifically, Cowles recites that:

To avoid a premature termination of a burst, RAS* cannot transition high until after the last column associated with each row has been latched. (Column 8, lines 63-65 of Cowles).

However, the sentence cited by the Examiner only pertains to termination of a burst

in response to a transition of the signal RAS*. The passage is silent with respect to the signal WE*.

As discussed above, Cowles discloses that a transition of the signal WE* during a burst can

terminate the burst in both the standard BEDO operation and in the continuous BEDO (CBEDO)

operation. In particular, Cowles states:

The control circuit[r]y determines when a current data burst should be terminated based upon the states of RAS* 114, CAS* 124 and WE* 136. In the standard BEDO operation described above, **control circuitry 138 terminated a data burst when WE* transitioned during a burst**, or when both CAS* and RAS* transitioned high. In a CBEDO operation, **control circuitry 138** does not terminate a burst operation when CAS* and RAS* go high, but **looks to WE* for an indication that a burst operation is to be terminated**. (Column 7, lines 52-61 of Cowles; emphasis added).

To terminate a continuous burst read operation, the WE* signal merely has to transition high prior to a falling edge of the CAS* signal. (Col. 8, 11. 33-36 of Cowles; emphasis added).

Cowles expressly states that the method of operation of the memory device includes (i) receiving a signal on a write enable input and (ii) terminating the step of outputting data in response to the signal.⁷⁷ Furthermore, the fact that Cowles addresses a way to **avoid** a premature termination of a burst due to the signal RAS* is acknowledgment that the burst **can** be prematurely terminated (i.e.,interrupted). Therefore, the burst is not non-interruptible, as presently claimed.

⁷⁷ See column 11, lines 37-41 and column 12, lines 36-40 of Cowles.

Docket Number:0325.00309 Application No.: 09/504,344

Because Cowles teaches that a burst can be terminated by at least a transition of a write enable signal WE* during a read or write access, whether in a BEDO or a CBEDO operating mode, Cowles fails to disclose or suggest the **non-interruptible** generation of a predetermined number of internal address signals, as presently claimed. Therefore, Cowles does not disclose or suggest each and every element of the presently pending claim 13, arranged as in the presently pending claim 13. As such, the claims of Group 7 are fully patentable over the cited reference⁷⁸ and the rejection should be reversed.

8. Group 8 (claim 15) is fully patentable over Cowles

Claim 15 depends indirectly from claim 13 and, therefore, includes the limitations of claim 13. Consequently, the arguments presented in support of the patentability of claim 13 are hereby incorporated by reference in support of claim 15. Claim 15 further recites that a programming step is performed using bond options.

Cowles does not disclose or suggest each and every element of the presently pending claim 6. Specifically, Cowles is silent regarding bond options.⁷⁹ In particular, the Office Action fails to point to any specific language or figure in Cowles that is considered to disclose or suggest

Docket Number:0325.00309 Application No.: 09/504,344

⁷⁸ Brown v. 3M, 60 USPQ2d 1375, 1376 (Fed. Cir. 2001) citing Karsten Mfg. Corp. v. Cleveland Golf Co., 242 F.3d 1376, 1383, 58 USPQ2d 1286, 1291 (Fed. Cir. 2001); Scripps Clinic & Research Found. v. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (Fed. Cir. 1991). Scripps Clinic & Research Found. V. Genentech Inc., 927 F.2d 1565, 18 U.S.P.Q.2d 1001, 1010 (Fed. Cir. 1991). (Fed. Cir. 1991).

⁷⁹ Appellant's representative has downloaded an electric version of the Cowles reference and performed a search for the words "bond" and "bond option", with no such occurrences.

a programming step **performed using bond options**, as presently claimed.⁸⁰ Furthermore, the position taken in the Office Action that "it is well known in the art to include multiple modes of operation selected by bond options"⁸¹ does not adequately address the deficiencies of Cowles to support the rejection under 35 U.S.C. § 102. In particular, the Federal Circuit has stated:

To serve as anticipation, when the reference is silent about the asserted inherent characteristic, such gap in the reference may be filled with recourse to extrinsic evidence. Such evidence must make clear that the missing descriptive matter is **necessarily present** in the thing described in the reference, and it would be so recognized by persons of ordinary skill.⁸²

Even assuming, *arguendo*, it is well known in the art to include multiple modes of operation selected by bond options as urged by the Examiner,⁸³ the Examiner failed to present any evidence that a person of ordinary skill would recognize a programming step performed **using bond options**, as necessarily present in Cowles. Inherency requires certainty of results, not mere possibility.⁸⁴ Therefore, because Cowles does not disclose or suggest each and every element of the presently pending claim 15, arranged as in the present claim 15, the Examiner has not met the

⁸⁰ See page 6, lines 9-12 of the Office Action mailed October 22, 2002.

⁸¹ See page 6, lines 9-12 of the Office Action mailed October 22, 2002.

⁸² Continental Can Co. USA v. Monsanto Co., 948 F.2d 1264, 20 USPQ 2d 1746, 1749 (Fed. Cir. 1991) (citations omitted, emphasis added) See also In re Sun, 31 USPQ 2d 1451, 1453 (Fed. Cir. 1993) (unpublished) ("under section 102(b), anticipation requires that the prior art reference disclose either expressly or under the principles of inherency, every limitation of the claim").

⁸³ See page 6, lines 9-12 of the Office Action mailed October 22, 2002.

⁸⁴ See, e.g., *Ethyl Molded Products Co. v. Betts Package, Inc.*, 9 U.S.P.Q. 2d 1001 (E.D.Ky 1988). See also, In re Oelrich, 666 F.2d 578, 581, 212 USPQ 323, 326 (C.C.P.A. 1981).

Docket Number:0325.00309 Application No.: 09/504,344

Office's burden of factually establishing a *prima facie* case of anticipation.⁸⁵ As such, the presently pending claim 15 is fully patentable over Cowles and the rejection should be reversed.

9. Group 9 (claim 17) is fully patentable over Cowles

Claim 17 depends directly from claim 13 and, therefore, includes the limitations of claim 13. Consequently, the arguments presented in support of the patentability of claim 13 are hereby incorporated by reference in support of claim 17. Claim 17 further recites the step of selecting the predetermined number of internal address signals to provide time for at least one writeback or refresh cycle.⁸⁶

Cowles does not disclose or suggest each and every element of the presently pending claim 17. Specifically, Cowles is silent regarding selecting the predetermined number of internal address signals **to provide time for at least one writeback or refresh cycle**, as presently claimed.⁸⁷ In particular, the lines of Cowles cited by the Examiner in support of the rejection do not address selecting the predetermined number of internal address signals **to provide time for at least one writeback or refresh cycle**, as presently claimed.⁸⁸ The Federal Circuit has stated:

⁸⁶ See page 3, paragraph no. 12 of the final Office Action dated May 24, 2002.

⁸⁷ Appellant's representative has downloaded an electric version of the Cowles reference and performed a search for the words "writeback" and "refresh", with no such occurrences.

⁸⁸ See page 6, line 20 through page 7, line 2 of the Office Action mailed October 22, 2002.

Docket Number:0325.00309 Application No.: 09/504,344

⁸⁵ Lindemann Maschinenfabrik GmbH v. American Hoist & Derrick Co., 221 USPQ 481, 485 (Fed. Cir. 1984). (Anticipation requires the presence in a single prior art reference disclosure of each and every element of the claimed invention, arranged as in the claim). In re Skinner, 2 USPQ2d 1788, 1788-89 (B.P.A.I. 1986)("[i]t is by now well settled that the burden of establishing a prima facie case of anticipation resides with the Patent and Trademark Office"). See also Ex parte Natale, 11 USPQ2d 1222, 1226 (B.P.A.I. 1989).

To serve as anticipation, when the reference is silent about the asserted inherent characteristic, such gap in the reference may be filled with recourse to extrinsic evidence. Such evidence must make clear that the missing descriptive matter is necessarily present in the thing described in the reference, and it would be so recognized by persons of ordinary skill.⁸⁹

The Examiner failed to present any evidence that a person of ordinary skill would

recognize that selecting a burst length to provide time for at least one writeback or refresh cycle is necessarily present in Cowles.⁹⁰ Specifically, the sections of Cowles cited by the Examiner in support of the rejection of claim 17 provide:

To terminate a continuous burst read operation, the WE* signal merely has to transition high prior to a falling edge of the CAS* signal.

To avoid a premature termination of a burst, RAS* cannot transition high until after the last column associated with each row has been latched.⁹¹

The portions of Cowles cited by the Examiner are silent regarding selecting the predetermined

number of internal address signals to provide time for at least one writeback or refresh cycle, as

presently claimed. Furthermore, the Examiner provided no line of reasoning why the passages were

considered to make clear that the missing descriptive matter was necessarily present in the memory

⁹⁰ See page 6, line 20 through page 7, line 2 of the Office Action mailed October 22, 2002.

⁹¹ See page 6, line 20 through page 7, line 2 of the Office Action mailed October 22, 2002 (citing column 8, lines 33-36 and 63-65 of Cowles).

Docket Number:0325.00309 Application No.: 09/504,344

⁸⁹ Continental Can Co. USA v. Monsanto Co., 948 F.2d 1264, 20 USPQ 2d 1746, 1749 (Fed. Cir. 1991) (citations omitted) See also In re Sun, 31 USPQ 2d 1451, 1453 (Fed. Cir. 1993) (unpublished) ("under section 102(b), anticipation requires that the prior art reference disclose either expressly or under the principles of inherency, every limitation of the claim").

device of Cowles. Inherency requires certainty of results, not mere possibility.⁹² Therefore, because Cowles does not disclose or suggest each and every element of the presently pending claim 17, arranged as in the present claim 17, the Examiner failed to meet the Office's burden of factually establishing a *prima facie* case of anticipation.⁹³ As such, the presently pending claim 17 is fully patentable over the cited reference and the rejection should be reversed.

10. Group 10 (claim 21) is fully patentable over Cowles

Claim 21 depends directly from claim 1 and, therefore, includes the limitations of claim 1. Consequently, the arguments presented in support of the patentability of claim 1 are hereby incorporated by reference in support of claim 21. Claim 21 further recites that the circuit further comprises address and control busses configured to present the external address signal and one or more control signals, where the busses are **freed up during the generation of the predetermined number of internal address signals**.

Cowles does not disclose or suggest each and every element of the presently pending claim 21, arranged as in the presently pending claim 21. Specifically, Cowles is silent regarding address and control busses configured to present the external address signal and one or more control signals, where the busses are **freed up during the generation of the predetermined number of**

Docket Number:0325.00309 Application No.: 09/504,344

⁹² See, e.g., *Ethyl Molded Products Co. v. Betts Package, Inc.*, 9 U.S.P.Q. 2d 1001 (E.D.Ky 1988). See also, In re Oelrich, 666 F.2d 578, 581, 212 USPQ 323, 326 (C.C.P.A. 1981).

⁹³ Lindemann Maschinenfabrik GmbH v. American Hoist & Derrick Co., 221 USPQ 481, 485 (Fed. Cir. 1984). (Anticipation requires the presence in a single prior art reference disclosure of each and every element of the claimed invention, arranged as in the claim). In re Skinner, 2 USPQ2d 1788, 1788-89 (B.P.A.I. 1986)("[i]t is by now well settled that the burden of establishing a prima facie case of anticipation resides with the Patent and Trademark Office"). See also Ex parte Natale, 11 USPQ2d 1222, 1226 (B.P.A.I. 1989).

internal address signals, as presently claimed.⁹⁴ In particular, the lines of Cowles cited by the Examiner in support of the rejection do not address address and control busses configured to present the external address signal and one or more control signals, where the busses are **freed up during the generation of the predetermined number of internal address signals**, as presently claimed.⁹⁵ Furthermore, the Federal Circuit has stated:

To serve as anticipation, when the reference is silent about the asserted inherent characteristic, such gap in the reference may be filled with recourse to extrinsic evidence. Such evidence must make clear that the missing descriptive matter is necessarily present in the thing described in the reference, and it would be so recognized by persons of ordinary skill.⁹⁶

. The Examiner failed to present any evidence that a person of ordinary skill would

recognize that Cowles necessarily presents address and control busses configured to present the

external address signal and one or more control signals, where the busses are freed up during the

generation of the predetermined number of internal address signals, as presently claimed.⁹⁷

Inherency requires certainty of results, not mere possibility.⁹⁸ Therefore, because Cowles does not

⁹⁶ Continental Can Co. USA v. Monsanto Co., 948 F.2d 1264, 20 USPQ 2d 1746, 1749 (Fed. Cir. 1991) (citations omitted) See also In re Sun, 31 USPQ 2d 1451, 1453 (Fed. Cir. 1993) (unpublished) ("under section 102(b), anticipation requires that the prior art reference disclose either expressly or under the principles of inherency, every limitation of the claim").

⁹⁷ See page 7, lines 15-19 of the Office Action mailed October 22, 2002.

⁹⁸ See, e.g., *Ethyl Molded Products Co. v. Betts Package, Inc.*, 9 U.S.P.Q. 2d 1001 (E.D.Ky 1988). See also, In re Oelrich, 666 F.2d 578, 581, 212 USPQ 323, 326 (C.C.P.A. 1981).

Docket Number:0325.00309 Application No.: 09/504,344

⁹⁴ Appellant's representative has downloaded an electric version of the Cowles reference and performed a search for the words "free," "freed up," "share" and "sharing", with no such occurrences.

⁹⁵ See page 7, lines 15-19 of the Office Action mailed October 22, 2002.

disclose or suggest each and every element of the presently pending claim 21, arranged as in the present claim 21, the Examiner failed to meet the Office's burden of factually establishing a *prima facie* case of anticipation.⁹⁹ As such, the presently pending claim 21 is fully patentable over the cited reference and the rejection should be reversed.

B. <u>CONCLUSION</u>

Cowles does not disclose or suggest a logic circuit configured to generate a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, where the generation of the predetermined number of internal address signals is **non-interruptible**, as presently claimed. Hence, the Examiner has clearly erred with respect to the patentability of the claimed invention. It is respectfully requested that the Board overturn the Examiner's rejection of all pending claims, and hold that the

Docket Number:0325.00309 Application No.: 09/504,344

⁹⁹ Lindemann Maschinenfabrik GmbH v. American Hoist & Derrick Co., 221 USPQ 481, 485 (Fed. Cir. 1984). (Anticipation requires the presence in a single prior art reference disclosure of each and every element of the claimed invention, arranged as in the claim). In re Skinner, 2 USPQ2d 1788, 1788-89 (B.P.A.I. 1986) ("[i]t is by now well settled that the burden of establishing a prima facie case of anticipation resides with the Patent and Trademark Office"). See also Ex parte Natale, 11 USPQ2d 1222, 1226 (B.P.A.I. 1989).

claims are not rendered anticipated or obvious by the cited reference. However, should the Board find the arguments herein in support of independent claims 1, 12 and/or 13 unpersuasive, the Board is respectfully requested to carefully consider the arguments set forth above in support of each of the independently patentable groups.

Respectfully submitted,

CHRISTOPHER P. MAIORANA, P.C.

mith Robert M. Miller

Reg. No. 42,892

Dated: March 24, 2003

24025 Greater Mack Suite 200 St. Clair Shores, MI 48080 (586) 498-0670

Docket Number:0325.00309 Application No.: 09/504,344

IX. APPENDIX

CLAIMS IN CURRENT FORM

2 a memory comprising a plurality of storage elements each 3 configured to read and write data in response to an internal 4 address signal; and

(AMENDED) A circuit comprising:

5 a logic circuit configured to generate a predetermined 6 number of said internal address signals in response to (i) an 7 external address signal, (ii) a clock signal and (iii) one or more 8 control signals, wherein said generation of said predetermined 9 number of internal address signals is non-interruptible.

2. (AMENDED) The circuit according to claim 1, wherein
 said predetermined number of internal address signals is determined
 by a fixed burst length.

3. (AMENDED) The circuit according to claim 1, wherein
 said predetermined number of internal address signals is at least
 4.

4. (AMENDED) The circuit according to claim 1, wherein
 said predetermined number of internal address signals is 8.

Docket Number:0325.00309 Application No.: 09/504,344

1

1.

5. (AMENDED) The circuit according to claim 2, wherein
 said fixed burst length is programmable.

6. (AMENDED) The circuit according to claim 5, wherein
 said fixed burst length is programmed by bond options.

1 7. (AMENDED) The circuit according to claim 5, wherein 2 said fixed burst length is programmed by voltage levels on external 3 pins.

8. (AMENDED) The circuit according to claim 1, wherein
 said memory comprises a static random access memory.

9. (AMENDED) The circuit according to claim 1, wherein
 said memory comprises a dynamic random access memory.

1 10. (AMENDED) The circuit according to claim 9, wherein 2 said predetermined number of internal address signals is chosen to 3 provide time for at least one writeback or refresh cycle.

Docket Number:0325.00309 Application No.: 09/504,344

1 11. (AMENDED) The circuit according to claim 1, wherein 2 said predetermined number of internal address signals is chosen to 3 meet predetermined criteria for sharing address and control busses.

Ł		

12. (AMENDED) A circuit comprising:

2 means for reading data from and writing data to a 3 plurality of storage elements in response to a plurality of 4 internal address signals; and

means for generating a predetermined number of said internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals, wherein said generation of said predetermined number of internal address signals is non-interruptible.

13. (AMENDED) A method of providing a fixed burst length
 data transfer comprising the steps of:

accessing a memory in response to a plurality of internal
 address signals; and

5 generating a predetermined number of said internal 6 address signals in response to (i) an external address signal, (ii) 7 a clock signal and (iii) a control signal, wherein said generation

Docket Number:0325.00309 Application No.: 09/504,344

- 8 of said predetermined number of internal address signals is non-interruptible.
- 14. The method according to claim 13, further comprising
 the step of programming said predetermined number.
- 1 15. The method according to claim 14, wherein said
 2 programming step is performed using bond options.
- 16. The method according to claim 14, wherein said
 2 programming step is performed using voltage levels.
- 1 17. (AMENDED) The method according to claim 13, further 2 comprising the step of selecting said predetermined number to 3 provide time for at least one writeback or refresh cycle.
- 1 18. The circuit according to claim 1, wherein said logic 2 circuit comprises a counter configured to generate said 3 predetermined number of internal address signals.
- 1 19. (AMENDED) The circuit according to claim 1, wherein 2 said external address signal comprises an initial address for data 3 transfers to and from said memory.

Docket Number:0325.00309 Application No.: 09/504,344

20. A memory device according to claim 1, wherein said
 circuit is an integrated circuit.

1 21. (AMENDED) The circuit according to claim 1, further 2 comprising address and control busses configured to present said 3 external address signal and said one or more control signals, 4 wherein said busses are freed up during the generation of said 5 predetermined number of internal address signals.

Docket Number:0325.00309 Application No.: 09/504,344

200

ූ 00

Attorney Docket:	0325.00309
------------------	------------

RESPONSE TRANSMITTAL AND EXTENSION OF TIME REQUEST

(IF REQUIRED)

IN RE APPLICATION OF:	Cathal G. Phelan
SERIAL NO.:	09/504,344
TITLE:	FIXED BURST MEMORIES
FILED:	February 14, 2000
EXAMINER:	Namzai, M.
ART UNIT:	2187

2187

ASSISTANT COMMISSIONER FOR PATENTS Washington, D.C. 20231

Sir:

Enclosed please find an appeal brief and a postcard along with the fee calculation below: FEE CALCULATION FOR ENCLOSED AND EXTENSION REQUEST (IF ANY)

	Claims Remaining	Highest No. Previous	Extra Rate	Additional Fee
Total Claims	21 minus	21 =	0 x \$ 18.00	\$ 0.00
Independent Claims	3 minus	3 =	0 x \$ 84.00	\$ 0.00
Multiple Dependent Cl	aim First Added	·	+ \$280.00	<u> </u>

	TOTAL IF NOT SMALL ENTITY \$0.00	
[]	SMALL ENTITY STATUS - If applicable, divide by 2	RECEIVED
[]	Applicant also requests a month extension of time for response to the outstanding Office Action. The fee is	Technology Center 2100
[X]	Fee set forth for Appeal Brief	
	TOTAL FEE	

The Commissioner is hereby authorized to charge any overpayment or underpayment of the above fee associated with this Communication to Deposit Account No. 50-0541. A duplicate copy of this sheet is attached.

CHRISTOPHER P. MAIORANA, P.C.

24025 Greater Mack, Suite 200 St. Clair Shores, Michigan 48080 (586) 498-0670

By: Robert M. Miller

Registration No.: 42,892

I hereby certify that this letter, the response or amendment attached hereto are being deposited with the United States Postal Service as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on March 24, 2003.

By: May Dona Berkle

	Application No.	Applicant(s)
Notice of Allowability	09/504,344 Examiner	PHELAN, CATHAL G. Art Unit
	Mehdi Namazi	2188
The MAILING DATE of this comm All claims being allowable, PROSECUTION ON T herewith (or previously mailed), a Notice of Allowa NOTICE OF ALLOWABILITY IS NOT A GRANT of the Office or upon petition by the applicant. Se	THE MERITS IS (OR REMAINS) CLOSED in THE MERITS IS (OR REMAINS) CLOSED in ance (PTOL-85) or other appropriate commu OF PATENT RIGHTS. This application is s be 37 CFR 1.313 and MPEP 1308.	th the correspondence address this application. If not included unication will be mailed in due course. THIS subject to withdrawal from issue at the initiative
 This communication is responsive to <u>03/28</u> The allowed claim(s) is/are <u>1-21</u>. The drawings filed on are accepted Acknowledgment is made of a claim for for a) All b) Some* c) None Certified copies of the priority of 2. Certified copies of the priority of 	<u>3/2003</u> . by the Examiner. reign priority under 35 U.S.C. § 119(a)-(d) or of the: documents have been received. documents have been received in Applicatio	⁻ (f). n No.
 3. Copies of the certified copies of International Bureau (PCT F * Certified copies not received: 5. Acknowledgment is made of a claim for dor (a) The translation of the foreign langua 6. Acknowledgment is made of a claim for dor 	of the priority documents have been received Rule 17.2(a)). mestic priority under 35 U.S.C. § 119(e) (to a ge provisional application has been received mestic priority under 35 U.S.C. §§ 120 and/o	d in this national stage application from the a provisional application). d. or 121.
Applicant has THREE MONTHS FROM THE "MAD below. Failure to timely comply will result in ABAN	ILING DATE" of this communication to file a NDONMENT of this application. THIS THR	reply complying with the requirements noted EE-MONTH PERIOD IS NOT EXTENDABLE
NFORMAL PATENT APPLICATION (PTO-152)	N must be submitted. Note the attached EX/ vhich gives reason(s) why the oath or declar	AMINER'S AMENDMENT or NOTICE OF ation is deficient.
 3. ORRECTED DRAWINGS must be submit (a) including changes required by the Not 1) hereto or 2) to Paper No. <u>3</u> 	ted. ice of Draftsperson's Patent Drawing Reviev	w (PTO-948) attached
 (b) ☐ including changes required by the prop (c) ☐ including changes required by the attaget 	posed drawing correction filed, whic inched Examiner's Amendment / Comment of	h has been approved by the Examiner. r in the Office action of Paper No
Identifying indicia such as the application numbe each sheet.	er (see 37 CFR 1.84(c)) should be written on th	e drawings in the front (not the back) of
DEPOSIT OF and/or INFORMATION a attached Examiner's comment regarding REQUIR	bout the deposit of BIOLOGICAL MATE EMENT FOR THE DEPOSIT OF BIOLOGIC	RIAL must be submitted. Note the CAL MATERIAL.
Attachment(s)		
 Notice of References Cited (PTO-892) Notice of Draftperson's Patent Drawing Review Information Disclosure Statements (PTO-1449 Examiner's Comment Regarding Requirement of Biological Material 	2 Notice of w (PTO-948) 4 9), Paper No 6 t for Deposit 8 Examine 9 Other	Informal Patent Application (PTO-152) Summary (PTO-413), Paper No r's Amendment/Comment r's Statement of Reasons for Allowance
U.S. Patent and Trademark Office		

Application/Control Number: 09/504,344

Art Unit: 2188

DETAILED ACTION

Drawings

1. The application having been allowed, formal drawings are required in response to this Office Action.

Allowable Subject Matter

2. The following is an examiner's statement of reasons for allowance: the prior art discloses an integrated circuit memory device which can operate at high data speeds. The integrated circuit memory can output data of a "fixed burst length" in a continuous stream while rows of the memory are accessed. However, to terminate a continuous burst read operation, the WE signal merely has to transition high prior to a falling edge of the CAS signal(see, for example, Cowles). thus prior art of record does not teach or fairly suggest the <u>non-interruptible</u> generation of a predetermined number of internal address signals. Accordingly, the invention as claimed is not seen to be anticipated or made obvious, within the meaning of 35 U.S.C. 103, by the prior art of record.

-3. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to

Page 2

Application/Control Number: 09/504,344

Art Unit: 2188

avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mehdi Namazi whose telephone number is (703) 306-2758. The examiner can normally be reached on Monday-Friday from 8:00 to 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald A. Sparks, can be reached on (703) 308-1756. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-9600.

M. Navazi Jung 13, 2003

Donald A. VSparks Supervisory Patent Examiner TC 2100

173 of 186

|--|--|--|

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

021363 CHRISTOPHEI	7590 06/16/2003 R P. MAIORANA, 1		EXAMINER		
24025 GREATER SUITE 200	RMACK			NAMAZI, N	MEHDI
ST. CLAIR SHO	RES, MI 48080			ART UNIT	CLASS-SUBCLASS
	ž.,			2188	711-104000
			DAT	E MAILED: 06/16/2003	
APPLICATION NO.	FILING DATE			······································	·
09/504 344	02/14/2000	FIRST NAMED INVENTOR		ATTORNEY DOCKET NO.	CONFIRMATION NO.
TTC, TOCKO	02/14/2000	Cathal G. Phelan		0325.000309	7771

TITLE OF INVENTION: MEMORY DEVICE WITH FIXED LENGTH NON-INTERRUPTIBLE BURST

ADDI NI TRIDE					
APPLN. TYPE	SMALL ENTITY	ISSUE FEE	PUBLICATION FEE	TOTAL FEE(S) DUE	DATEDUE
nonprovisional	NO	\$1200		101112122(0) 202	DATE DUE
		\$1200	\$0	\$1300	00/16/2003

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED</u>. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY</u> <u>PERIOD CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE REFLECTS A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE APPLIED IN THIS APPLICATION. THE PTOL-85B (OR AN EQUIVALENT) MUST BE RETURNED WITHIN THIS PERIOD EVEN IF NO FEE IS DUE OR THE APPLICATION WILL BE REGARDED AS ABANDONED.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status: A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.	If the SMALL ENTITY is shown as NO: A. Pay TOTAL FEE(S) DUE shown above, or
B. If the status is changed, pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above and notify the United States Patent and Trademark Office of the change in status, or	B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check the box below and enclose the PUBLICATION FEE and 1/2 the ISSUE FEE shown above.
	Applicant claims SMALL ENTITY status. See 37 CFR 1.27.

II. PART B - FEE(S) TRANSMITTAL should be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). Even if the fee(s) have already been paid, Part B - Fee(s) Transmittal should be completed and returned. If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Box ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PTOL-85 (REV. 05-03) Approved for use through 04/30/2004.

Page 1 of 4

PART B - FEE(S) TRANSMITTAL

Complete and send	this form, together w	vith applicable fe	e(s), to: <u>Mail</u>	Mail Stop IS Commission Alexandria,	SUE FEE er for Patents Virginia 22313-1450	
INSTRUCTIONS: This for	m should be used for tran	smitting the ISSUE E	Fax EFF and PUPLIC	(703)746-400	10 Erroquined) Pleaks 1 through 4	hould be seen by J
appropriate. All further com indicated unless corrected b maintenance fee notification	respondence including the pelow or directed otherwise s.	Patent, advance orders in Block 1, by (a) sp	and notification ecifying a new co	of maintenance prrespondence ad	fees will be mailed to the current dress; and/or (b) indicating a sep	correspondence address as arate "FEE ADDRESS" for
CURRENT CORRESPONDENC	E ADDRESS (Note: Legibly mark-u	p with any corrections or use	Block I)	Note: A certifi	cate of mailing can only be used for	or domestic mailings of the
	90 06/16/2003	0		accompanying	papers. Each additional paper,	be used for any other such as an assignment or
24025 GREATER I	P. MAIORANA, P. MACK	С.		formal drawing	certificate of Mailing or Tran	nailing or transmission.
ST. CLAIR SHOR	ES, MI 48080			United States F envelope addre transmitted to t	y that this fee(s) Transmittal is Postal Service with sufficient posta essed to the Box Issue Fee address he USPTO, on the date indicated b	being deposited with the ge for first class mail in an a above, or being facsimile elow.
					· ·	(Depositor's name)
					·	(Signature)
	<i>م</i>					(Date)
APPLICATION NO.	FILING DATE	FIRS	T NAMED INVEN	FOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/504,344	02/14/2000		Cathal G. Phelan		0325.000309	7771
TITLE OF INVENTION: M	EMORY DEVICE WITH F	IXED LENGTH NON	-INTERRUPTIBL	E BURST		
	•					
APPLN. TYPE	SMALL ENTITY	ISSUE FEE	PUBLI	CATION FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1300		\$0	\$1300	09/16/2003
FXAMIN	FP					
NAMAZI, N	MEHDI	2188	711-10400	ASS		
		2100	/11-10-00			
CFR 1.363). Change of corresponder Address form PTO/SB/12 "Fee Address" indicatic PTO/SB/47; Rev 03-02 o Number is required.	nce address (or Change of C 2) attached. on (or "Fee Address" Indicat r more recent) attached. Use	Correspondence	2. For printing the names of up or agents OR, single firm (ha attorney or age registered paten is listed, no nam	on the patent fro to 3 registered alternatively, (2) ving as a mem nt) and the nan t attorneys or ag e will be printed.	ont page, list (1) patent attorneys ber a registered nes of up to 2 ents. If no name 3	
 ASSIGNEE NAME AND PLEASE NOTE: Unless ar been previously submitted t (A) NAME OF ASSIGNEE 	RESIDENCE DATA TO B a assignee is identified belo to the USPTO or is being su	E PRINTED ON THE w, no assignee data wi bmitted under separate (B) RE	PATENT (print o ill appear on the p cover. Completio SIDENCE: (CITY	r type) atent. Inclusion o n of this form is I and STATE OR	of assignee data is only appropriat NOT a substitute for filing an assig COUNTRY)	e when an assignment has mment.
Please check the appropriate	assignce category or catego	ries (will not be printed	on the natent)	Dindividual	D corneration or other private or	
4a. The following fee(s) are e	enclosed:	4b. Pay	ment of Fee(s):		a corporation of other private g	oup entity government
🗅 Issue Fee		A ch	eck in the amount	of the fee(s) is e	nclosed.	
D Publication Fee		🗅 Payn	nent by credit card	. Form PTO-203	8 is attached.	
Advance Order - # of Co	pies	Deposit	Commissioner is h	ereby authorized	by charge the required fee(s), or c	redit any overpayment, to
Commissioner for Patents is 1	requested to apply the Issue	Fee and Publication Fe	ee (if any) or to re-	apply any previo	pusly paid issue fee to the application	on identified above.
(Authorized Signature)	······	(Date)				
		(Duit)				
NOTE; The Issue Fee and other than the applicant; a interest as shown by the rec	Publication Fee (if require registered attorney or age ords of the United States Pa	ed) will not be accepte ent; or the assignee or tent and Trademark Of	ed from anyone r other party in fice.			
This collection of informat obtain or retain a benefit b application. Confidentiality estimated to take 12 minute completed application form case. Any comments on t suggestions for reducing th Patent and Trademark O 22313-1450. DO NOT SF SEND TO: Commissioner f	ion is required by 37 CFR y the public which is to fi is governed by 35 U.S.C. 1: is to complete, including ga to the USPTO. Time will he amount of time you r is burden, should be sent to ffice, U.S. Department of CND FEES OR COMPLE or Patents Alexandria Viro	1.311. The informatio le (and by the USPTO 22 and 37 CFR 1.14. T thering, preparing, and l vary depending upor equire to complete th o the Chief Informatio of Commerce, Alexa TED FORMS TO TH inia 27313 1450	n is required to b to process) an his collection is l submitting the n the individual his form and/or on Officer, U.S. ndria, Virginia IIS ADDRESS.			
Under the Paperwork Red collection of information un	uction Act of 1995, no p less it displays a valid OME	ersons are required to control number.	o respond to a		•	
		TRANSMIT THI	S FORM WITH F	EE(S)		

PTOL-85 (REV. 05-03) Approved for use through 04/30/2004. OMB 0651-0033 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

i.

į. ;

	<u>ed States Patent a</u>	ND TRADEMARK OFFICE UNITI United Address:	ED STATES DEPARTMENT OF CO 1 States Patent and Trademark Of COMMISSIONER FOR PATENTS PO-Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov	MMERCE ffice
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/504,344	02/14/2000	Cathal G. Phelan	0325.000309	777.1
021363 75	90 06/16/2003		· EXAMIN	IER
CHRISTOPHER 24025 GREATER	P. MAIORANA, P.C. MACK		NAMAZI, 1	MEHDI
SUITE 200			ART UNIT	PAPER NUMBER
ST. CLAIR SHOR UNITED STATES	ES, MI 48080		2188 DATE MAILED: 06/16/2003	

Determination of Patent Term Extension under 35 U.S.C. 154 (b) (application filed after June 7, 1995 but prior to May 29, 2000)

The patent term extension is 0 days. Any patent to issue from the above identified application will include an indication of the 0 day extension on the front page.

If a continued prosecution application (CPA) was filed in the above-identified application, the filing date that determines patent term extension is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) system. (http://pair.uspto.gov)

Any questions regarding the patent term extension or adjustment determination should be directed to the Office of Patent Legal Administration at (703)305-1383.

Page 3 of 4

PTOL-85 (REV. 05-03) Approved for use through 04/30/2004.

UNITE	ed States Patent and	TRADEMARK OFFICE UN UN Add	NITED STATES DEPARTMENT OF COM nited States Patent and Trademark Off dress: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandras, Virginia 22313-1450 www.uspto.gov	IMERCE	
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/504,344	02/14/2000	Cathal G. Phelan	0325.000309	7771	
021363 7590 06/16/2003 CHRISTOPHER P. MAIORANA, P.C. 24025 GREATER MACK SUITE 200 ST. CLAIR SHORES, MI 48080 UNITED STATES			EXAMIN	ER	
			NAMAZI, N	NAMAZI, MEHDI	
			ART UNIT	PAPER NUMBER	
			2188 DATE MAILED: 06/16/2003	13	

Notice of Fee Increase on January 1, 2003

If a reply to a "Notice of Allowance and Fee(s) Due" is filed in the Office on or after January 1, 2003, then the amount due will be higher than that set forth in the "Notice of Allowance and Fee(s) Due" since there will be an increase in fees effective on January 1, 2003. See Revision of Patent and Trademark Fees for Fiscal Year 2003; Final Rule, 67 Fed. Reg. 70847, 70849 (November 27, 2002).

The current fee schedule is accessible from: http://www.uspto.gov/main/howtofees.htm.

If the issue fee paid is the amount shown on the "Notice of Allowance and Fee(s) Due," but not the correct amount in view of the fee increase, a "Notice to Pay Balance of Issue Fee" will be mailed to applicant. In order to avoid processing delays associated with mailing of a "Notice to Pay Balance of Issue Fee," if the response to the Notice of Allowance and Fee(s) due form is to be filed on or after January 1, 2003 (or mailed with a certificate of mailing on or after January 1, 2003), the issue fee paid should be the fee that is required at the time the fee is paid. If the issue fee was previously paid, and the response to the "Notice of Allowance and Fee(s) Due" includes a request to apply a previously-paid issue fee to the issue fee now due, then the difference between the issue fee amount at the time the response is filed and the previously paid issue fee should be paid. <u>See</u> Manual of Patent Examining Procedure, Section 1308.01 (Eighth Edition, August 2001).

Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (703) 305-8283.

Page 4 of 4

PTOL-85 (REV. 05-03) Approved for use through 04/30/2004.



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Group Art Unit:	2188	H/4MC	
Examiner:	Namazi, M.	AU	
Applicants:	Cathal G. Phelan		
Serial No:	09/504,344	•	
Filing Date:	February 14, 2000		
For:	MEMORY DEVICE WITH FIXED LENGTH NON-INTERRUPTIBLE BURST		

DRAWING TRANSMITTAL

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

In response to the Notice of Allowance mailed June 16, 2003 indicating that formal

Respectfully submitted,

drawings are due, enclosed are three (3) sheets of formal drawings.

By:

Christopher P. Maiorana Registration No. 42,829 CHRISTOPHER P. MAIORANA, P.C. 24025 Greater Mack, Suite 200 St. Clair Shores, Michigan 48080 (586) 498-0670

Date: September 15, 2003

Attorney Docket No.: 0325.00309

CERTIFICATE OF MAILING

I hereby certify that this paper (along with any paper referred to as being attached or enclosed) is being deposited with the United States Postal Service via <u>First Class Mail</u> in an envelope with sufficient postage and is addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on <u>September 15, 2003</u>.

Bv: Mary . nna Berkley







09/504,344 2188







FIG. 4
09/504,344 2188

ţ



4-FIXED-BURST READ/WRITE/READ TIMING

156

158

160

154

OTP - CIRC

150

152

4 7 0000		PART R - I	TEE(S) TRANSM	ITTAL		いも
172003 H		TART D- 1		I Cham ICOLI	117 11710 IV	Op
Complete and send t	his form, together w	ith applicable fee	c(s), co: <u>Maii</u> Mai Con	nmissioner f	for Patents	
PADEMARY			Aleı Fax (703	tandria, Vir 19746-4000	ginia 22313-1450	
STRUCTIONS: This form	should be used for tran	smitting the ISSUE F	EE and PUBLICATIO	N FEE (if req	uired). Blocks 1 through 4	should be completed where
dicated unless corrected be	low or directed otherwise	in Block 1, by (a) sp	cifying a new correspo	ondence addres	s; and/or (b) indicating a sep	parate "FEE ADDRESS" for
CURRENT CORRESPONDENCE	ADDIG:SS (Note: Legibly mark-up	with any corrections or use b	lieck I) Not	e: A certificate	of mailing can only be used f	or domestic mailings of the
) 06/16/2003 MAIODANIA DA	~	acco	impanying pap	ers. Each additional paper, ast have its own certificate of	such as an assignment or mailing or transmission.
24025 GREATER M	IACK	<i>.</i>		C	ertificate of Mailing or Tran	asmitsion
SUITE 200	C 341 49090		I he Uni	reby certify th ted States Posts	hat this Fee(s) Transmittal is al Service with sufficient post	s being deposited with the age for first class mail in an
51. CLAIR SHUKE	5, MI 48080		tran	elope addressed ismitted to the L	I to the Box Issue Fee addres JSPTO, on the date indicated	is above, or being facsimile below.
·	1		M	ary Dor	nna Berkley	(Depositor's name)
			122	any D	miterkle	(Signature)
				eptembe	r 15, 2003	U (Date)
APPLICATION NO	FILING DATE	FIRS	T NAMED INVENTOR		ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/504,344 TLE OF INVENTION- ME	02/14/2000 MORY DEVICE WITH F	IXED LENGTH NOM	Cathai G. Phelan	URST	0325.000309	7771
					,	
APPLN. TYPE	SMALL ENTITY	ISSUE FEE	PUBLICATI	ON FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1300	\$0		\$1300	09/16/2003
EXAMIN	R	ART UNIT	CLASS-SUBCLASS	7	·	
NAMAZI, M	EHDI	2188	711-104000			
. Change of correspondence	address or indication of	Fee Address" (37	2. For printing on th	ne natent front	nage, list (1)	
CFR 1,363).			the names of up to ?	3 registered pat	tent attorneys 1. Chris	topher P. Maiorana, P
Change of corresponden	ce address (or Change of (Correspondence	single firm (having	as a member	a registered Rob	ert M. Miller
C "Fee Address" indication	n (or "Fee Address" Indica	tion form	attorney or agent)	and the names	s of up to 2^{-1} .	·· '
PTO/SB/47; Rev 03-02 or Number is required.	more recent) attached. Us	e of a Customer	is listed, no name wil	li be printed.	3	
ASSIGNEE NAME AND	RESIDENCE DATA TO I	BE PRINTED ON THE	PATENT (print or typ	e)		ميسوريون والمركز بالأمري الأمريك الكرون الأمريك المركز
PLEASE NOTE: Unless an	assignce is identified below the USPTO or is being a	ow, no assignee data w	ill appear on the patent	L. Inclusion of a	ssignee data is only appropri	ate when an assignment has
(A) NAME OF ASSIGNEE		(B) RI	ESIDENCE: (CITY and	STATE OR C	OUNTRY)	
Cummond	lamfaanduata		Sar	1000	C A	
cypress .	Semiconducio	r corp.	301		V	
case check the appropriate a	assignce category or category or category	ories (will not be printe 4h. Pa	id on the patent) i		A corporation or other private	group entity i governmen
a issue Fee		ŪAc	heck in the amount of th	he fee(s) is encl	osed.	
D Publication Fee		Q Pay	ment by credit card. Fo	rm PTO-2038	is anached. Decline	Ling of the second
Advance Order - # of Co	pies	Q The Depos	Commissioner is hereit	$\frac{3}{20-0541}$	y charge the required fec(s), or _(enclose an extra copy of thi	r credit any overpayment, to is form).
ommissioner for Patents is a	squested to apply the assu	e Fee and Publication I	cc (if any) or to re-app	ly any previous	sly paid issue fee to the applic	ation identified above.
						Ă
Authorized Signature)	Charle	(10 000)	15/03			6
NOTE: The Issue Fee and	Publication Fee (if requi	(42,829) red) will not be accep	ted from anyone			1
other than the applicant; a interest as shown by the rec	registered attorney or a ords of the United States F	sent; or the assignee atent and Trademark C	or other party in office.			50
This collection of informat	ion is required by 37 CFI	1.311. The informati	on is required to			ş e
UUMAALI UL ICLAIN & DENEILEIN N	is governed by 35 U.S.C. is to complete, including	122 and 37 CFR 1.14.	This collection is			90 A
application. Confidentiality estimated to take 12 minute	to the USPTO, Time w	ill vary depending up require to complete	on the individual this form and/or			00
application. Confidentiality estimated to take 12 minute completed application form case. Any comments on 1	the amount of time you		in Officer 116			<u> </u>
estimated to take 12 minute completed application form case. Any comments on 1 suggestions for reducing th Patent and Trademark O	he amount of time you is burden, should be sent ffice, U.S. Department	to the Chief Informat of Commerce, Alex	andria, Virginia			. ສີ /
application. Confidentiality estimated to take 12 minute completed application form case. Any comments on 1 suggestions for reducing th Patent and Trademark O 2313-1450. DO NOT SI SEND TO: Commissioner f	the amount of time you is burden, should be sent office, U.S. Department END FEES OR COMPL for Patents, Alexandria, Vi	to the Chief Informat of Commerce, Alex ETED FORMS TO T rginia 22313-1450.	andria, Virginia HIS ADDRESS.			

							A	oplication	or Do	ocket Num	iber
	PATENT A	PPLICAT Effect	ION FEE DI	ETERMINATI ber 29, 1999	ON RECOP	RD	C	g s	54	344	•
CLAIMS AS FILED - PART I (Column 1) (Column 2)											THAN ENTITY
FC	DR	NUM	BER FILED	NUMBER	NUMBER EXTRA		E	FEE	1	RATE	FEE
BA	SIC FEE							345.00	OR		690.00
тс	TAL CLAIMS	17	minus 2	20= *		X\$ 9)=		OR	X\$18=	
INE	NDEPENDENT CLAIMS 3 minus 3 = *					X39	X39=			X78=	·····
MC	LIPLE DEPEN		PRESENT			+130)=		OR	+260=	
* If	the difference	in column 1	is less than ze	ero, enter "0" in o	column 2	TOT	AL.		OR	TOTAL	690
	C) - PART II	(Column 2)	SMA	11.1				THAN ENTITY
ENTA	Â	CLAIMS REMAINING AFTER AMENDMEN	7 A	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT	RAT	E	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
MD N	Total	· 20	Minus	** 20	=	X\$ 9)=		OR	X\$18=	
MEN	Independent	* 3	Minus	*** 3	=	X39	=		OB	X78=	
4	FIRST PRESE	NTATION OF	MULTIPLE DEF	PENDENT CLAIM		+130)=		OR	+260=	
						TO	TAL		OR		
		(Column 1)	(Column 2)	(Column 3)	ADDIT. I					
ENT B		CLAIMS REMAINING AFTER AMENDMEN	а П	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RAT	E	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
MON	Total	· 21	Minus	** 20	= /	X\$ 9)= .		OR	X\$18=	18.00
MEI	Independent	* 3	Minus	*** 3	=	X39	=			X78=	
Ê	FIRST PRESE	NTATION OF	MULTIPLE DE	PENDENT CLAIN	1	130				<u>+260</u> -	
	,			•		то	TAL			TOTAL	4
	• •	(Calumn 1	`			ADDIT. I	EE			ADDIT. FEE	
ENT C		CLAIMS REMAINING AFTER AMENDMEN) а	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT	RAT	E	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
MQ	Total	*	Minus	**	=	X\$ 9)= ·		OR	X\$18=	
MEI	Independent	*	Minus	***	=	X39	_			X78=	
	FIRST PRESE	NTATION OF	MULTIPLE DE	PENDENT CLAIN	1				ЮŖ		
	If the entry in colu	mn 1 is less tha	in the entry in colu	umn 2. write "0" in c	olumn 3.	+130)= TA1		OR	+260=	
**	If the "Highest Nu "If the "Highest Nu	mber Previousl mber Previousl	y Paid For" IN TH y Paid For" IN TH	IS SPACE is less th IS SPACE is less th	an 20, enter "20." an 3, enter "3."	ADDIT. I	EE		OR	ADDIT. FEE	L
	The "Highest Nun	nber Previously	Paid For" (Total o	or Independent) is th	e highest number	found in th	e ap	propriate bo	x in co	lumn 1.	
FOR (Rev.	M PTO-875					Patent and T	rader	nark Office, L	J.S. DEI	PARTMENT O	F COMMERC

183 of 186

ISSUE SLIP STAPLE AREA (for additional cross references)



If more than 150 claims or 10 actions staple additional sheet here

(LEFT INSIDE)

184 of 186

						SERIAL	<u>но. :</u>		FILING OATC					
MULTIPLE DEPENDENT CLAIM FEE CALCULATION SHEET							ATTLICANTISI							
	(FOR US	E WITH	FORM	10-876]									
					1	1. I.				1.				
 	ASF		.1~ AME	NOWERT	201 14	NOWENT	ł	}		0.00		1 050		·
	140.	ocr.	410.	067.	ena.	DEP.	·		- 480.	Der.	1.40.	Uer.		OEP.
1			<u> </u>	<u> </u>				61	<u> </u>				<u> </u>	<u> </u>
2	ļ							62					}	
3								61			1	1		
4								56			1	1		
6								60			İ			
								67						
					· ·			68		· ·				
<u>d</u> .					· · ·			69						
10		 						60						
11								61						
12	1	l		1	· ·			62			· .			
. 13			·			·		63 .			•			-
. 14				1		·		61			*		•	
16	· ·			•				65						
16						·		66						
17			:					67						
18			•					68 ·						
19		•						69			. <u>.</u>			
20						-		70			·			
21								71						
22			<u> </u>	<u> </u>	· .			72	· · .					
23	<u> </u>		<u> </u>	<u> </u>	[75	<u> </u>			<u> </u>	<u></u>	
24		ļ	<u> </u>					74	·]	
25			 					75 '						
26	<u> </u>	<u> </u>			<u> </u>			76						{
27		 	ļ					- 11						
28		}]		<u> </u>			78						{
30	<u> </u>	 	Į		<u>`</u> -			. (8			<u>.</u>			<u>,</u>
1 21	1		1		<u> </u>			. OV R1				· · · ·		$\overline{1}$
32	1	1.		+				82						
. 33		1		1	1			83						•
34	1.	1	1.	1	1	1		84						
36	·		1.	1	1 .			86		·				
36			1	1				86			•			
37								87						
38							•	8 8						·
39		1		ŀ				69						
10			<u> </u>	4				90	·		·			
					 			91						i
42					 	ļ		92						i
1	+							01 A2						
46						1	:							
46						 		QA A				<u> </u>		
47	1		1		1	1		- 07				·		
48	1	1	1		1	1		98						
. (9		1	1	+	1	1		90						
60					1	1		100						
TOTAL	3	1	1		1	1		TOTAL						• 1
TOTAL	TIT.			┙ _┻ ┛				TOLY				ا لم		ا لحسها
TPTAL	15	anora	╬┈─	11000		12.20		TOTAL		ad treat		CHIN.		
	11/	1 (91 % F)	.•1	1.000	5 1	1.1.1.1.7 : I	•	(. 1					1077 - C. N. VI.



 $\hat{\mathbf{x}}_{n}^{\mathrm{sys}}$

186 of 186