

1  
2  
3  
4  
5  
6 Proceedings  
7  
8  
9  
10  
11  
12  
13  
14  
15

# International Conference on Computer Design

## **VLSI in Computers and Processors**

---

21 October 12-15, 1997  
22  
23 Austin, Texas  
24  
25  
26  
27  
28  
29  
30

31 *Sponsored by*  
32

33 IEEE Computer Society Technical Committee on Design Automation  
34  
35 IEEE Circuits and Systems Society  
36  
37  
38  
39  
40  
41



---

50 Washington • Brussels • Tokyo  
51  
52  
53

1  
2  
3  
4 Copyright © 1997 by The Institute of Electrical and Electronics Engineers, Inc.  
5 All rights reserved  
6  
7  
8

9 *Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries may  
10 photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that  
11 carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid  
12 through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

13 Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE  
14 Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

15 *The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They  
16 reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and  
17 without change. Their inclusion in this publication does not necessarily constitute endorsement by the  
18 editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.*

20  
21 IEEE Computer Society Order Number PR08026  
22 ISBN 0-8186-8026-X  
23 ISBN 0-8186-8207-8 (case)  
24 ISBN 0-8186-8208-6 (microfiche)  
25 IEEE Order Plan Catalog Number 97CB36149  
26 ISSN 1063-6404

28 Additional copies may be ordered from:  
29

30 IEEE Computer Society  
31 Customer Service Center  
32 10662 Los Vaqueros Circle  
33 P.O. Box 3014  
34 Los Alamitos, CA 90720-1314  
35 Tel: + 1-714-821-8380  
Fax: + 1-714-821-4641  
E-mail: cs.books@computer.org

IEEE Service Center  
445 Hoes Lane  
P.O. Box 1331  
Piscataway, NJ 08855-1331  
Tel: + 1-908-981-1393  
Fax: + 1-908-981-9667  
mis.custserv@computer.org

IEEE Computer Society  
13, Avenue de l'Aquilone  
B-1200 Brussels  
BELGIUM  
Tel: + 32-2-770-2198  
Fax: + 32-2-770-8505  
euro.ofc@computer.org

IEEE Computer Society  
Oshima Building  
2-19-1 Minami-Aoyama  
Minato-ku, Tokyo 107  
JAPAN  
Tel: + 81-3-3408-3118  
Fax: + 81-3-3408-3553  
tokyo.ofc@computer.org

39 Editorial production by Ian Torwick  
40

41 Cover design by Joseph Daigle/Studio Productions  
42

43 Printed in the United States of America by Technical Communication Services  
44



## Table of Contents

	ICCD '97 Conference Program	
	1997 Technical Program	
10	Welcome to ICCD'97 .....	xiv
11	Program Committee .....	xvi
12	Additional Referees .....	xix
13	<b>Session 1.1: Keynote Speech</b>	
14	Intelligent RAM (IRAM): the Industrial Setting, Applications, and Architectures .....	2
15	<i>D. Patterson, K. Asanovic, A. Brown, R. Fromm, J. Golbus, B. Gribstad,     K. Keeton, C. Kozyrakis, D. Martin, S. Perissakis, R. Thomas, N. Treuhaft,     and K Yelick, University of California at Berkeley, California</i>	
16	<b>Session 1.2: CAD Plenary</b>	
17	<i>Chair: Andreas Kuehlmann, IBM T. J. Watson Research Center</i>	
18	A Brief History of the Future of Semiconductor Electronic Design Automation .....	10
19	<i>Ron Rohrer, TBD Consultants</i>	
20	<b>Concurrent Sessions 1.3</b>	
21	<b>Session 1.3.1: Special Session: Industrial Applications of Formal Verification</b>	
22	<i>Organizer and Chair: Andreas Kuehlmann, IBM T. J. Watson Research Center</i>	
23	Formal Implementation Verification of the Bus Interface Unit for the Alpha 21264 Microprocessor .....	16
24	<i>G.P. Bischoff, K.S. Brace, S. Jain, and R. Razdan</i>	
25	Intertwined Development and Formal Verification of a 60x bus Model .....	25
26	<i>M. Kaufmann and C. Pixley</i>	
27	Formally Specifying and Mechanically Verifying Programs for the Motorola Complex Arithmetic Processor DSP .....	31
28	<i>B.C. Brock and W.A. Hunt, Jr.</i>	
29	BIST-Based Fault Diagnosis in the Presence of Embedded Memories .....	37
30	<i>J. Savir</i>	
31	Built-in Self Test for Content Addressable Memories .....	48
32	<i>Y.-S. Kang, J.-C. Lee, and S. Kang</i>	
33	Pseudo-Random Pattern Testing of Bridging Faults .....	54
34	<i>N.A. Touba and E.J. McCluskey</i>	
35	<b>Session 1.3.3: Simulation and Power Estimation</b>	
36	<i>Chair: Teng-Sheng Moh, Silicon Valley Research, Inc.</i>	
37	Novel Simulation of Deep-Submicron MOSFET Circuits .....	62
38	<i>S. Bruma and R.H.J.M. Otten</i>	
39	Time-Stamped Transition Density for the Estimation of Delay Dependent Switching Activities .....	68
40	<i>H. Choi and S.H. Hwang</i>	

5	Power Compiler: A Gate-Level Power Optimization and Synthesis System .....	74
6	<i>B. Chen and I. Nedelchev</i>	
7	<b>Session 1.3.4: Branch Prediction</b>	
8	<i>Chair: Jim Bondi, Texas Instruments</i>	
9	Elastic History Buffer: A Low-Cost Method to Improve Branch	
10	Prediction Accuracy .....	82
11	<i>M.-D. Tarlescu, K.B. Theobald, and G.R. Gao</i>	
12	Design Optimization for High-Speed Per-address Two-level Branch Predictors .....	88
13	<i>J.-C.K. Chen, C.-C. Lee, M.A. Postiff, and T.N. Mudge</i>	
14	PA-8000: A Case Study of Static and Dynamic Branch Prediction .....	97
15	<i>C. Burch</i>	
16	<b>Concurrent Sessions 1.4</b>	
17	<b>Session 1.4.1: New Techniques for Gate-Sizing and Retiming</b>	
18	<i>Chair: Derek Beatty, Motorola, Inc.</i>	
19	Discrete Drive Selection for Continuous Sizing.....	110
20	<i>R. Haddad, L.P.P.P. van Ginneken, and N. Shenoy</i>	
21	Continuous Retiming: Algorithms and Applications.....	116
22	<i>P. Pan</i>	
23	Optimal Clock Period Clustering for Sequential Circuits with Retiming.....	122
24	<i>A.K. Karandikar, P. Pan, and C.L. Liu</i>	
25	<b>Session 1.4.2: Circuit Modeling</b>	
26	<i>Chair: Sandip Kundu, IBM Corp.</i>	
27	Comparison between nMOS Pass-Transistor logic style vs. CMOS	
28	Complementary Cells .....	130
29	<i>R. Mehrotra, M. Pedram, and X. Wu</i>	
30	Circuit-Based Description and Modeling of Electromagnetic Noise Effects	
31	in Packaged Low-Power Electronics.....	136
32	<i>A.C. Cangellaris, W. Pinello, and A. Ruehli</i>	
33	Transistor-Level Sizing and Timing Verification of Domino Circuits in the	
34	Power PC Microprocessor.....	143
35	<i>A. Dharchoudhury, D. Blaauw, J. Norton, S. Pullela, and J. Dunning</i>	
36	<b>Session 1.4.3: Novel Architectures</b>	
37	<i>Chair: Greg Fisher, Printronix Corporation</i>	
38	Architectural Adaptation for Application-Specific Locality Optimization.....	150
39	<i>X. Zhang, A. Dasdan, M. Schulz, R.K. Gupta, and A.A. Chien</i>	
40	A New Processor Architecture for Digital Signal Transport Systems .....	157
41	<i>M. Inamori, K. Ishii, A. Tsutsui, K. Shirakawa H. Nakada, and T. Miyazaki</i>	
42	<b>Short Papers</b>	
43	PROPHID: A Heterogeneous Multi-Processor Architecture for Multimedia.....	164
44	<i>J.A. Leijten, J.L. van Meerbergen, A.A. Timmer, and J.A.G. Jess</i>	

1	Enhanced Compression Techniques to Simplify Program Decompression and Execution .....	170
2	<i>M. Breternitz, Jr. and R. Smith</i>	
3	<b>Session 1.4.4: Low Power Architectures</b>	
4	<i>Chair: Tim Brodnax, IBM</i>	
5	A Low Power Approach to Floating Point Adder Design .....	178
6	<i>R.V.K. Pillai, D. Al-Khalili, and A.J. Al-Khalili</i>	
7	Design and Implementation of Low-Power Digit-Serial Multipliers .....	186
8	<i>Y.-N. Chang, J.H. Satyanarayana, and K.K. Parhi</i>	
9	On Complexity Reduction of FIR Digital Filters Using Constrained Least Squares Solution.....	196
10	<i>K. Muhammad and K. Roy</i>	
11	<b>Concurrent Session 1.5</b>	
12	<b>Session 1.5.1: Timing Optimization for Deep Submicron Technology</b>	
13	<i>Chair: Masahiro Fujita, Fujitsu Laboratories of America</i>	
14	An Integrated Placement and Synthesis Approach for Timing Closure of PowerPC™ Microprocessors .....	206
15	<i>S. Hojat and P. Villarrubia</i>	
16	Post-Layout Circuit Speed-up by Event Elimination.....	211
17	<i>H. Vaishnav, C.-K. Lee, and M. Pedram</i>	
18	Clustering and Load Balancing for Buffered Clock Tree Synthesis.....	217
19	<i>A.D. Mehta, Y.-P. Chen, N. Menezes, D.F. Wong, and L.T. Pileggi</i>	
20	CMOS Gate Delay Models for General RLC Loading .....	224
21	<i>R. Arunachalam, F. Dartu, and L.T. Pileggi</i>	
22	<b>Session 1.5.2: Special Session: The G4 S/390 Microprocessor</b>	
23	<i>Organizer: Andreas Kuehlmann, IBM T. J. Watson Research Center</i>	
24	<i>Chair: Sumit Dasgupta, IBM</i>	
25	Design Methodology for the High-Performance G4 S/390 Microprocessor .....	232
26	<i>K.L. Shepard, S. Carey, D.K. Beece, R. Hatch, and G. Northrop</i>	
27	A High-Frequency Custom CMOS S/390 Microprocessor .....	241
28	<i>C.F. Webb and J.S. Liptay</i>	
29	High Performance CMOS Circuit Techniques for the G-4 S/390 Microprocessor .....	247
30	<i>J. Warnock, L. Sigal, B. Curran, and Y. Chan</i>	
31	A 400 MHz, 144Kb CMOS ROM MACRO for an IBM S/390-Class Microprocessor.....	253
32	<i>A. Tuminaro</i>	
33	<b>Session 1.5.3: Multiprocessor Communication</b>	
34	<i>Chair: Wai-Chi Fang, Jet Propulsion Laboratory</i>	
35	A Comparative Evaluation of Hierarchical Network Architecture of the HP-Convex Exemplar.....	258
36	<i>R. Castaneda, X. Zhang, and J.M. Hoover, Jr.</i>	

# Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

### API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

### LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

### FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

### E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.