UTILITY	ocket No.	SRC028			
PATENT APPLICATION	First Inventor		Daniel Poznanovic et al.		
TRANSMITTAL (Only for new nonprovisional applications under 37 CFR 1.53(b))	Title Express Mail Label No.		SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE		
			EV331755319US		
APPLICATION ELEMENTS		Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450			
 Fee Transmittal Form (submit an original and a duplicate for fee Applicant claims small entity statu See 37 CFR 1.27 Specification [total pages2 (preferred Arrangement set forth below) Descriptive title of the Invention Cross References to Related Applicat Statement Regarding Fed sponsored Reference to sequence listing, a table computer program listing appendix Background of the Invention Brief Description of the Drawings Detailed Description Claim(s) Abstract of the Disclosure Mewly executed (original or copy) Copy from prior appl. (37 C.F.R. § (for continuation/divisional with Box 18 comp IDELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in prior application, see 37 C.F.R. §§ 1.63(d)(2) and1.33(b). 	e processing) IS. 26] ations J R&D le, or a 	 Applicat CD-ROF or Comp Nucleotide a (if applicable a. □ C D. □ S ii c. □ S Accc 9. △ Assign 10. □ 37 C (whe 11. □ Engli 12. □ IDS a 13. □ Preli 14. △ Return 15. □ Certifie 16. □ Nonput 122(b) 17. △ Other: 	ion Data Sheet. (See 37 CFR 1 M or CD-R in duplicate, large ta buter Program (Appendix) and/or Amino Acid Sequence S <i>e, all necessary</i>) Computer Readable Form Specification Sequence Listing on: . □ CD-ROM or CD-R (2 copie i. □ paper Statements verifying identity of above OMPANYING APPLICATION F ment Papers (coversheet/docume FR. 3.73(b) Statement SFR. 3.73(b) Statement There is an assignee) // ish Translation Document & Form PTO/SB/08A □ Co Citi iminary Amendment Receipt Postcard (MPEP 503) d Copy of Priority Document(s) bilication Request Under 35 USC (2)(B)(i).Applicant must attach for Certificate of Mailing by Exprese	.76 ble ubmission is); or <u>/e copies</u> <u>PARTS</u> ent(s)) Power of Attorney opies of IDS tations C form PTO/SB/35 ss Mail	
18. If a CONTINUING APPLICATION, check preliminary amendment, or in an Application Da	appropriate be ata Sheet under n-in-part (CIP)	ox, and supply th r 37 CFR 1.76: of prior appl	e requisite information below and ication No.:/	d in a	
Prior application information: Examin	ner:	Grou	oup/Art Unit:		
FOR CONTINUATION OR DIVISIONAL APPS only: The entire disc the disclosure of the accompanying continuation or divisional applic inadvertently omitted form the submitted application parts.	closure of the prior ap cation and is hereby in	plication, from which an ncorporated by reference	oath or declaration is supplied under Box 5b, is e. The incorporation <u>can only</u> be relied upon w	s considered a part of hen a portion has been	
19.	CORRESPO	NDENCE ADD	RESS		
Customer Number 25235		or 🗌 Corresp	oondence address below		
Name					
Address					
City Stat	e		ZIP	Ma	
Country Tele	ephone		Fax		
Nome (Brint/Type) Millions I Kubide	E	Pagistration No	29 664		

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes

Serial No. NEW

For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

Filed: Herewith

CERTIFICATE OF MAILING BY EXPRESS MAIL

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

	The undersigned hereby certifies that the following documents:
1.	Utility Patent Application Transmittal;
2.	Fee Transmittal and \$928 filing fee;
3.	Utility Patent Application- 22 pgs. Spec, 3 pgs. Claims, 1 pg. Abstract;
4.	Executed Declaration for Utility Patent Application;
5.	12 sheets of drawings;
6.	Recordation Form Cover Sheet PTO 1595 with Executed
	Assignment and Recording Fee of \$40.00;
77	Potum postoond, and

7. Return postcard; and

8. Certificate of Mailing By Express Mail relating to the above application, were deposited as "Express Mail", Mailing Label

No. EV331755319US, with the United States Postal Service, addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

16 2004 June Date Zeby 6 Date

Maile

William J. Kubida, Reg. No. 29,664 HOGAN & HARTSON LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5909 Tel (303) 899-7333 Fax

ļ						Complete if Known				
_	g FEE TRANSMITTAL 6 8 6 6			Appl	Application Number					
90				Filing	Date		Herewith			
16	2 Effective 10/01/2003. Patent fees are subject to annual revision				n First	Named Inv	entor	Daniel Poznanovic	Daniel Poznanovic et al.	
)4					Exar	Evening Name				
						Group / Art Unit				
	Applicant claims small entity status. See 37 CFR 1.27					Attorney Docket No.				
		OUNT OF PA		(\$) 900.00		SRC028				
		METHOD OF	PAYMENT (che	eck all that apply)	<u> </u>	FEE CALCULATION (continued)				
1	Check] credit card [Account] money order [] other [] none	3. ADD	3. ADDITIONAL FEES				
	Deposit Account Number	isit 50-1123			Large Entity Fee (\$)	Small Entity Fee (\$)		Fee Description _ Fee Paid		
				130	65	Surcharge -	late filing fee or oath			
	Account	Deposit Hogan & Hartson L.L.P.			50	25	cover sheet	rate provisional liling lee or		
	Name				130	130	Non-English	specification		
	Charge fe	e(s) indicated to:	elow 🖾 Credit any	y) v overpayments	2,520	2,520	reexaminatio	n		
	Charge a	ny additional fee	(s) or any underpay	ment of fee(s)	920*	920*	Requesting p Examiner act	oublication of SIR prior to to		
	identified	deposit account	t	e ming live to the above-	1,840*	1,840*	Requesting p Examiner act	publication of SRI after tion		
					110	55	Extension for	r reply within first month		
		F	FEE CALCULAT	ION	420	210	Extension for	r reply within second month		
	1. BASIC F	FILING FEE		h	950	475	Extension for	r reply within third month		
	Large Entity Fee (\$)	Small Entity Fee (\$)	Fee Descript	Fee Paid	1,480	/40	Extension for	r reply within fourth month		
	770	385	Utility Filing Fee	770.00	2,010	1,005	Extension for	r reply within fifth month		
	340	170	Design filing fee		330	165	Notice of App	peal		
	530	265	Plant filing fee		330	165	Filing a brief	in support of an appeal		
	160	365	Reissue ming ree	_	1 510	1.510	Request for o			
	160	00	Provisional ming le	e	1,510	1,510	proceeding	situle a public use		
	SUBTOTAL (1) (\$) 770.00 2. EXTRA CLAIM FEES FOR UTILITY AND REISSUE Fee from Fee Paid				110	55 665	Petition to re Petition to re	vive – unavoidable vive – unintentional		
					1,330	664	Utility issue f	ee (or reissue)		
					480	240	Design issue	efee		
	Total Claims	24 -20**=	= 4 ×	18 = 72.00	640	320	Plant issue fe	ee		
	Independent Claims 1	4 -3**=	1 X 8	36 = 86.00	130	130	Petitions to the	he Commissioner		
	Multiple Depe	endent		=	50	50	Processing for	ee under 37 CFR 1.17(q)		
	**or number pro	eviously paid, if greater	ater; For Reissues, se titv	e below Fee Description	180 	180 40	Submission of Recording ea	or into Disclosure Stmt ach patent assignment per	40.00	
	Fee (\$)	Fee (\$)		one of 20		205	property (time	is number of properties)	,	
	18	9	Ciaims in exc	Jess of ZU	'''	385	CFR § 1.129	(a))	′	
	86	43	Independent	claims in excess of 3	770	385	For each add examined (3)	ditional invention to be 7 CFR §1.129(b))		
	290	145	Multiple depe	ndent claim, if not paid	770	385	Request for (Continued Examination		
	00	45	original pater	it	500	500	design applic	cation		
	18	9	Reissue cla original pater	iims in excess of 20 and over it	Other fe	r fee (specify)				
		SUBTO	TAL (2)	(\$) 158.00	*Reduce	ed by Basic F	ling Fee Paid	SUBTOTAL (3)	(\$) 40.00	
1		BY Comp	lete (if applicable)		I c.	mintratis - bla		Teleshan		
	Name (Print/	Willie	am J Kubid a		(At	gistration No. tomey/Agent)	29,664		(19) 448-5900	
	Signature	\mathcal{L}	Ul -	Kill.				Date 16	and zory	
•									>	

PATENT APPLICATION ATTORNEY DOCKET No. SRC028 Client/Matter No. 80404.0033.001 Express Mail Label No. EV331755319US

SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

1. <u>Related Applications.</u>

[0001] The present invention claims the benefit of U.S. Provisional Patent application Serial No. 60/479,339 filed on June 18, 2003, which is incorporated herein by reference in its entirety.

BACKGROUND OF THE INVENTION

1. <u>Field of the Invention.</u>

[0002] The present invention relates, in general, to enhancing the efficiency and utilization of memory bandwidth in reconfigurable hardware. More specifically, the invention relates to implementing explicit memory hierarchies in reconfigurable processors that make efficient use of off-board, on-board, on-chip storage and available algorithm locality. These explicit memory hierarchies avoid many of the tradeoffs and complexities found in the traditional memory hierarchies of microprocessors.

2. Relevant Background.

[0003] Over the past 30 years, microprocessors have enjoyed annual performance gains averaging about 50% per year. Most of the gains can be attributed to higher processor clock speeds, more memory bandwidth and increasing utilization of instruction level parallelism (ILP) at execution time.

[0004] As microprocessors and other dense logic devices (DLDs) consume data at ever-increasing rates it becomes more of a challenge to design memory hierarchies that can keep up. Two measures of the gap between the microprocessor and memory hierarchy are bandwidth efficiency and bandwidth utilization. Bandwidth efficiency refers to the ability to exploit available locality in a program or algorithm. In the ideal situation, when there is maximum bandwidth efficiency, all available locality is utilized. Bandwidth utilization refers to the amount of memory bandwidth that is utilized during a calculation. Maximum bandwidth utilization occurs when all available memory bandwidth is utilized.

[0005] Potential performance gains from using a faster microprocessor can be reduced or even negated by a corresponding drop in bandwidth efficiency and bandwidth utilization. Thus, there has been significant effort spent on the development of memory hierarchies that can maintain high bandwidth efficiency and utilization with faster microprocessors.

[0006] One approach to improving bandwidth efficiency and utilization in memory hierarchies has been to develop ever more powerful processor caches. These caches are high-speed memories (typically SRAM) in close proximity to the microprocessor that try to keep copies of instructions and data the microprocessor may soon need. The microprocessor can store and retrieve data from the cache at a much higher rate than from a slower, more distant main memory.

[0007] In designing cache memories, there are a number of considerations to take into account. One consideration is the width of the cache line. Caches are arranged in lines to help hide memory latency and exploit spatial locality. When a load suffers a cache miss, a new cache line is loaded from main memory into the cache. The assumption is that a program being executed by the microprocessor has a high degree of spatial locality, making it likely that other memory locations in the cache line will also be required.

[0008] For programs with a high degree of spatial locality (e.g., stride-one access), wide cache lines are more efficient since they reduce the number of times a processor has to suffer the latency of a memory access. However, for programs with lower levels of spatial locality, or random access, narrow lines

are best as they reduce the wasted bandwidth from the unused neighbors in the cache line. Caches designed with wide cache lines perform well with programs that have a high degree of spatial locality, but generally have poor gather/scatter performance. Likewise, caches with short cache lines have good gather/scatter performance, but loose efficiency executing programs with high spatial locality because of the additional runs to the main memory.

[0009] Another consideration in cache design is cache associativity, which refers to the mapping between locations in main memory and cache sectors. At one extreme of cache associativity is a direct-mapped cache, while at another extreme is a fully associative cache. In a direct mapped-cache, a specific memory location can be mapped to only a single cache line. Directmapped caches have the advantage of being fast and easy to construct in logic. The disadvantage is that they suffer the maximum number of cache conflicts. At the other extreme, a fully associative cache allows a specific location in memory to be mapped to any cache line. Fully associative caches tend to be slower and more complex due to the large amount of comparison logic they need, but suffer no cache conflict misses. Oftentimes, caches fall between the extremes of direct-mapped and fully associative caches. A design point between the extremes is a k-set associative cache, where each memory location can map to k cache sectors. These caches generally have less overhead than fully associative caches, and reduce cache conflicts by increasing the value of k.

[0010] Another consideration in cache design is how cache lines are replaced due to a capacity or conflict miss. In a direct-mapped cache, there is only one possible cache line that can be replaced due to a miss. However, in caches with higher levels of associativity, cache lines can be replaced in more that one way. The way the cache lines are replaced is referred to as the replacement policy.

\\\CS - 80404/0033 - 68254 v2

[0011] Options for the replacement policy include least recently used (LRU), random replacement, and first in—first out (FIFO). LRU is used in the majority of circumstances where the temporal locality set is smaller than the cache size, but it is normally more expensive to build in hardware than a random replacement cache. An LRU policy can also quickly degrade depending on the working set size. For example, consider an iterative application with a matrix size of N bytes running through a LRU cache of size M bytes. If N is less than M, then the policy has the desired behavior of 100% cache hits, however, if N is only slightly larger than M, the LRU policy results in 0% cache hits as lines are removed just as they are needed.

[0012] Another consideration is deciding on a write policy for the cache. Writethrough caches send data through the cache hierarchy to main memory. This policy reduces cache coherency issues for multiple processor systems and is best suited for data that will not be re-read by the processor in the immediate future. In contrast, write-back caches place a copy of the data in the cache, but does not immediately update main memory. This type of caching works best when a data just written to the cache is quickly requested again by the processor.

[0013] In addition to write-through and write-back caches, another kind of write policy is implemented in a write-allocate cache where a cache line is allocated on a write that misses in cache. Write-allocate caches improve performance when the microprocessor exhibits a lot of write followed by read behavior. However, when writes are not subsequently read, a write-allocate cache has a number of disadvantages: When a cache line is allocated, it is necessary to read the remaining values from main memory to complete the cache line. This adds unnecessary memory read traffic during store operations. Also, when the data is not read again, potentially useful data in the cache is displaced by the unused data.

[0014] Another consideration is made between the size and the speed of the cache: small caches are typically much faster than larger caches, but store less data and fewer instructions. Less data means a greater chance the cache will not have data the microprocessor is requesting (i.e., a cache miss) which can slow everything down while the data is being retrieved from the main memory.

[0015] Newer cache designs reduce the frequency of cache misses by trying to predict in advance the data that the microprocessor will request. An example of this type of cache is one that supports speculative execution and branch prediction. Speculative execution allows instructions that likely will be executed to start early based on branch prediction. Results are stored in a cache called a reorder buffer and retired if the branch was correctly predicted. Of course, when mis-predictions occur instruction and data bandwidth are wasted.

[0016] There are additional considerations and tradeoffs in cache design, but it should be apparent from the considerations described hereinbefore that it is very difficult to design a single cache structure that is optimized for many different programs. This makes cache design particularly challenging for a multipurpose microprocessor that executes a wide variety of programs. Cache designers try to derive the program behavior of "average" program constructed from several actual programs that run on the microprocessor. The cache is optimized for the average program, but no actual program behaves exactly like the average program. As a result, the designed cache ends up being sub-optimal for nearly every program actually executed by the microprocessor. Thus, there is a need for memory hierarchies that have data storage and retrieval characteristics that are optimized for actual programs executed by a processor.

[0017] Designers trying to develop ever more efficient caches optimized for a variety of actual programs also face another problem: as caches add additional features, the overhead needed to implement the added features also grows.

Caches today have so much overhead that microprocessor performance may be reaching a point of diminishing returns as the overhead starts to cut into performance. In the Intel Pentium III processor for example, more than half of the 10 million transistors are dedicated to instruction cache, branch prediction, out-of-order execution and superscalar logic. The situation has prompted predictions that as microprocessors grow to a billion transistors per chip, performance increases will drop to about 20% per year. Such a prediction, if borne out, could have a significant impact on technology growth and the computer business.

[0018] Thus, there is a growing need to develop improved memory hierarchies that limit the overhead of a memory hierarchy without also reducing bandwidth efficiency and utilization.

SUMMARY OF THE INVENTION

[0019] Accordingly, an embodiment of the invention includes a reconfigurable processor that includes a computational unit and a data access unit coupled to the computational unit, where the data access unit retrieves data from an on-processor memory and supplies the data to the computational unit, and where the computational unit and the data access unit are configured by a program.

[0020] The present invention also involves a reconfigurable processor that includes a first memory of a first type and a data prefetch unit coupled to the memory, where the data prefetch unit retrieves data from a second memory of a second type different from the first type, and the first and second memory types and the data prefetch unit are configured by a program.

[0021] Another embodiment of the invention includes a reconfigurable hardware system that includes a common memory, also referred to as external memory, and one or more reconfigurable processors coupled to the common memory, where at least one of the reconfigurable processors includes a data prefetch unit to read and write data between the unit and the common memory,

and where the data prefetch unit is configured by a program executed on the system.

[0022] Another embodiment of the invention includes a method of transferring data that includes transferring data between a memory and a data prefetch unit in a reconfigurable processor, transferring data between the prefetch unit and a data access unit, and transferring the data between a computational unit and the data access unit, where the computational unit, data access unit and the data prefetch unit are configured by a program.

[0023] Additional embodiments of the invention are set forth in part in the description that follows, and in part will become apparent to those skilled in the art upon examination of the following specification, or may be learned by the practice of the invention. The advantages of the invention may be realized and attained by means of the instrumentalities, combinations, compositions, and methods particularly pointed out in the appended claims.

BRIEF DESCRIPTION OF THE DRAWINGS

[0024] Figure 1 shows a reconfigurable processor in which the present invention may be implemented;

[0025] Figure 2 shows computational logic as might be loaded into a reconfigurable processor;

[0026] Figure 3 shows a reconfigurable processor as in Figure 1, but with the addition of data access units;

[0027] Figure 4 shows a reconfigurable processor as in Figure 3, but with the addition of data prefetch units;

[0028] Figure 5 shows reconfigurable processor with the inclusion of external memory;

[0029] Figure 6 shows reconfigurable processors with external memory and with an intelligent memory controller;

[0030] Figure 7 shows a reconfigurable processor having a combination of data prefetch units and data access units feeding computational logic;

[0031] Figure 8 shows the bandwidth efficiency and utilization gains obtained when utilizing a data prefetch unit and an intelligent memory controller to perform strided memory references;

[0032] Figure 9A and Figure 9B show the bandwidth efficiency and utilization gains obtained when utilizing a data prefetch unit and an intelligent memory controller to perform subset memory references in X-Y plane;

[0033] Figure 10A and Figure 10B show the bandwidth efficiency and utilization gains obtained when utilizing a data prefetch unit and an intelligent memory controller to perform subset memory references in X-Z plane;

[0034] Figure 11A and Figure 11B show the bandwidth efficiency and utilization gains obtained when utilizing a data prefetch unit and an intelligent memory controller to perform subset memory references in Y-Z plane;

[0035] Figure 12A and Figure 12B show the bandwidth efficiency and utilization gains obtained when utilizing a data prefetch unit and an intelligent memory controller to perform subset memory references in a mini-cube;

[0036] Figure 13 shows the bandwidth efficiency and utilization gains obtained when utilizing a data prefetch unit and an intelligent memory controller to perform indirect memory references;

[0037] Figure 14 shows the bandwidth efficiency and utilization gains obtained when utilizing a data prefetch unit and an intelligent memory controller to perform strided memory reference together with computation.

DETAILED DESCRIPTION

1. Definitions:

[0038] Direct execution logic (DEL) - is an assemblage of dynamically reconfigurable functional elements that enables a program to establish an optimized interconnection among selected functional units in order to implement a desired computational, data prefetch and/or data access functionality for maximizing the parallelism inherent in the particular code.

[0039] Reconfigurable Processor – is a computing device that contains reconfigurable components such as FPGAs and can, through reconfiguration, instantiate an algorithm as hardware.

[0040] Reconfigurable Logic – is composed of an interconnection of functional units, control, and storage that implements an algorithm and can be loaded into a Reconfigurable Processor.

[0041] Functional Unit – is a set of logic that performs a specific operation. The operation may for example be arithmetic, logical, control, or data movement. Functional units are used as building blocks of reconfigurable logic.

[0042] Macro – is another name for a functional unit.

[0043] Memory Hierarchy – is a collection of memories

[0044] Data prefetch Unit – is a functional unit that moves data between members of a memory hierarchy. The movement may be as simple as a copy, or as complex as an indirect indexed strided copy into a unit stride memory.

[0045] Data access Unit – is a functional unit that accesses a component of a memory hierarchy, and delivers data directly to computational logic.

[0046] Intelligent Memory Control Unit – is a control unit that has the ability to select data from its storage according to a variety of algorithms that can be selected by a data requestor, such as a data prefetch unit.

[0047] Bandwidth Efficiency – is defined as the percentage of contributory data transferred between two points. Contributory data is data that actually participates in the recipients processing.

[0048] Bandwidth Utilization – is defined as the percentage of maximum bandwidth between two points that is actually used to pass contributory data.

2. Description

[0049] A reconfigurable processor (RP) 100 implements direct executable logic (DEL) to perform computation, as well a memory hierarchy for maintaining input data and computational results. DEL is an assemblage of dynamically reconfigurable functional elements that enables a program to establish an optimized interconnection among selected functional units in order to implement a desired computational, data prefetch and/or data access functionality for maximizing the parallelism inherent in the particular code. The term DEL may also be used to refer to the set of constructs such as code, data, configuration variables, and the like that can be loaded into RP 100 to cause RP 100 to implement a particular assemblage of functional elements.

[0050] Figure 1 presents an RP 100, which may be implemented using field programmable gate arrays (FPGAs) or other reconfigurable logic devices, that can be configured and reconfigured to contain functional units and interconnecting circuits, and a memory hierarchy comprising on-board memory banks 104, on-chip block RAM 106, registers wires, and a connection 108 to external memory. On-chip reconfigurable components 102 create memory structures such as registers, FIFOs, wires and arrays using block RAM. Dual-ported memory 106 is shared between on-chip reconfigurable components 102. The reconfigurable processor 100 also implements user-defined computational

logic (e.g., such as DEL 200 shown in Figure 2) constructed by programming an FPGA to implement a particular interconnection of computational functional units. In a particular implementation, a number of RPs 100 are implemented within a memory subsystem of a conventional computer, such as on devices that are physically installed in dual inline memory module (DIMM) sockets of a computer. In this manner the RPs 100 can be accessed by memory operations and so coexist well with a more conventional hardware platform. It should be noted that, although the exemplary implementation of the present invention illustrated includes six banks of dual ported memory 104 and two reconfigurable components 102, any number of memory banks and/or reconfigurable components may be used depending upon the particular implementation or application.

[0051] Any computer program, including complex graphics processing programs, word processing programs, database programs and the like, is a collection of algorithms that interact to implement desired functionality. In the common case in which static computing hardware resources are used (e.g., a conventional microprocessor), the computer program is compiled into a set of executable code (i.e., object code) units that are linked together to implement the computer program on the particular hardware resources. The executable code is generated specifically for a particular hardware platform. In this manner, the computer program is adapted to conform to the limitations of the static hardware platform. However, the compilation process makes many compromises based on the limitations of the static hardware platform.

[0052] Alternatively, an algorithm can be defined in a high level language then compiled into DEL. DEL can be produced via a compiler from high level programming languages such as C or FORTRAN or may be designed using a hardware definition language such as Verilog, VHDL or a schematic capture tool. Computation is performed by reconfiguring a reconfigurable processor with the DEL and flowing data through the computation. In this manner, the

hardware resources are essentially adapted to conform to the program rather than the program being adapted to conform to the hardware resources.

[0053] For purposes of this description a single reconfigurable processor will be presented first. A sample of computational logic 201 is shown in Figure 2. This simple assemblage of functional units performs computation of two results ("A+B" and "A+B-(B*C)) from three input variables or operands "A", "B" and "C". In practice, computational units 201 can be implemented to perform very simple or arbitrarily complex computations. The input variables (operands) and output or result variables may be of any size necessary for a particular application. Theoretically, any number of operands and result variables may be used/generated by a particular DEL. Great complexity of computation can be supported by adding additional reconfigurable chips and processors.

[0054] For greatest performance the DEL 200 is constructed as parallel pipelined logic blocks composed of computational functional units capable of taking data and producing results with each clock pulse. The highest possible performance that can be achieved is computation of a set of results with each clock pulse. To achieve this, data should be available at the same rate the computation can consume the data. The rate at which data can be supplied to DEL 200 is determined, at least in significant part, by the memory bandwidth utilization and efficiency. Maximal computational performance can be achieved with parallel and pipelined DEL together with maximizing the memory bandwidth utilization and efficiency. Unlike conventional static hardware platforms, however, the memory hierarchy provided in a RP 100 is reconfigurable. In accordance with the present invention, through the use of data access units and associated memory hierarchy components, computational demands and memory bandwidth can be matched.

[0055] High memory bandwidth efficiency is achieved when only data required for computation is moved within the memory hierarchy. Figure 3 shows a simple logic block 300 comprising computational functional units 301, control

(not shown), and data access functional units 303. The data access unit 303 presents data directly to the computational logic 301. In this manner, data is moved from a memory device 305 to the computational logic and from the computational logic back into a memory device 305 or block RAM memory 307 within an RP 100.

[0056] Figure 4 illustrates the logic block 300 with an addition of a data prefetch unit 401. The data prefetch unit 401 moves data from one member of the memory hierarchy 305 to another 308. Data prefetch unit 401 operates independently of other functional units 301, 302 and 303 and can therefore operate prior to, in parallel with, or after computational logic. This independence of operation permits hiding the latency associated with obtaining data for use in computation. The data prefetch unit deposits data into the memory hierarchy within RP 100, where computational logic 301, 302 and 303 can access it through data access units. In the example of Figure 4, prefetch unit 401 is configured to deposit data into block RAM memory 308. Hence, the prefetch units 401 may be operated independently of logic block 300 that uses prefetched data.

[0057] An important feature of the present invention is that many types of data prefetch units can be defined so that the prefetch hardware can be configured to conform to the needs of the algorithms currently implemented by the computational logic. The specific characteristics of the prefetch can be matched with the needs of the computational logic and the format and location of data in the memory hierarchy. For example, Figure 9A and Figure 9B show an external memory that is organized in a 128 byte (16 word) block structure. This organization is optimized for stride 1 access of cache based computers. A stride 128 access can result in a very inefficient use of bandwidth from the memory, since an extra 120 bytes of data is moved for every 8 bytes of requested data yielding a 6.25% bandwidth efficiency.

[0058] Figure 5 shows an example of data prefetch in which there are no bandwidth gains since all data fetched from external memory blocks is also transferred and used in computational units 301 through memory bank access units 303. However, bandwidth utilization is increased due to the ability of the data prefetch units 501 to initiate a data transfer in advance of the requirement for data by computational logic.

[0059] In accordance with an embodiment of the present invention, data prefetch units 601 are configured to communicate with an intelligent memory controller 603 in Figure 6 and can extract only the desired 8 bytes of data, discard the remainder of the memory block, and transmit to the data prefetch unit only the requested portion of the stride 128 data. The prefetch units 601 then delivers that data to the appropriate memory components within the memory hierarchy of the logic block 300.

[0060] Figure 6 shows the prefetch units 601 delivering data to the RP's onboard memory banks 305. An onboard memory bank data access unit 303 then delivers the data to computational logic 301 when required. The data prefetch units 501 couple with an intelligent memory controller 601 in the implementation of Figure 6 that supports a strided reference pattern, which yields a 100% bandwidth efficiency in contrast to the 6.25% efficiency. Although illustrated as a single block of external memory, multiple numbers of external memories may be employed as well.

[0061] In Figure 7, the combination of data prefetch units 701 and data access units 703 feeding computational logic 301 such that bandwidth efficiency and utilization are maximized is shown in Figure 7. In this example strided data prefetch units 701 fetch only the required data words from external memory. Figure 8 demonstrates the efficiency gains enabled by this combination. Prefetch units 701 deliver the data into stream memory components 705 that is accessed by stream data access units 703. The stream data access units 703 fetch data from the stream based on valid data bits that are provided to the

stream by the data prefetch units 701 as data is presented to the stream. Use of the stream data access unit allows computational logic to be activated upon initiation of the data prefetch operation. This, in turn, allows computation to start with the arrival of the first data item, signaled by valid data bits. Computational logic 301 does not have to await arrival of a complete buffer of data in order to proceed. This elimination of latency increases the bandwidth utilization, by allowing data transfer to continue uninterrupted and in parallel with computation.

[0062] Figure 8 illustrates the efficiency gains enabled by the configuration of Figure 7. Figure 8 shows a plurality of memory blocks 800 in which only one memory element 801 exists in each memory block 800. The configuration of Figure 7 allows the desired portions 801 of each memory block 800 to be compacted into a transfer buffer 805. The desired data elements 801 are compacted in order. Since only the contents of the transfer buffer 805 need be transferred to the computational logic, a significant increase in transfer efficiency can be realized.

[0063] Figures 9A/9B, 10A/10B, 11A/11B and 12A/12B show bandwidth efficiency gains that are achieved in various situations when a subset of stored data is required for computation. Applications store data in a specific order in memory. However it is often the case that the actual reference pattern required during computation is different from the ordering of data in memory. Figures 9A/9B, 10A/10B, 11A/11B and 12A/12B show an example of a X,Y,Z coordinate oriented data which is stored such that striding though the X axis is the most efficient for retrieving blocked data.

[0064] Coupling data prefetch units in the RP 100 with an intelligent memory controller 601 in the external memory yields a significant improvement in bandwidth efficiency and utilization. Four examples are presented in the Figures 9A/9B, 10A/10B, 11A/11B and 12A/12B in which the shaded memory locations indicate desired data. The Figures illustrate an intelligent memory

controller's response to each of four different data prefetch unit's requests for data. Again, an important feature of the present invention is the ability to implement various kinds or styles of prefetch units to meet the needs of a particular algorithm being implemented by computational elements 301. For ease of illustration, each example shows the same set of computational logic, however, in most cases the function being implemented by components 301 would change and therefore alter the decision as to which prefetch strategy is most appropriate. In accordance with the present invention, the prefetch units are implemented in a manner that is optimized for the implemented computational logic.

[0065] Figure 9A/9B shows response to a request from an XY-slice data prefetch unit. Figure 10A/10B shows response to a XZ-slice data prefetch unit request. Figure 11A/11B shows response to a YZ-slice data prefetch unit request. Figure 12A/12D shows the response to a SubCube data prefetch unit request. In each of these examples the data prefetch units are configured to pass information to the intelligent memory controller 601 to identify the type of request that is being made, as well as a data address and parameters, in this case, defining the slice size or sub-cube size.

[0066] One of the largest bandwidth efficiency and utilization gains can be seen in the case of a Gather data prefetch unit working in cooperation with an intelligent memory controller 601. Figure 13 illustrates the activity in the external memory controller 601. In this example an index array 1301 and a data array 1303 reside in memory. A gather data prefetch unit in an RP 100 requests a gather by specifying the access type as "gather", and providing a pointer to index array 1301, and another pointer to the data array 1303. The memory controller uses the index array 1301 to select desired data elements, indicated by shading, and then delivers an in order stream of data to the prefetch unit. Gains are made by delivering only requested data from transfer buffer 1305 (not the remainder of a data block as in cache line oriented systems) by eliminating the need to transfer an index array either to the

processor or to the memory controller, and by eliminating the start/stop time required when the data is not streamed to the requestor.

[0067] A further bandwidth efficiency and utilization gain is made when coupling a data prefetch unit with memory controller capable of computation. Figure 14 illustrates activity in a cooperating memory controller having a computational component 1407 in response to a data prefetch unit. Here the prefetch units requests a "strided compute", providing parameters for an operator, and addresses, and strides for data to be operated upon. In Figure 14, the data to be operated on comprises "X" data 1401 and "Y" data 1403. The data 1401 and 1403 are processed by computational component 1407 to generate a resultant value that is a specified function of X and Y as indicated by F(X,Y) in Figure 14. The resultant values are then passed to the requesting prefetch unit via transfer buffer 1405. In this case only computed results are passed and no operand data need to transferred. Accordingly, where the desired data, indicated by shading in Figure 14, resides across multiple blocks, efficiency is achieved not only by avoiding transfer of the undesired data surrounding the desired data, but also because only the result is transferred, not the original data 1401/1403.

EXAMPLES

[0068] Some programming examples utilizing the memory hierarchy of the present invention will now be illustrated. The first example illustrates how a computational intensive matrix multiplication problem may be handled by the explicitly parallel and addressable storage of the present invention.

1. Example 1: Explicit Parallel and Addressable Storage

[0069] Consider the matrix multiplication C = A x B, where:

A is a matrix of size M rows by 64 columns;

B is a matrix of size 64 rows by N columns; and

C is a matrix of size M rows by N columns.

The size and shape of this problem typically arises in the context of LU decomposition in linear algebra libraries (e.g., LAPACK). The operation count for this problem would be 2*M*N*64, and the total data necessary to transport would be (M*64 + N*64 + M*N), making the problem quite computationally intensive.

[0070] The dot-product formulation of the matrix multiplication may be represented as the following a triple-nested loop:

```
for (i = 0; l<m; l++) {
    for (j = 0; j< n; j++) {
        sum = 0;
    for (k = 0; k < 64; k++) {
        sum += A[k*m*l] * B[j*64+k];
    }
    C1[i+j+mm] = sum;
}</pre>
```

[0071] On a conventional microprocessor with static execution resources, these loops would be arranged to give stride-one data access where possible and also block or tile these uses to facilitate data cache hits on the B and A matrices, which are read many times. With the configurable memory hierarchy of the present invention, matrix B may be stored in on-board BRAM memory 307 and rows of matrix A in registers.

[0072] The rows of matrix B may be stored in independently, locally declared BRAM arrays (B0, B1, . . . B63). The rows are stored as independent memory structures, and may be accessed in parallel. Rows of matrix A may be stored in 64 registers described with scalar variables. With these explicit data structures, the following pseudo code can describe the matrix multiplication:

Load B into BRAM;

for (i = 0; i< m; i++) {

Load ith Row of A into registers A00 to A63;

For (j = 0; j < n; j++) {

C[i+j+m] +=

A00 * b0[j] +

A01 * b1[j] +

A02 * b2[j] + //inner loop produces

A03 * b3[j] + //128 results per

A04 * b4[j] + //clock cycle. 64 rows

A05 * b5[j] + //of B are read in

A06 * b6[j] + //parallel

•••

A63 * b63[j];

[0073] The code is designed to minimize the amount of data motion. The A and B matrices are read once and the C matrix is written just once at it is produced. When computational resources permit, the i loop could also be

unrolled to process multiple rows of matrix A against matrix B in the inner loop. Processing two rows of A, for example, would produce 256 computational results per clock cycle.

2. Example 2: Irregular Memory Access

[0074] Benchmarks have been developed for measuring the ability of a computer system to perform indirect updates. An indirect update, written in the C programming language, looks like:

A[Index[I]]) = A[Index[I]] + B[I];

}

:

Typically, A is a large array, and Index has an unpredictable distribution. The benchmark generally forces memory references to miss in cache, and for entire cache lines to be brought in for single-word updates. The problem gets worse as memories get further away from processors and cache lines become wider.

[0075] In this example, the arrays have 64-bit data. To complete one iteration of this loop, 24 bytes of information is required from memory and 8 bytes are written back for a total of 32 bytes of memory motion per iteration. On an implicit architecture with cache-lines of width W bytes, each iteration results in the following memory bus traffic:

- 1. Index[I]: 8 bytes per iteration due to stride-1 nature;
- 2. B[I]: 8 bytes per iteration due to stride-1 nature; and
- 3. A[Index[I]]: W bytes read and written per iteration.

The total amount of bus traffic is 2*W + 16 bytes per iteration. On an average microprocessor today, W = 128 so an iteration of this loop results in 272 bytes

of memory traffic when only 32 bytes is algorithmically required, making only 12% of the data moved as being useful for the problem.

[0076] In addition, because microprocessors rely on wide cache lines and hardware pre-fetching strategies to amortize the long latency to main memory, only a small number of outstanding cache-line misses are typically tolerated. Because of the irregular nature of this example, hardware pre-fetching provides little benefit, making it difficult to keep the memory bus saturated, even with the large amount of wasted memory traffic. Bus utilization on the microprocessor processing only consumes about 700 MB/sec of the 3.2 GB/sec available, or 22%. Combining the poor bus utilization with the relatively small amount of data that is useful results in the microprocessor executing at about 2.5% of peak.

[0077] The memory hierarchy of the present invention does not require that memory traffic be organized in a cache-line structure, permitting loop iteration to be accomplished with the minimum number of bytes (in this case 32 bytes of memory traffic). In addition, data pre-fetch functional units may be fully pipelined, allowing full use of available memory bus bandwidth. Data storing may be handled in a similar pipelined fashion. An example of the pseudo code that performs the random update in the memory hierarchy looks like:

for (i=0; I < N-Gather_size; I=I+Gather_size) {</pre>

gather (A, Index, I, A_local, Gather_size)

for (j=); j < Gather_size; j++) {</pre>

 $A_local[j] = A_local[j] + B[j];$

}

scatter (A_local, Index, &A[I], Gather_size);

\\\CS - 80404/0033 - 68254 v2

}

[0078] This loop will pipeline safely as described by the pseudo code provided that the index vector has no repeated values within each Gather_size segment. If repeats are present, then logic within the gather unit can preprocess the Index vector and B vector into safe sub-lists that can be safely pipelined with little or no overhead.

Conclusion

[0079] It should be apparent that the scaleable, programmable memory mechanisms enabled by the present invention are available to the exploit available algorithm locality and thereby achieve up to 100% bandwidth efficiency. In addition, the scaleable computational resources can be leveraged to attain 100% bandwidth utilization. As a result, the present invention provides a programmable computational system that delivers the maximum possible performance for any memory bus speed. This combination of efficiency and utilization yields orders of magnitude performance benefit compared with implicit models when using an equivalent memory bus.

[0080] Although the invention has been described and illustrated with a certain degree of particularity, it is understood that the present disclosure has been made only by way of example, and that numerous changes in the combination and arrangement of parts can be resorted to by those skilled in the art without departing from the spirit and scope of the invention, as hereinafter claimed.

WE CLAIM:

1. A reconfigurable processor comprising:

a first memory having a first characteristic memory type; and a data prefetch unit coupled to the memory, wherein the data prefetch unit retrieves data from a second memory of second characteristic memory type and wherein the memory types and data prefetch unit are configured by a program.

2. The reconfigurable processor of claim 1, wherein the processor does not have a cache to store data from the memory.

10 3. The reconfigurable processor of claim 1, wherein the data retrieved from the memory is not a cache line-sized unit of contiguous data.

4. The reconfigurable processor of claim 1, wherein the data prefetch unit is coupled to a memory controller that controls the transfer of the data between the memory and the data prefetch unit.

15 5. The reconfigurable processor of claim 1, wherein the data prefetch unit receives processed data from on-processor memory and writes the processed data to an external off-processor memory memory.

6. The reconfigurable processor of claim 1, wherein the data prefetch unit comprises at least one register from the reconfigurable processor.

20 7. The reconfigurable processor of claim 1, wherein the data prefetch unit is disassembled when another program is executed on the reconfigurable processor.

8. The reconfigurable processor of claim 1 wherein said prefetch unit is operative to retrieve data from a processor memory.

25 9. The reconfigurable processor of claim 8 wherein said processor memory is a microprocessor memory.

10. The reconfigurable processor of claim 8 wherein said processor memory is a reconfigurable processor memory.

11. A reconfigurable hardware system, comprising:

a common memory; and

5

one or more reconfigurable processors coupled to the common memory, wherein at least one of the reconfigurable processors includes a data prefetch unit to read and write data between the unit and the common memory, and wherein the data prefetch unit is configured by a program executed on the system.

10 12. The reconfigurable hardware system of claim 11, comprising a memory controller coupled to the common memory and the data prefetch unit.

13. The reconfigurable hardware system of claim 11, wherein the reconfigurable processor is not coupled to a cache.

15 14. The reconfigurable hardware system of claim 11, wherein the data written and read between the data prefetch unit and the common memory is not a cache line-sized unit of contiguous data.

15. The reconfigurable hardware system of claim .11, wherein the at least of the reconfigurable processors also includes a computational unit20 coupled to the data access unit.

16. The reconfigurable hardware system of claim 15, wherein the computational unit is supplied the data by the data access unit.

17. A method of transferring data comprising:

transferring data between a memory and a data prefetch unit in a 25 reconfigurable processor; and

transferring the data between a computational unit and the data access unit, wherein the computational unit and the data access unit, and the data prefetch unit are configured by a program.

\\\CS - 80404/0033 - 68254 v2

18. The method of claim 17, wherein the data is written to the memory, said method comprising:

transferring the data from the computational unit to the data access unit; and

5

writing the data to the memory from the data prefetch unit.

19. The method of claim 17, wherein the data is read from the memory, said method comprising:

transferring the data from the memory to the data prefetch unit; and

reading the data directly from the data prefetch unit to the 10 computational unit through a data access unit.

20. The method of claim 19, wherein all the data transferred from the memory to the data prefetch unit is processed by the computational unit.

21. The method of claim 19, wherein the data is selected by the data prefetch unit based on an explicit request from the computational unit.

15 22. The method of claim 17, wherein the data transferred between the memory and the data prefetch unit is not a complete cache line.

23. The method of claim 17, wherein a memory controller coupled to the memory and the data prefetch unit, controls the transfer of the data between the memory and the data prefetch unit.

20 24. A reconfigurable processor comprising:

a computational unit; and

a data access unit coupled to the computational unit, wherein the data access unit retrieves data from memory and supplies the data to the computational unit, and wherein the computational unit and the data access

25 unit are configured by a program.

ABSTRACT OF THE DISCLOSURE

[0081] A reconfigurable processor that includes a computational unit and a data prefetch unit coupled to the computational unit, where the data prefetch unit retrieves data from a memory and supplies the data to the computational unit through memory and a data access unit, and where the data prefetch unit, memory, and data access unit is configured by a program. Also, a reconfigurable hardware system that includes a common memory; and one or more reconfigurable processors coupled to the common memory, where at least one of the reconfigurable processors includes a data prefetch unit to read and write data between the unit and the common memory, and where the data prefetch unit is configured by a program executed on the system. In addition, a method of transferring data that includes transferring data between a memory and a data prefetch unit in a reconfigurable processor; and transferring the data between a computational unit and the data prefetch unit.



7



FIG. 3

2/12





SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH... POZANANOVIC SRC028

3/12



۰.

SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH... POZANANOVIC SRC028



SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH... POZANANOVIC SRC028

5/12

FIG. 7












.



SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH... POZANANOVIC SRC028

.





FIG. 11B

CM TRANSFER BUFFER

III







1

,

SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH... POZANANOVIC SRC028





FIG. 14

DECLARAT	ION FOR	Attorney Docket No.		SRC028			
UTILITY OR	DESIGN	First Named Inventor	Daniel	Poznanovic	et al.		
PATENT APP	LICATION	COMPL	ETE IF K	NOWN			
(37 CFR	1.63)	Application Number		the said ago gas ago gas ago			
Declaration OR	Declaration	Filing Date		Herewith			
with Initial	Initial Filing	Art Unit					
rung :	1.16(e) required	Examiner Name					
I hereby declare that:	I hereby declare that:						
Each inventor's residence, r	mailing address, and citi	zenship are as stated below i	next to the	ir name.			
I believe the inventor(s) nan	ned below to be the oria	inal and first inventor(s) of the	e subiect n	natter which is o	claimed and		
for which a patent is sought	on the invention entitled	d:		·····			
SYSTEM AND M	ETHOD OF ENHANC BANDWIDTH IN RI	ING EFFICIENCY AND UT ECONFIGURABLE HARD	TILIZATIC WARE	ON OF MEMO	RY		
the specification of which	·						
is attached hereto							
OR							
was filed on (MM/DD/YYYY)		as U.S. Application No. PCT International Applic	or ation No.				
and was amended on (MM/DD/YYYY)	······································	(if applicable)		L			
I hereby state that I have reclaims, as amended by any	viewed and understand amendment specifically	the contents of the above ide referred to above.	ntified spe	cification, inclu	ding the		
I acknowledge the duty to di for continuation-in-part appli application and the national	isclose information whic ications, material inform or PCT international fili	h is material to patentability a ation which became available ng date of the continuation-in-	s defined i between part applic	in 37 CFR 1.56 the filing date c cation.	, including f the prior		
I hereby claim foreign priorit patent or inventor's or plant designated at least one cou by checking the box, any for international application hav	y benefits under 35 U.S breeder's rights certifica ntry other than the Unite reign application for pate ring a filing date before t	.C § 119(a)-(d) or (f), or 365(l ate(s), or § 365(a) of any PCT ed States of America, listed be ent or inventor's or plant bree hat of the application on whic	b) of any fo internation elow and h der's rights th priority is	preign application nal application ave also identii s certificate(s), o s claimed.	on(s) for which fied below, or any PCT		
Prior Foreign Appl. No.(s)	Country	Foreign Filing Date Pric (MM/DD/YYYY) CI	ority Not aimed	Certified Copy Yes	Attached? No		
Additional foreign applica	ation nos. are listed on a	a supplemental priority data s	heet PTO/	SB/02B attache	d hereto:		
I hereby claim the benefit ur	nder 35 U.S.C. § 119(e)	of any United States provisio	nal applica	ation(s) listed b	elow.		
Application Number(s)	Filing Date (MM/DD/Y	YYY)					
60/479,339	06/18/2003						

...

.

. *o

DECLARATION – Utility or Design Patent Application

I hereby clai												
I hereby claim the benefit under 35 U.S.C. 120 of any U.S. application(s) or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application												
U.S. Pa	arent Ap	plication or	PCT F	Parent No).	Pare (ent Fili MM/DD	ng D)/YY	ate	Pai (i	ent P f app	Patent No. Ilicable)
Additiona	al U.S. or	PCT interna	tional	applicatio	on nos. liste	ed on	PTO/S	B/02	B attach	ed hereto).	
As a named transact all b	inventor, pusiness er Numbe	I hereby app in the Patent r 25235	ooint th Trade	ne followii emark Off	ng registere ice connect	ed pra ted th	erewith	er(s) :	to prose	cute this	applic	cation and to
OR D Register	ad practil	ioner(s) nom	o/rogi	etration n	umbor lieto	d hol						
	eu pracu	Ioner(s) han	lenegi	Registra	ation		0 99					Registration
	Name			Numb	er			Nar	ne			Number
Addition	al registe	red practition	ier(s) i	named or	n suppleme	ntal s	heet P	ro/s	B/02C a	ttached h	ereto	•
Direct all cor	responde	ence to: 🛛	Custo	mer Num	ber 2	523	5		OR	Corr add	espor ress t	ndence pelow
Name												
Address												
City						s	tate			ZIP		
			Tolo	phone		Fax						
Country			I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C.									
Country I hereby dec information a that willful fa 1001 and su	lare that and belief lse stater ch willful	all statement are believed nents and th false statem	s mad d to be e like ents n	le herein e true; and so made nay jeopa	of my own d further tha are punish rdize the va	knowl at the able b alidity	ledge a se state by fine o of the	re tri emer or im appli	ue and th ts were prisonmo cation or	hat all sta made wit ent, or bo	teme h the th, ur ent iss	nts made on knowledge ider 18 U.S.C. sued thereon.
Country I hereby dec information a that willful fa 1001 and su Name of So	lare that and belief lse stater ch willful le or Firs	all statement f are believed nents and th false statem at Inventor:	to be e like ents n	le herein e true; and so made nay jeopa A petitioi	of my own d further tha are punisha rdize the va n has been	knowl at the able t alidity filed	ledge a se state by fine o of the for this	re tri emer or im appli unsi	ue and the ots were prisonme cation of gned inv	nat all sta made wit ent, or bo any pate entor.	temer h the th, ur ent iss	nts made on knowledge ider 18 U.S.C. sued thereon.
Country I hereby dec information a that willful fa 1001 and su Name of So Given Name	lare that and belief lse stater ch willful le or Firs (first and	all statement f are believed ments and th false statem at Inventor: d middle [if a	to be e like ents n	le herein e true; and so made nay jeopa A petition	of my own d further tha are punish rdize the va n has been	knowl at the able b alidity filed Fam	edge a se state oy fine o of the for this ily Nam	re tro emer or im appli unsi ne or	ue and th hts were prisonme cation of gned inv Surnam	nat all sta made wit ent, or bo any pate entor.	temei h the th, ur ent iss	nts made on knowledge ider 18 U.S.C. sued thereon.
Country I hereby dec information a that willful fa 1001 and su Name of So Given Name Daniel	lare that and belief lse stater ch willful le or Firs (first and	all statement f are believed nents and th false statem at Inventor: d middle [if a	s mad d to be e like ents n 	le herein a true; and so made nay jeopa A petition	of my own d further that are punishat rdize the va n has been	knowl at the able b alidity filed Fam Poz	ledge a se state of the for this ily Nam	re tre emer or im appli unsi ne or	ue and the hts were prisonme cation of gned inv Surnam	nat all sta made wit ent, or bo any pate entor.	temen h the th, ur ent iss	nts made on knowledge ider 18 U.S.C. sued thereon.
Country I hereby dec information a that willful fa 1001 and su Name of So Given Name Daniel Inventor's Signature	lare that and belief Ise stater ch willful le or Firs (first and	all statement f are believed nents and th false statem at Inventor: d middle [if a	s mad d to be e like ents n ny])	le herein true; and so made nay jeopa A petition	of my own d further tha are punisha rdize the va n has been	knowl at thes able b alidity filed Fam Poz	ledge a se state oy fine o of the for this ily Nam nanov	re tre emer or im appli unsi ne or r ic	ue and th hts were prisonme cation of gned inv Surnam	hat all sta made wit ent, or bo any pate entor. e Date	temen h the th, ur ent iss	hts made on knowledge ider 18 U.S.C. sued thereon.
Country I hereby dec information a that willful fa 1001 and su Name of So Given Name Daniel Inventor's Signature Residence C	lare that and belief lse stater ch willful le or Firs (first and	all statement f are believed nents and th false statem at Inventor: d middle [if an boddle [if an boddle [if an boddle [if an boddle [if an boddle [if an boddle [if an boddle [if an boddle [if an boddle [if an bo	rene s mad d to be e like ents m []]	le herein true; and so made nay jeopa A petition State	of my own d further that are punish rdize the va n has been	knowl at the able b filed Fam Poz	ledge a se state oy fine o of the for this ily Nam nanov	re tru emer or im appli unsi ne or ic	ue and th hts were prisonme cation of gned inv Surnam	hat all sta made wit ent, or bo any pate entor. e Date Citizer	temer h the th, ur ent iss	hts made on knowledge ider 18 U.S.C. sued thereon. 6 - 0 4- USA
Country I hereby dec information a that willful fa 1001 and su Name of So Given Name Daniel Inventor's Signature Residence C Mailing Addr	lare that and belief lse stater ch willful le or Firs (first and first and	all statement f are believed nents and th false statem at Inventor: I middle [if an Colorado Springs 1136 Midd	tere s mad d to be e like ents m ny])	le herein de true; and so made hay jeopa A petition State	of my own d further that are punish rdize the va n has been Colorad kway	knowl at thes able b alidity filed Fam Poz	ledge a se state of the for this ily Nam nanov	re tro emer or im appli unsi ne or ic	ue and the prisonme cation of gned inv Surnam	hat all sta made wit ent, or bo any pate entor. e Date Citize	temen h the th, ur ent iss 6-1 nship	hts made on knowledge ader 18 U.S.C. sued thereon. 6 - 0 4 - USA
Country I hereby dec information a that willful fa 1001 and su Name of So Given Name Daniel Inventor's Signature Residence C Mailing Addr City	lare that and belief lse stater ch willful le or Firs (first and city	all statement f are believed nents and th false statem at Inventor: d middle [if an Colorado Springs 1136 Midd Colorado Springs	tene s mad d to be e like ents m my])	le herein true; and so made hay jeopa A petition State State State	of my own d further that are punish rdize the van has been Colorad kway Colorad	knowl at the able b alidity filed Fam Poz	edge a se state of the for this ily Narr nanov Count	re tra emer or im appli unsi ne or ic ry 809	ue and the prisonme cation of gned inv Surnam	rax mat all sta made wit ent, or bo any pate entor. e Date Citized	temen h the th, ur ent iss 6-1 nship	nts made on knowledge ider 18 U.S.C. sued thereon. 6-04- USA

۰.

DECLARATION

.

7

,

ADDITIONAL INVENTOR(S) Supplemental Sheet Page __1__ of __1___

Name of Additional J	oint Inventor, if any:	🛛 A pe	tition h	as been file	d for this u	unsigned inver	itor		
Given Name (first an	d middle [if any])	Family	Name	or Surnam	e				
David E.		Calig	Caliga						
Inventor's Signature	87c	rej.				Date	6/16/2004		
Residence: City	Colorado Springs	State	со	Country	USA	Citizenship	USA		
Mailing Address	8445 Lauralwood	od Lane							
City	Colorado Springs	State	со	ZIP	80919	Country	USA		
Name of Additional J	🛛 A petiti	on has	been filed	for this un	signed invento	r			
Given Name (first and	Family N	Family Name or Surname							
Jeffrey		Hamme	s						
Inventor's Signature	111	to the	-4	em		Date	6-16-04		
Residence: City	Colorado Springs	State	со	Country	USA	Citizenship	USA		
Mailing Address	870 Vindicator Dr.	, #311							
City .	Colorado Springs	State	со	ZIP	80919	Country	USA		
Name of Additional J	oint Inventor, if any:	Ü A pe	tition h	as been file	d for this u	unsigned inver	itor		
Given Name (first and	d middle [if any])	Family	Name	or Surnam	e				
Inventor's Signature						Date			
Residence: City		State		Country		Citizenship			
Mailing Address									
City		State		ZIP		Country			

PATENT APPLICATION SERIAL NO.

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FEE RECORD SHEET

06/21/2004 H	VUONG1	00000046	10869200		
				•	,
A4 50.4884			770	٨	Λ

)1)2)3	FC:1001 FC:1202 FC:1201		770.00 OP 72.00 OP 86.00 OP	

PTO-1556 (5/87)

*U.S. Government Printing Office: 2002 --- 489-267/69033

. .

									Applicati	on or [Docket Nu	mber
	PATENT	APPLICATIO	ON FEE C	DETERN	11NAT 203	ION REC	DRE)	1084	sq	200	
		CLAIMS A	S FILED	- PART	l (Col	umn 2)		SMALL TYPE		OR	OTHE	R THAN
Т	OTAL CLAIMS	5	21	-1		· ·		RATE	FEE	ר	RATE	FEE
F	DR		NUMBER	/ R FILED	. NNW	BER EXTRA		BASIC F	EE 385.00		BASIC FEE	770.00
т	DTAL CHARGE	ABLE CLAIMS	2/1 mi	inus 20=	•	U		XS 9=			X\$18=	72
IN			U T	ninus 3 =	*	1		X43=			X86=	. 80
М	JLTIPLE DEPE	NDENT CLAIM P	RESENT		A			+145-			+290-	
* J1	the difference	e in column 1 is	less than z	ero, enter	"0" in	column 2		TOTAL				12.02
	C		MENDE		T 11			TOTAL	- L	Тон	OTUER	90X
		(Column 1)		Colum)	1 11 nn 2)	(Column 3)		SMALI		OR	SMALL	ENTITY
ENT A		CLAIMS REMAINING AFTER AMENDMENT		HIGHI NUME PREVIO PAID F	EST BER USLY FOR	PRESENT		RATE	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
No.	Total	*	Minus	**		=		X\$ 9=		OR	X\$18=	
MEN	Independent	*	Minus	+++		=		X43=			X86=	
A	FIRST PRESE	ENTATION OF MU	JLTIPLE DE	PENDENT	CLAIM							
							L	+145=		OR	+290=	
							[.] A	TOTAI DDIT. FEE		OR	TOTAL ADDIT. FEE	
			<u>.</u>		n 2)	(Column 3)						
IENT B		REMAINING AFTER AMENDMENT	•	NUMB PREVIOU PAID F		PRESENT EXTRA		RATE	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
NON	Total	*	Minus	**		=		X\$ 9=		OR	X\$18=	
AME	Independent	*	Minus	***		=	T	X43=	· ·		X86=	
	FIRST PRESE	NTATION OF MU	ILTIPLE DEP	PENDENT	CLAIM		F		1.			
							L	+145=	_	OR	+290=	
							A	DDIT. FEE	L	OR ,	DDIT. FEE	
		(Column 1)		(Colum	n 2)	(Column 3)	· 					
ENIC		REMAINING AFTER AMENDMENT		HIGHE NUMBE PREVIOU PAID FO	ST ER JSLY DR	PRESENT EXTRA		RATE	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
MQ	Total	*	Minus	**		=	Γ	X\$ 9=			X\$18=	
	Independent	*	Minus	***		=	┢	X43-		[]	X86-	
٩ [FIRST PRESE	NTATION OF MU	LTIPLE DEP	ENDENT (┢	~~~-		OR	A00-]
• 14	the entry in colum	nn 1 is loce than the	Anto in colu	DD 2 4840 *	n" in col-	1000 J	Ŀ	+145=		OR	+290=	
יי וו א ד	the "Highest Nun the "Highest Nun he "Highest Num	nber Previously Pai nber Previously Pai ber Previously Paid	d For" IN THIS d For" IN THIS d For" IN THIS For" (Total or	SPACE is I SPACE is I SPACE is I Independent	ess than less than t) is the l	20, enter *20.* 3, enter *3.* highest number	AD found	TOTAL DIT. FEE I in the ap	propriate box	OR A	TOTAL DDIT. FEE	

Patern and Trademark Office, U.S. DEPARTMENT OF COMMERCE Intel Exhibit 1002 - 46

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	103	reconfigur\$3 adj (processor micro-processor CPU processor)	US-PGPUB; USPAT	OR	ON	2004/12/11 17:39
S2	125	reconfigur\$3 adj (processor micro-processor CPU microprocessor)	US-PGPUB; USPAT	OR	ON	2004/11/26 15:49
S3	6	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and "711".clas.	US-PGPUB; USPAT	OR	ON	2004/11/26 15:50
S4	0	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and prefetch	US-PGPUB; USPAT	OR	ON	2004/11/26 15:50
S5	11	711/170-173.ccls. and dynamic near3 logic	US-PGPUB; USPAT	OR	ON	2004/12/02 16:34
S6	847	smc.as.	US-PGPUB; USPAT	OR	ON	2004/12/02 16:34
S7	0	smc.as. and "711".clas.	US-PGPUB; USPAT	OR	ON	2004/12/02 16:34
S8	0	smc.as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2004/12/02 16:34
S9	0	(smc and computers) .as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2004/12/02 16:35
S10	0	(smc and computers) .as.	US-PGPUB; USPAT	OR	ON	2004/12/02 16:35
S11	0	(smc and computers).as.	US-PGPUB; USPAT	OR	ON	2004/12/02 16:35
S12	9	(src and computers).as.	US-PGPUB; USPAT	OR	ON	2004/12/02 16:45
S13	72	711/170.ccls. and dynamic\$4 near3 configur\$5	US-PGPUB; USPAT	OR	ON	2004/12/02 16:39
S14	2	711/170.ccls. and dynamic\$4 near3 configur\$5 with cache	US-PGPUB; USPAT	OR	ON	2004/12/02 16:39
S15	196	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2004/12/02 17:32
S16	4	"206189".ap.	US-PGPUB; USPAT	OR	ON	2004/12/02 17:34
S17	1	"5024031".pn.	US-PGPUB; USPAT	OR	ON	2004/12/03 11:14
S18	5	"869200".ap.	US-PGPUB; USPAT	OR	ON	2004/12/03 15:30
S19	1401	711/170.ccls.	US-PGPUB; USPAT	OR	ON	2004/12/03 15:30
S20	376	711/170.ccls. and (reconfigur\$5 rearrang\$4 application adj specific)	US-PGPUB; USPAT	OR	ON	2004/12/03 18:33

S21	93	711/170.ccls. and matrix	US-PGPUB; USPAT	OR	ON	2004/12/03 15:54
S22	50	711/170.ccls. and fpga	US-PGPUB; USPAT	OR	ON	2004/12/03 16:40
S23	186	712/15.ccls.	US-PGPUB; USPAT	OR	ON	2004/12/03 16:41
S24	230	711/170.ccls. and (application near2 specific application-specific)	US-PGPUB; USPAT	OR	ON	2004/12/03 18:18
S25	196	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2004/12/03 18:18
S26	129	S25 and fpga	US-PGPUB; USPAT	OR	ON	2004/12/13 11:21
S27	. 6	S26 and memory with reconfiguring	US-PGPUB; USPAT	OR	ON	2004/12/03 18:30
S28	34	711/170.ccls. and ((reconfigur\$5 rearrang\$4) and application adj specific)	US-PGPUB; USPAT	OR	ON	2004/12/03 18:34
S29	50	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2004/12/13 16:42
S30	208	711/170.ccls. and reconfig\$7	US-PGPUB; USPAT	OR	ON	2004/12/14 15:49
S31	1	"6779131".pn.	US-PGPUB; USPAT	OR	ON	2004/12/13 11:25
S32	0	("6779131").URPN.	USPAT	OR	ON	2004/12/13 11:26
S33	9	("5892896" "6060339" "6081463" "6154851" "6204562" "6363502" "6405324" "6483755" "6530005").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2004/12/13 11:42
S34	12	direct adj execution adj logic	US-PGPUB; USPAT; USOCR	OR	ON	2004/12/13 11:47
S35	4	711/170.ccls. and programmable adj logic adj blocks	US-PGPUB; USPAT; USOCR	OR	ON	2004/12/13 12:16
S36	5	"869200".ap.	US-PGPUB; USPAT; USOCR	OR	ON	2004/12/13 12:16
S37	3	711/171-172.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2004/12/13 16:42
S38	50	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2004/12/13 16:42
S39	50	711/170.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2004/12/13 16:42

S40	3	711/171-172.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2004/12/13 16:43
S41	8	711/173.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2004/12/13 16:43
S42	78	711/170.ccls. and reprogram\$5	US-PGPUB; USPAT	OR	ON	2004/12/14 15:49
S43	78	711/171-172.ccls. and (reprogram\$5 reconfig\$6)	US-PGPUB; USPAT	OR	ON	2004/12/14 15:50
S44	70	S43 not S42	US-PGPUB; USPAT	OR	ON	2004/12/14 15:51
S45	346	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.)	US-PGPUB; USPAT	OR	ON	2004/12/14 15:52
S46	14	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and prefetch	US-PGPUB; USPAT	OR	ON	2004/12/14 15:52
S47	73	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and bandwidth	US-PGPUB; USPAT	OR	ON	2004/12/14 15:52
S48	6	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and vhdl	US-PGPUB; USPAT	OR	ON	2004/12/14 15:52
S49	35	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and matrix	US-PGPUB; USPAT	OR	ON	2004/12/14 15:53
S50	12	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and parallelism	US-PGPUB; USPAT	OR	ON	2004/12/14 15:53
S51	1	"6553477".pn.	US-PGPUB; USPAT	OR	ON	2004/12/17 11:03
S52	3	711/170-173.ccls. and reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2004/12/30 20:10
S53	9	("20030046530" "5737524" "5872919" "5915104" "5953512" "6000014" "6104415" "6216219" "6339819").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2004/12/30 19:28
S54	207	reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2004/12/30 19:29
S55	515	reconfigurable adj2 processor	US-PGPUB; USPAT; 1PO	OR	ON	2004/12/30 19:29
S56	. 308	S55 not S54	US-PGPUB; USPAT; JPO	OR	ON	2004/12/30 19:39

S57	104	S55 and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2004/12/30 19:42
S58	7	(adaptive adj processor) and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2004/12/30 19:43
S59	3	S58 not S57	US-PGPUB; USPAT; JPO	OR	ON	2004/12/30 19:43
S60	0	"008128".pa.	US-PGPUB; USPAT; JPO	OR	ON	2004/12/30 20:10
S61	5	"008128".ap.	US-PGPUB; USPAT; JPO	OR	ON	2004/12/30 20:14
S62	34	src adj computers	US-PGPUB; USPAT; JPO	OR	ON	2004/12/30 20:15
S63	15	711/118.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2005/01/03 13:19
S64	6	711/117.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2005/01/03 11:58
S65	4	"859051".ap.	US-PGPUB; USPAT	OR	ON	2005/01/03 12:06
S66	1	"6678790".pn.	US-PGPUB; USPAT	OR	ON	2005/01/03 12:29
S67	2	"021492".ap.	US-PGPUB; USPAT	OR	ON	2005/01/10 07:41

	ED STATES PATENT AN	ID TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	TMENT OF COMMERCE Trademark Office OR PATENTS 113-1450	
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929	
25235 7:	590 01/14/2005	ς.	EXAMINER		
HOGAN & H	ARTSON LLP		THOMAS, SHANE M		
ONE TABOR (1200 SEVENT	CENTER, SUITE 1500 EENTH ST		ART UNIT	PAPER NUMBER	
DENVER, CO	80202		2186		
			DATE MAILED: 01/14/200	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

•

R

	Application No.	Applicant(s)					
	10/860 200						
Office Action Summarv	T0/009,200						
	Examiner	Art Unit					
The MAILING DATE of this communication app	Shane M I nomas	2186 correspondence address					
Period for Reply							
 A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE <u>3</u> MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). 							
Status							
1) Responsive to communication(s) filed on <u>16 June 2004</u> .							
2a) This action is FINAL . $2b)$ This	action is non-final.						
3) Since this application is in condition for allowar	nce except for formal matters, pro	osecution as to the merits is					
closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.					
Disposition of Claims							
4) □ Claim(s) <u>1-24</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) □ Claim(s) is/are allowed. 6) □ Claim(s) <u>1-24</u> is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or election requirement.							
Application Papers							
9) The specification is objected to by the Examine	r						
10) The drawing(s) filed on <u>16 June 2004</u> is/are: a)	\square accepted or b) \square objected to	by the Examiner.					
Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	e 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correct	ion is required if the drawing(s) is ob aminer. Note the attached Office	jected to. See $37 \text{ CFR} 1.121(d)$.					
Priority under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
Attachment(s) 1)	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	(PTO-413) ate Patent Application (PTO-152)					

U.S. Patent and Trademark Office
PTOL-326 (Rev. 1-04)

•

DETAILED ACTION

This Office action is responsive to the application filed 6/16/2004. Claims 1-24 are presented for examination.

The examiner requests, in response to this Office action, any reference(s) known to qualify as prior art under 35 U.S.C. sections 102 or 103 with respect to the invention as defined by the independent and dependent claims. That is, any prior art (including any products for sale) similar to the claimed invention that could reasonably be used in a 102 or 103 rejection. <u>This</u> **request** does not require applicant to perform a search. This request is not intended to interfere with or go beyond that **required** under 37 C.F.R. 1.56 or 1.105.

The request may be fulfilled by asking the attorney(s) of record handling prosecution and the inventor(s)/assignee for references qualifying as prior art. A simple statement that the query has been made and no prior art found is sufficient to fulfill the request. Otherwise, the fee and certification requirements of 37 CFR section 1.97 are waived for those documents submitted in reply to this request. This waiver extends only to those documents within the scope of this request that are included in the application's first complete communication responding to this requirement. Any supplemental replies subsequent to the first communication responding to this request and any information disclosures beyond the scope of this are subject to the fee and certification requirements of 37 CFR section 1.97.

In the event prior art documentation is submitted, a discussion of relevant passages, figs. etc. with respect to the claims is requested. The examiner is looking for specific references to 102/103 prior art that identify independent and dependent claim limitations. Since applicant is most knowledgeable of the present invention and submitted art, his/her discussion of the reference(s) with respect to the instant claims is essential. A response to this inquiry is greatly appreciated.

The examiner also requests, in response to this Office action, that support be shown for language added to any original claims on amendment and any new claims. That is, indicate support for newly added claim language by specifically pointing to page(s) and line no(s). in the specification and/or drawing figure(s). This will assist the examiner in prosecuting the application.

Drawings

The element --computation logic 201-- of paragraph 53 should be corrected to 200 as per figure 2.

Claim Objections

Claims 1-23 are objected to because of the following informalities:

As per claim 1, the term -- the memory-- of line 3 should be amended to read --the *first* memory-- since --*the* memory-- has not been previously defined. Appropriate correction is required.

As per claim 2, the term --the processor-- should be amended to --the *reconfigurable* processor since the term --*the* processor-- has not been previously defined in the claims.

As per claim 5, line 3, the term --memory-- has been mistakenly duplicated.

As per claim 8, the term --prefetch unit-- should be amended to --*data* prefetch unit-since the term --prefetch unit-- has not been previously defined in the claims.

As per claim 11, the term --the unit-- should be amended to --the data prefetch unit-since the term --the unit-- has not been previously defined in the claim.

As per claim 15, the term --at least of the-- of line 2 should be corrected to read --at least one of--

As per claim 17, the term --the data access unit-- of lines 4-5 should be amended to -a

data access unit-- since the term --*the* data access unit-- has not been previously defined in the claim.

Claims 3,4,6,7,9,10, 12-14,16, and 18-23, are objected to as being dependent on objected claims.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 1-10, 13, and 14, are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

As per claim 1, the terms --first characteristic type-- and --second characteristic type-- are not clearly defined in the Applicant's specification. Applicant is reminded of **37 C.F.R. 1.75** (d)(1) which states that the claim or claims must conform to the invention as set forth in the remainder of the specification and the terms and phrases used in the claims must find clear support or antecedent basis in the description so that the meaning of the terms in the claims may be ascertainable by reference to the description. (See 1.58(a).) The phrases --first characteristic type-- and --second characteristic type-- are not terms of art; nonetheless, for the purposes of examination, the Examiner shall regard the terms as meaning any type of memory (e.g. a SRAM, Flash Rom, DRAM, hard disk, etc.).

As per claims 2 and 13, the Applicant's disclosure does not explicitly mention that the reconfigurable processors cannot have a cache. The disclosure mentions in the Background section, and specifically in paragraphs 16-17, the drawbacks of having a hard-wired cache in a system; however, the Detailed Description does not explicitly state that the reconfigurable processor as taught by the Applicant *cannot* contain a cache. It appears to the Examiner that no specific (hard-wired) cache memory is included in the reconfigurable processor as taught in the disclosure; rather an on-board memory and user-logic can be configured based on a program (paragraph 52). Therefore, for the purposes of examination, the Examiner shall interpret the claim such that the reconfigurable processor of claim 1 does not contain a *hard-wired* (specific) cache.

As per claims 3 and 14, it follows from the rejection for claims 2 and 13, that since Applicant's disclosure does not explicitly state that a reconfigurable processor *cannot* have a cache, the disclose further does not explicitly teach that the reconfigurable processor cannot have a cache line-sized unit of contiguous data. For the purposes of examination and based on the discussion of claim 2 above, the Examiner shall interpret the limitation of claim 3 such that the reconfigurable processor of claim 1 does not have a *hard-wired* (specific) cache line-sized unit of contiguous data being retrieved from the [second] memory.

As per claim 4, it is not clear to which memory the term –the memory—refers as –the memory lacks antecedent basis--. For the purposes of examination, the Examiner shall interpret the term –the memory—to indicate the –second memory—of claim 1.

As per claim 7, the term --disassembled-- is not known to be a term of art, and further, not specifically defined in the Applicant's specification. Nonetheless, for the purposes of examination, the Examiner shall regard the term --disassembled-- with the broadest reasonable interpretation. Refer to **37 C.F.R. 1.75 (d)(1)**.

Claims 5, 6, and 8-10, are rejected as being dependent on rejected base claim 1.

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 2-4,8-10, and 15-23 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

As per claim 2, it is not clear which memory (first or second memory) the term --the memory-- is referring to since --the memory-- lacks antecedent basis. The Examiner recommends amending the term --the memory-- to overcome this rejection. Nonetheless, for the purposes of examination, the Examiner shall interpret the claim as --the first memory--.

As per claim 3, it is not clear which memory (first or second memory) the term --the memory-- is referring to since --the memory-- lacks antecedent basis. The Examiner recommends amending the term --the memory-- to overcome this rejection. Nonetheless, for the purposes of examination, the Examiner shall interpret the claim as --the second memory--.

As per claim 4, it is not clear which memory (first or second memory) the term --the memory-- is referring to since --the memory-- lacks antecedent basis. The Examiner recommends amending the term --the memory-- to overcome this rejection. Nonetheless for the purposes of examination, the Examiner shall interpret that claim as --the second memory--.

As per claim 8, it is not clear whether the processor memory is the same as the second memory or if the processor memory is a separate (third) memory since the data prefetch unit is claimed as retrieving data from both a second memory and a processor memory. The Examiner shall interpret the second memory as being a processor memory.

As per claims 15 and 17, it is not clear if the term --the data access unit-- is referring to --the data prefetch unit-- or is a new entity being defined by the claim since the term --*the* data access unit-- lacks antecedent basis. Nonetheless, for the purposes of examination, the Examiner shall regard the term --the data access unit-- to be a separate entity based in part from the Applicant descriptions of the drawings on page 8 showing that the data prefetch unit and data access unit are distinct entities.

As per claim 19, it is not clear whether the term --a data access unit-- is the same data access unit that has been defined in claim 17 or the --a data access unit-- is a different data access unit that performs the limitation of claim 19 and does not perform the limitation of the data

access unit of claim 17. For the purposes of examination, the Examiner shall interpret the --a data access unit-- as --*the* data access unit-- [of claim 17].

As per claims 9-10 and 16-23, the claims are rejected as being dependent on rejected

claims.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-24 are rejected under 35 U.S.C. 102(e) as being anticipated by Paulraj (U.S.

Patent Application Publication No. 2003/0084244).

As per claim 1, Paulraj shows a reconfigurable processor in figure 6 and a first memory (L1) having a first characteristic memory type (line size, blocking factor, associativity, etc.) and a second memory (L2) having a second characteristic memory type (line size, blocking factor, associativity, etc.). Refer to paragraph 23. Paulraj further teaches a functional unit 102 that executes applications using the memories L1 and L2 (paragraph 9). As is known in the art, a cache memory controller is often used to access and move data between a memory hierarchy. The Examiner is considering a data prefetch unit to be the logic associated with the moving, and only the moving, of data between the first and second memories (L1 and L2) since Paulraj shows

a connection between the levels of cache in figure 6. This logic as well as the first and second memory types (L1 and L2) are configued by a program – refer to paragraphs 23-24. The data prefetch unit as defined by the Examiner must be configued as well by the program when moving data since the cache line size and blocking factor can change, so different amounts of data can be exchanged for the same access when different programs run.

As per claims 2 and 13, as taught in paragraphs 23 and 29 of Paulraj, no specific cache is present in the system of Paulraj. Rather, an FPGA is utilized as representing a caching hierarchy and is optimized based on the memory needs of a specific program running on the reconfigurable processor.

As per claims 3 and 14, Paulraj teaches in paragraph 23 that a specific cache line size of contiguous data is not retrieved since the data line size is optimized based on the memory needs of the program when executing on the reconfigurable processor. Refer also to paragraph 29.

As per claim 4, Paulraj teaches that a load/store unit is used to access the caches (L1-L3) in order to determine if cache data is present in the cache hierarchy (paragraph 6). Since the functional unit 102 (figure 6) is responsible for accessing the programmable memory unit 104, the Examiner is therefore considering the load/store unit logic of the programmable memory unit that is responsible for for accessing the L1 and L2 caches (first and second memory types) to be a memory controller. It can be seen that the memory controller, as defined by the Examiner, controls the transfer of data between the memory (assuming second memory L2) and the data prefetch unit, since the memory controller (load/store unit logic) is responsible for retrieving the data from the cache if a hit occurs (paragraph 4).

As per claim 5, as taught in paragraph 1, an external memory (element 18, figure 1) is generaly coupled to a microprocessor and holds data to be used by the microcontroller during program execution. The Examiner is considering the process of writing data back to the external memory from the FPGA memory 104 containing the caches (on-board memory), such as during a write-back scheme as known in the art, to be performed by the data prefetch unit portion of the functional logic as defined above by the Examiner. The data prefetch logic, as defined above, is responsible for all of the transfer of data into, out of, and between the FPGA memory 104.

As per claim 6, the Examiner is regarding a --register-- in its broadest reasonable sense and it thus considering it be to be a unit of logic. Therefore, the portion of the function logic that is responsible for the movement of data (as defined above to be the data prefetch unit) is being considered by the Examiner as containing a --register-- portion of the reconfigurable processor since, for instance, the blocking factor and line size of the programmable memory 112 can change, a --register-- or portion of the reconfigurable processor must be set in order to indicate the currnet line size and blocking factor when a given application is being run on the reconfigurable processor at a given point in time. Refer to paragraph 23.

As per claim 7, the Examiner is considering the process of --disassembling the data prefetch unit-- as modifying the data prefetch unit logic of the fucntion logic 102 every time the program being executed by the reconfigurable processor changes. It can be seen that the data prefetch unit changes during these intervals since the cache line size, blocking factor, and associativity of the FPGA changes when optimal for the next program to be executed (refer to paragraph 23). Thus it can be seen that the data prefetch unit logic is --disassembled-- when another program is executed by the reconfigurable processor of Paulraj.

As per claim 8, as can be seen that the FPGA memory 112, that comprises the first and second memories (L1 and L2) and which is accessed by the data prefetch unit of the functional unit 102 as discussed above, is a --processor memory-- (part of cpu 110). Therefore, since the data pretech unit can access the L2 cache as discussed above in the rejection of claim 1, the data prefetch unit can retrive data from the L2 portion of --processor memory--112.

As per claim 9, as shown in figure 1 and taught in paragraph 1 of Paulraj, the system 10 is actually a microprocessor, which contains a memory controller 14. The main difference between the prior art of figure 1 and the invention of Paulraj in figure 6 is that the memory hierarchy is configurable and accessed by a fucntional unit in lieu of a separate memory controller logic (paragraph 9). Therefore, since the memory controller logic for accessing the cache hierarchy is still contained within cpu 110 of figure 6, it can be seen that the cpu 110 is actually a microprocessor. It follows that the --processor memory-- 112 is therefore a --microprocessor memory--.

As per claim 10, since the cpu 110 of figure 6 is a reconfigurable processer (able to reconfigure its memory heirarchy to match the needs of the application it is currently running), it can be seen that the cpu memory 112 is a reconfigurable processor memory.

As per claim 11, Paulraj depicts a reconfigurable hardware system in figure 6. Paulraj further teaches in paragraph 26 that when a particular application is to be run by the reconfigrable processor 110, a configuration vector is retrieved to program the programmable memory 112 (figure 6). As shown in figure 6, the step of accessing the configuration vector is executed outside of the reconfigurable processor 110. Therefore, the Examiner is considering the memory that contains the configuration vectors to be a--common memory-- and a data

prefetch unit (reconfiguration unit 106 executing on the reconfigurable processor 110) accessing the common memory in order to determine how to program the memory 112 (paragraph 29). The data prefetch unit 106 is --configured-- by an application to be excuted on the sysem 110 since when a new application is to be executed, the data prefetch unit is called upon (or configured) to access the configuration vector for the particular application.

As per claim 12, the Examiner is considering a --memory controller-- to be the system portion utilized when creating a new configuration vector for an application. Such a process occurs in figure 5 and taught in paragraghs 23-25 of Paulraj. When a new configuration vector is created by analizing performance information that has been collected for the application. The Examiner is thereby considering the --memory controller-- to be the element of the reconfigurable hardware system that is associated with storing the new configuration vector into the common memory so that the vector can be accessed later when the same application is run again.

As per claim 15, the Examiner is considering the reconfiguration module 106 of the reconfigurable processsor 110, as comprising two distinct elements: a --computational unit-- and a --data access unit--. The data access unit is the element that is responsible for accessing the configuration vector as taught in paragraph 29 of Paulraj; or in other words, the Examiner is considering the --data access unit-- to be the same as the --memory controler-- defined in the rejection of claim 12. The Examiner is further considering the --computational unit-- of the rconfiguration module 106 to be the element that sets up the programmable memory module 104 using the configuration vector that was accessed by the --data access unit-- (paragraph 29).

As per claim 16, as taught by Paulraj in paragraph 29, the --data access unit-- supplies the configuration vector to the --computational unit-- in order to set up the programmable memory 104 as required by the application to be run on the reconfurable processor 110.

As per claim 17, the Examiner is considering a --data prefetch unit-- to be the reconfiguration unit 106 of reconfigurable processor 110 (figure 6). As taught in paragraph 26 and 29 of Paulraj, the --data prefetch unit-- accesses a memory in order to determine if a configuration vector is known for a given application, and if so, the vector is retrieved (from the memory). If this --data-- (configuration vector) is not known then a simulation is performed with the application in order to collect performance information. The Examiner is considering the element that executes and collects the performance data as being a --computational unit-- and the element of Paulraj that stores the configuration vector, once determined, to be a -- data access unit-- since it stores the vector into the --memory-- from which it can be later retrieved (step 212 of figure 5). The --computational unit--, --data access unit--, and the --data prefetch unit-- are all --configured-- by a program (application) since (1) a new application configures the computational unit portion of the reconfiguration unit to perform a simulation in order to determine the optimal memory hierarchy organization; (2) the new application configures the -data access unit-- to store and retrieve (step 212) the configuration vector for that particular application; and (3) the --data prefetch unit-- is configured by the application to determine if a configuration file exists for the application and if so, the data prefetch unit is configured by the program the programmable memory 112 in order to optimize the programmable memory for that particular application.

As per claim 18, the --data-- (configuration vector) is transferred from the

--computational unit-- to the --data access unit-- when the configuration unit has created a configuration vector (step 208 of figure 5). The --data-- is written to the memory --from-- the --data prefetch unit-- since the data prefetch unit (reconfiguration unit 106) is the element that executed the beginning of the configuration vector creation process (step 200 of figure 5). Refer to paragraph 26. Thus the Examiner is considering the data as being written --from-- the data prefetch unit.

As per claim 19, as taught in paragraph 26, if the configuration vector is known, the vector is retrieved from the memory to the data prefetch unit (reconfiguration unit 106). The data is read directly from the data prefetch unit when a request to create a configuration vector is made for a new application as shown in figure 6 since the data prefetch unit is responsible for being the vector creation process. The data is directed from the data prefetch unit (reconfigure logic) to be read from the memory by the data access unit to the computational unit where it is processed to produce a configuration vector.

As per claim 20, as stated above, the configuration vector (--data--) is created by the computational unit via acquired simulation data. The configuration vector is the resultant product that is transferred from the memory to the data prefect unit when it is determined that the configuration vector for the application is available (paragraph 26). Thus --all-- of the data that is transferred is processed by the computational unit (albeit before the transfer occurs) since the data prefetch unit required the entire configuration vector in order to set up the programmable memory 112.

Page 14

As per claim 21, Paulraj shows in paragraph 26 that an explicit request for the configuration vector for the current application results in the data (if it exists) selected for the optimal configuration of the programmable memory 112 for that application.

As per claim 22, the Examiner is not considering the data (configuration vector) to be the size of a complete cache line since the data is used to create a cache hierarchy. In other words, the caches (L1-L3) of the programmable memory 112 are not programmed when the data is transferred from the memory to the data prefetch unit; therefore, the data cannot be a complete cache line.

As per claim 23, since the Examiner defined the portion of the reconfiguration unit that accesses the configuration file (data) from the memory, the Examiner is defining the logic that controls the actual transfer of that data to the data prefetch unit (portion of the reconfiguration unit that executes the fetch of the configuration vector and then programs the programmable memory 112) to be a --memory controller--. Thus the data access unit determines whether a configuration vector exists for an application and if so, the memory controller sends that data to the data prefetch unit.

As per claim 24, The Examiner is considering the element that executes and collects the performance data as being a --computational unit-- and the element of Paulraj that stores and retrieves the configuration vector, once determined, to be a --data access unit-- since it stores the vector into the --memory-- from which it can be later retrieved (step 212 of figure 5). The --computational unit-- and --data access unit -- are --configured-- by a program (application) since (1) a new application causes in the configuration of the computational unit portion of the reconfiguration unit to perform a simulation in order to determine the optimal memory hierarchy

organization for the application and (2) the new application causes the configuration of the --data access unit-- to store and retrieve (step 212) the configuration vector for that particular application. Refer to paragraphs 25-27.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Poznanovic (U.S. Patent Application Publication No. 2003/0046530) teaches a reconfigurable processor (figure 2) which can be reprogrammed based on a program.

Vondran (U.S. Patent No. 6,243,791) illustrates an example of the operation of a cache controller in a cache hierarchy (column 1, lines 54-67).

Otterness (U.S. Patent No. 6,460,122) further teaches common operation of a cache controller in column 21, lines 1-16.

Darling (U.S. Patent No. 6,714,041) teaches a reconfigurable system (figure 5) that is able to be reprogrammed based on a program.

Burton (U.S. Patent Application Publication No. 2003/0088737) teaches uncached device operations in a reconfigurable processor system.

Gschwind et al. (U.S. Patent Application Publication No. 2003/0046492) teaches a reconfigurable memory array which can be operated as a cache or a non-cache memory.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shane M Thomas whose telephone number is (703) 605-0725.

Please note: the aforementioned number will change to (571) 272-4188 effective October 19, 2004. The examiner can normally be reached M-F 8:30 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt M Kim can be reached on (703) 305-3821, which will change to (571) 272-4182 effective October 19, 2004. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Shane M. Thomas

MATTHEW ANDERSON PRIMARY EXAMINER GROUP 2 (00

Notice of Deferences Cited	Application/Control No. 10/869,200	Applicant(s)/Patent Under Reexamination POZNANOVIC ET AL.	
Notice of References Ched	Examiner	Art Unit	
	Shane M Thomas	2186	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-2003/0084244 A1	05-2003	Paulraj, Dominic	711/118
	в	US-2003/0046530 A1	03-2003	Poznanovic, Daniel	713/100
	с	US-6,243,791	06-2001	Vondran, Jr., Gary Lee	711/120
	D	US-6,460,122	10-2002	Otterness et al.	711/154
	E	US-6,714,041	03-2004	Darling et al.	326/38
	F	US-2003/0088737	05-2003	Burton, Lee	711/118
	G	US-2003/0046492 A1	03-2003	Gschwind et al.	711/118
	н	US-			
	I	US-			
	J	US-			
	к	US-			
	L	US-			
	м	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	Ν					
	0					
	Ρ					
	Q					
	R					
	S					
	т					

NON-PÂTENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	υ	"Summary: The Cache Read/Write Process," The PC Guide, 2001, www.pcguide.com/ref/mbsys/cache/func.htm.
	v	Chien et al., "Safe and Protected Execution for the Morph/AMRM Reconfigurable Processor," IEEE, 1999, pp 1-13.
	w	·
	x	
L		

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

.

Part of Paper No. 12032004



U.S. Patent and Trademark Office

Part of Paper No. 12032004



Application No.	Applicant(s)
10/869,200	POZNANOVIC ET AL.
Examiner	Art Unit
Shane M Thomas	2186

SEARCHED			
Class	Subclass	Date	Examiner
711	170-173	12/2/2004	mo
712	15	12/3/2004	4M
		· · · ·	

INTERFERENCE SEARCHED				
Class	Subclass	Date	Examiner	

SEARCH NOTES (INCLUDING SEARCH STRATEGY)			
	DATE	EXMR	
Inventor Name Seach	12/3/2004	m	
IEEE Seach	12/3/2004	m	
EAST Search	1/10/2005	SW.	
``		-	

U.S. Patent and Trademark Office

Part of Paper No. 12032004

4-12-05



Client Matter No. 80404.0033.001 Express Mail No.: EV330612115US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200Confirmation No.: 5929Application of: POZNANOVICCustomer No.: 25235Filed: June 16, 2004Art Unit: 2186Art Unit: 2186For: THOMAS, Shane MAttorney Docket No. SRC028For: SYSTEM AND METHOD OF
ENHANCING EFFICIENCY AND
UTILIZATION OF MEMORY
BANDWIDTH IN RECONFIGURABLE
HARDWARE

AMENDMENT AND RESPONSE PURSUANT TO OFFICE ACTION DATED JANUARY 14, 2005

MAIL STOP AMENDMENT Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In response to the office communication mailed January 14, 2005 please amend the above-identified application as follows:

Amendments to the Claims are reflected in the listing of claims which begins on page 3 of this paper.

Amendments to the Drawings begin on page 7 of this paper and include both an attached replacement sheet and an annotated sheet showing changes.

Remarks/Arguments begin on page 8 of this paper.

\\\BO - 80404/0033 - 175820 v1
An **Appendix** including 1 sheet of amended drawing figures is attached following page 8 of this paper.

A. Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

Listing of Claims:

1. (Currently Amended) A reconfigurable processor comprising:

a first memory having a first characteristic memory <u>bandwidth and/or</u> <u>memory utilization</u> type; and

a data prefetch unit coupled to the <u>first</u> memory, wherein the data prefetch unit retrieves data from a second memory of second characteristic memory <u>bandwidth and/or memory utilization and place the retrieved data in the first</u> <u>memory</u> type and wherein <u>at least the first</u> the memory types and data prefetch unit are configured by a program.

2. (Currently Amended) The reconfigurable processor of claim 1, wherein the <u>reconfigurable</u> processor does not have a cache to store data from the <u>first</u> memory.

3. (Currently Amended) The reconfigurable processor of claim 1, wherein <u>the second memory has a characteristic line size and</u> the data retrieved from the <u>second memory is not a cache line-sized unit of contiguous data</u>.

4. (Currently Amended) The reconfigurable processor of claim 1, wherein the data prefetch unit is coupled to a memory controller that controls the transfer of the data between the <u>second</u> memory and the data prefetch unit.

5. (Currently Amended) The reconfigurable processor of claim 1, wherein the data prefetch unit receives processed data from on-processor memory and writes the processed data to an external off-processor memory memory.

3

\\\BO - 80404/0033 - 175820 v1

6. (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit comprises at least one register from the reconfigurable processor.

7. (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit is disassembled when another program is executed on the reconfigurable processor.

8. (Currently Amended) The reconfigurable processor of claim 1 wherein <u>said second memory comprises a processor memory and said data</u> prefetch unit is operative to retrieve data from [[a]] <u>the</u> processor memory.

9. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a microprocessor memory.

10. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a reconfigurable processor memory.

11. (Currently Amended) A reconfigurable hardware system, comprising:

a common memory; and

one or more reconfigurable processors coupled to the common memory, wherein at least one of the reconfigurable processors includes a data prefetch unit to read and write data between the <u>data prefetch</u> unit and the common memory, and wherein the data prefetch unit is configured by a program executed on the system.

12. (Original) The reconfigurable hardware system of claim 11, comprising a memory controller coupled to the common memory and the data prefetch unit.

13. (Currently Amended) The reconfigurable hardware system of claim 11, wherein the <u>one or more</u> reconfigurable processor<u>s are</u> [[is]] not coupled to a cache.

4

\\\BO - 80404/0033 - 175820 v1

14. (Currently Amended) The reconfigurable hardware system of claim 11, wherein <u>the common memory has a characteristic line size and</u> the data written and read between the data prefetch unit and the common memory is not a cache line-sized unit of contiguous data.

15. (Currently Amended) The reconfigurable hardware system of claim 11, wherein the at least <u>one</u> of the reconfigurable processors also includes a computational unit coupled to the <u>a</u> data access unit.

16. (Original) The reconfigurable hardware system of claim 15, wherein the computational unit is supplied the data by the data access unit.

17. (Currently Amended) A method of transferring data comprising:

transferring data between a memory and a data prefetch unit in a reconfigurable processor; and

transferring the data between a computational unit and the <u>a</u> data access unit, wherein the computational unit and the data access unit, and the data prefetch unit are configured by a program.

18. (Original) The method of claim 17, wherein the data is written to the memory, said method comprising:

transferring the data from the computational unit to the data access unit; and

writing the data to the memory from the data prefetch unit.

19. (Currently Amended) The method of claim 17, wherein the data is read from the memory, said method comprising:

transferring the data from the memory to the data prefetch unit; and

reading the data directly from the data prefetch unit to the computational unit through [[a]] the data access unit.

20. (Original) The method of claim 19, wherein all the data transferred from the memory to the data prefetch unit is processed by the computational unit.

21. (Original) The method of claim 19, wherein the data is selected by the data prefetch unit based on an explicit request from the computational unit.

22. (Original) The method of claim 17, wherein the data transferred between the memory and the data prefetch unit is not a complete cache line.

23. (Original) The method of claim 17, wherein a memory controller coupled to the memory and the data prefetch unit, controls the transfer of the data between the memory and the data prefetch unit.

24. (Original) A reconfigurable processor comprising:

a computational unit; and

a data access unit coupled to the computational unit, wherein the data access unit retrieves data from memory and supplies the data to the computational unit, and wherein the computational unit and the data access unit are configured by a program.

REMARKS/ARGUMENTS

Claims 1-24 remain in the application. Claims 1, 2, 5, 8, 11, 15 and 17 are amended to address informalities noted in the Office action. No new matter is added by these amendments.

A. Drawings.

The correction made to Fig. 2 is believed to overcome the objection to the drawings.

B. Claim Objections

Claims 1, 2, 5, 8, 11, 15 and 17 are amended to overcome the objections stated in the office action. It is respectfully requested that the objections to claims 1-23 be withdrawn.

C. Rejections under 35 U.S.C. 112.

Claims 1-10, 13 and 14 were rejected under 35 U.S.C. 112. This rejection is respectfully traversed.

Specifically, the Office action questions the reference to a first characteristic memory type and a second characteristic memory type in claim 1. This is illustrated, for example, in Fig. 3 in which a logic block 300 moves data from a first memory 305 having a first characteristic memory type to a second memory 307 having a second characteristic memory type. As set out in the paragraphs [0007]-[0016] of the specification, for example, the memory characteristics may include one or more of the following characteristics: line size, associativity, replacement policy, write policy, and cache size, all of which provide varying memory bandwidth efficiency and/or memory bandwidth utilization. The amendment to claim 1 is believed to clarify this feature of the invention and overcome the objections raised in the Office action.

With respect to claims 2 and 13, the examiner's interpretation that claims 2 and 13 do not require a hard-wired cache is accurate. It is noted that these limitations appear in claims 2 and 13, not claim 1.

WBO - 80404/0033 - 175820 v1

The amendments to claims 3, 4 and 14 are believed to clarify the questions raised in the Office action.

Claims 2-4, 8-10 and 15-23 were rejected under 35 U.S.C. 112 as indefinite. The amendments to claims 2, 3, 4, 8, 15 and 17 are believed to overcome the rejections.

D. Rejections under 35 U.S.C. 102.

Claims 1-24 were rejected under 35 U.S.C. 102 based upon Paulraj. This rejection is respectfully traversed.

Independent claim 1 calls for a reconfigurable processor. As set out in Applicant's specification at paragraph [0039], a reconfigurable processor is a computing device that instantiates an algorithm as hardware. Although the reference show a reconfigurable cache, Paulraj does not show or suggest a reconfigurable processor that instantiates an algorithm as hardware. Moreover, nothing in Paulraj would suggest the rather significant changes required to replace the CPU with a reconfigurable processor. For at least these reasons claim 1 is not anticipated nor made obvious by Paulraj.

Claims 2-10 that depend from claim 1 are allowable over Paulraj for at least the same reasons as claim 1 as well as the limitations that are presented in those claims.

Claim 11 calls for a reconfigurable hardware system comprising one or more reconfigurable processors. As noted above with respect to claim 1, Paulraj does not show or suggest even one reconfigurable processor. For at least these reasons claim 11 and claims 12-16 that depend from claim 11 are believed to be allowable over Paulraj.

Independent claim 17 calls for, among other things, transferring data between a memory and a data prefetch unit in a reconfigurable processor. As noted above, Paulraj does not show or suggest a reconfigurable processor, nor transferring data between a memory and a data prefetch unit in a reconfigurable

\\\BO - 80404/0033 - 175820 v1

processor. For at least these reasons claim 17 and claims 18-23 that depend from claim 17 are allowable over Paulraj.

Claim 24 calls for a reconfigurable processor having a computational unit and a data access unit that are configured by a program. Paulraj does not show a reconfigurable processor. Moreover, the element of Paulraj that stores and retrieves the configuration vector is not configurable by a program. Similarly, the element that executes and collects performance data is not configurable by a program. Paulraj does not suggest making these elements configurable.

E. Conclusion.

The references that were cited but not relied upon are no more relevant than the references that were relied upon. In view of all of the above, the claims are now believed to be allowable and the case in condition for allowance which action is respectfully requested. Should the Examiner be of the opinion that a telephone conference would expedite the prosecution of this case, the Examiner is requested to contact Applicants' attorney at the telephone number listed below.

Any fee deficiency associated with this submittal may be charged to Deposit Account No. 50-1123.

Respectfully submitted,

Stuart T. Langley, Reg. No. 33,940 Hogan & Hartson LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (720) 406-5335 Tel (303) 899-7333 Fax

April 11, 2005

WBO - 80404/0033 - 175820 v1

10

Appl. No: 10/869,200 Amdt. Dated April 11, 2005 Reply to Office action of January 14, 2005

B. Amendments to the Drawings:

The attached sheet of drawings includes changes to Fig. 2. This sheet which includes Figs. 1-2 replaces the original sheet including Fig. 1-2. In Figure 2, element 201 is correctly identified.

Attachment:

Replacement Sheet Annotated Sheet Showing Changes



FIG. 1



Client Matter No. 80404.0033.001 Express Mail No.: EV330612115US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

TRA		
	Serial No. 10/869,200	Confirmation No.: 5929
	Application of: POZNANOVIC	Customer No.: 25235
	Filed: June 16, 2004	
	Art Unit: 2186	
	Examiner: THOMAS, Shane M	
	Attorney Docket No. SRC028	
	For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	

CERTIFICATE OF MAILING BY EXPRESS MAIL

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

The undersigned hereby certifies that the following documents:

- Amendment and Response Pursuant to Office Action(10 pages);
- Replacement drawing sheet (1 sheet);
- Information Disclosure Statement and copies of 3 references;
- Certificate of Mailing by Express Mail (1 page); and
- Return Receipt Postcard

relating to the above application, were deposited as "Express Mail", Mailing Label No. EV330612115US with the United States Postal Service, addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on <u>April 11, 2005</u>.

<u>April 11, 2005</u> Date

<u>April</u>	11,	2005	
Date			

Mailer

Stuart T. Langley, Reg. No. 33,940 HOGAN & HARTSON LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (720) 406-5335 Tel (303) 899-7333 Fax



Express Mail No.EV330612115US Attorney Docket No. SRC028 Client/Matter No. 80404.0033.001

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes

Serial No. 10/809,200

Filed: June 16, 2004

For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE Group Art Unit: 2186

Examiner: Thomas, Shane M.

Confirmation No.: 5929

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. 1.97

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Applicant hereby submits for filing under 37 CFR 1.97 a disclosure statement. In submitting these references, no representation is made or implied that the references are or are not material to the examination of this application. The patents, publications or other information of which Applicant is presently aware are listed in Form PTO/SB/08A submitted herewith and copies of all such patents and publications are attached hereto.

No fee is believed due for this submittal pursuant Examiner's request for references in the Office Action dated January 14, 2005. However, any fee deficiency associated with this submittal may be charged to Deposit Account No. 50-1123.

<u>4/11/05</u> Date

Respectfully submitted

Stuart T. Langley, Red. No. 33,940 **HOGAN & HARTSON LLP One Tabor Center** 1200 17th Street, Suite 1500 Denver, Colorado 80202 (720) 406-5335 Tel (303) 899-7333 Fax

PTO/SB/08a(08/03)

Approved for use through 07/31/2006. OMB 0651-0031 Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid. OMB control number.

AIR otitute fo	or form 1449A/PT(5		Application Number	10/809,200
		Filing Date	June 16, 2004		
INF	ORMATION	DISCL	OSURE	First Named Inventor	Daniel Poznanovic et al.
51/	AIEMENIB	Y APP	LICANI	Art Unit	2186
(Use as many sheets as necessary)				Examiner Name	Thomas, Shane M.
Sheet	1	of	2	Attorney Docket No.	SRC028

			U.S. PATEN	T DC	CUMENTS		
Examiner Initials	Cíte No.1	Document No. No. – Kind Code ²	Publication Date MM-DD-YYYY	e	Name of Patentee or Applicant of Cited Doc	Pages, Columns, Lines, Where Rel Passages or Relevant Figures Ap	evant pear
		US-6,076,152	06/13/2000	н	uppenthal et al.		
		US-6,247,110	06/12/2001	н	uppenthal et al.		
		US-6,356,983	03/12/2002	Pa	arks		
		US-6,594,736	06/15/2003	Pa	arks		
		US-					
		US-					
		US-					
		US-					
		US-					
		US-					
		US-					
		US-					
	A	F	OREIGN PA	TEN	T DOCUMENTS		
id		Foreign Patent Document	Publication	Date	Name of Patentee or	Pages, Columns. Lines Where	6
Examiner Initials	Cite No. ¹	Country Code ³ Number ⁴ Kind Code ⁵	MM-DD-Y	YYY 	Applicant of Cited Doc	Relevant Passages or Relevant Figures Appear	ľ
		- to an initial mark					
		b en (* 1997) - 1997 -					
							<u> </u>

EXAMINER	DATE	
SIGNATURE	CONSIDERED	

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 809. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. ¹ Applicant's unique citation designation number (optional). ² See Kinds Codes of USPTO Patent Documents at <u>www.uspto.gov</u> or MPEP 901.04. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. 6 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) and application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO/SB/08a(08/03) Approved for use through 07/31/2006. OMB 0651-0031 Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE llection of information unless it displays a valid. OMB control number

	future industrial of our of the of th
Under the Paperwork Reduction Act of 199	5, no persons are required to respond to a collection of information unless it displays a valid. OMB control nu

Substitute for form	1449A/PTO			Application Number	10/809,200
				Filing Date	June 16, 2004
INFORM	ATION DIS		OSURE	First Named Inventor	Daniel Poznanovic et al.
STATEMENT BY APPLICANT				Art Unit	2186
(Use as many sheets as necessary)				Examiner Name	Thomas, Shane M.
Sheet	2	of	2	Attorney Docket No.	SRC028

		NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s) publisher, city and/or country where published	T²
•		DALLY, BILL, HANRAHAN, PAT, FEDKIW, RON, "A Streaming Supercomputer", September 18, 2001, pp. 1-17.	
		DALLY, WILLIAM J. et al., "Merrimac: Supercomputing with Streams", SC'03, November 15-21, 2003, Phoenix, AZ, 7 pages.	
		"Code Development and Porting Issues", SRC Computer, Inc., SRC-6E C Programming Environment v1.3 Guide, April 11, 2003, pp. 17-26.	
12 181			

EXAMINER	DATE	
SIGNATURE	CONSIDERED	

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). ² Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) and application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application for the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete his form and/or suggestions for reducing this burden, should be sent to the Chief information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.



6-2005 03:19pm From-HOGAN & HARTSON	+	T-361	P.001/003	F-97
	Approv Batent and Tredems	ed for use th	PT) rough 07/31/2008. (לי הפקאקדועובאיד ל	0/38/25 0MB 06/
Under the Peperwork Reduction Act of 1995, no pe	notact that have been a beinget at energies	untesa fi dia	iplays a valid, OMB	control r
Certificate of Tran	nsmission under 37 CFR 1.8			
Serial No. 10/869,200		CEN	RECEIV	ED
Application of: Daniel Poznanovic, David	E. Caliga, and Jeffrey Hamme	es	II IN a a t	ne Duur
Filed: June 16, 2004				CUUJ
Art Unit: 2186				
Examiner: Thomas, Shane M.				
Attorney Docket No. SRC028				
For: SYSTEM AND METHOD OF ENH, MEMORY BANDWIDTH IN RECONFIGU	ANCING EFFICIENCY AND U JRABLE HARDWARE	ITILIZ	ATION OF	=
Confirmation No.: 5929				
Customer No.: 25235				
on <u>6 June 2005</u> Date	3 No. of Pages (ind. Goversheet)			
	,			
to centralized fax number: 703-872-9306				
	Signature			
J Typed or printed nam	Julie Lange ne of person signing Certificate	3		
Note: Each paper must have its own certine each submitted paper.	ificate of transmission, or its co	ertifica	te must id	entif

T-361 P.002/003 F-971

Attorney Docket No. SRC028 Client/Matter No. 80404.0033.001 Via Facsimile

Thomas, Shane M.

Confirmation No.: 5929

2186

Examiner:

Art Unit:

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Daniel Poznanovic, David E. Caliga, Jeffrey Hammes

Serial No. 10/869,200

Filed: June 16, 2004

For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

CENTRAL FAX CENTER JUN 6 6 2005

RECEIVED

INFORMATION DISCLOSURE STATEMENT BASED ON AN

INTERNATIONAL SEARCH REPORT

MAIL STOP AMENDMENT **Commissioner for Patents** P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.97 the Examiner may wish to consider the references listed on the attached Form PTO/SB/08A. In submitting these references for the Examiner's consideration, no representation is made or implied that the references are or are not material to the examination of the application. The Examiner is encouraged to make his or her own determination of materiality.

Pursuant to 37 C.F.R. § 1.97(c), it is hereby certified that each item in this Information Disclosure Statement was cited in a communication from a foreign patent office (copy enclosed) in counterpart European application, PCT/US04/19663, mailed 31 MAY 2005, not more than three months prior to the filing of the statement (37 C.F.R. Section 1.97(e)). No petition fee is believed required, however, any fees associated with this communication may be made to Deposit Account No. 50-1123.

Date: 0G

Respectfully submitted

William J. Kubida, Reg. No. 29,664 **HOGAN & HARTSON** One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5909 Tel (303) 899-7333 Fax

PAGE 2/3 * RCVD AT 6/6/2005 5:18:17 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/1 * DNIS:8729306 * CSID:+ * DURATION (mm-ss):01-04

T-361 P.003/003 F-971

06-06-2005 03:20pm From-HOGAN & HARTSON

PTO/SB/08a(08/03) Appreved for use through 07/31/2006, OMB 0651-0031 Patent and Tradomark Office; U.S. DEPARTMENT OF COMMERCE liedion of Information unloss it displays a velid, OMB country of COMMERCE

Substitute for for	m 1449A/PTO			Application Number	10/869,200
				Filing Date	June 16, 2004
	MATION DIS	SCL	OSURE	First Named Inventor	Daniel Poznanovic et al.
STATEMENT BY APPLICANT				Art Unit	2186
(Use as many shoots as necessary)		Examiner Name	Thomas, Shane M.		
Sheet	1	of	1	Attomey Docket No.	SRC028

÷

			U.S. PATENT	DOCUMENTS		
Examiner Initials	Cite No. ¹	Document No. No. – Kind Code ²	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Doc	Pages, Columns, Lines, Where Rele Passages or Relevant Figures App	evant xear
		US-2003/0054244 A1	05/01/2003	Paulraj	Entire Document	
		US-2003/0046530 A1	03/06/2003	Poznanovic		
		US-				
		US-				
		US-				
		US-			· · · · · · · · · · · · · · · · · · ·	
		US-				
		US-				
		US-				
		U\$-				
		US-				
		US-				
		F	OREIGN PAT	ENT DOCUMENTS		
Everningr	C 1	Foreign Patern Document	Publication Da	te Name of Patentee or	Pages, Columns. Lines Where	
Initials	No.1	Country Code ³ Number ⁴ Kind Code ⁶	WINH-DD-TTT		Figures Appear	

EXAMINER SIGNATURE		DATE CONSIDERED	
EXAMINER: Initial if considered. Include USPTO Patent Dec Japanese patent do by the appropriate s language Translatio	reference considered, whether or not citation is in conformance with MPEP 609. Draw lin copy of this form with next communication to applicant. ¹ Applicant's unique citation desi- iments at <u>www.uspto.gov</u> or MPEP 901.04. ² Enter Office that issued the document, by th suments, the indication of the year of the reign of the Emperor must precede the series nu- mbols as indicated on the document under WIPO Standard ST, 16 it possible. 6 Applica- h is attached.	ne through citation if noi gnation number (option ne two-letter code (WIP Imber of the patent doc ant is to place a check r	t in conformance and not al). ² See Kinds Codes of O Standard ST.3). ⁴ For ument. ⁶ Kind of document mark here if English
This selection of Las	matter to required by 97 ACO 4 A7 and 4 A9. The information is convicted to obtain an a	4	

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) and application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the Individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patente, P.O. Box 1450, Alexandria, VA 22313-1450.

PAGE 3/3 * RCVD AT 6/6/2005 5:18:17 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/1 * DNIS:8729306 * CSID:+ * DURATION (mm-ss):01-04

ŕ

PTO/SE/25 (09/03) Approved for use through 07/31/2008. OMB 0651-0031 Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Patent and international international international international control and IND PORTING AND P
Under the Pagenwerk Reduction Act of 1985, no persons are required to respond to a called out or automation under 37 CFR 1.8
Serial No. 10/869,200
Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes CENTRAL FAX CENTRE
Filed: June 16, 2004
Art Unit: 2186
Examiner: Thomas, Shane M.
Attorney Docket No. SRC028
FOR: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE
Confirmation No.: 5929
Customer No.: 25235
I hereby certify that this correspondence is being facsimile transmitted to the United States Patent and Trademark Office
1. Information Disclosure Statement based on an International Search report.
on <u>6 June 2005</u> Date <u>13</u> (incl. Coversheet)
to centralized fax number: 703-872-9306
Signature
Julie Lange Typed or printed name of person signing Certificate
Note: Each paper must have its own certificate of transmission, or its certificate must identify each submitted paper.
Cilent Reference No. 80404.0033.001 Fax No. 719-448-5922

ŧ

PAGE 1/13 * RCVD AT 6/6/2005 5:23:30 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:+ * DURATION (mm-ss):04-06

Attorney Docket No. SRC028 Client/Matter No. 80404.0033.001 Via Facsimile

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Daniel Poznanovic, David E. Caliga, Jeffrey Hammes

Serial No. 10/869,200

Filed: June 16, 2004

For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

Examiner: Thomas. Shane M.

Confirmation No.: 5929

Art Unit: 2186

HEGENVEH GENTHAL FAX GENTER JUN 0 6 2005

INFORMATION DISCLOSURE STATEMENT BASED ON AN

INTERNATIONAL SEARCH REPORT

MAIL STOP AMENDMENT Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.97 the Examiner may wish to consider the references listed on the attached Form PTO/SB/08A. In submitting these references for the Examiner's consideration, no representation is made or implied that the references are or are not material to the examination of the application. The Examiner is encouraged to make his or her own determination of materiality.

Pursuant to 37 C.F.R. § 1.97(c), it is hereby certified that each item in this Information Disclosure Statement was cited in a communication from a foreign patent office (copy enclosed) in counterpart European application, <u>PCT/US04/19663</u>, mailed <u>31 MAY 2005</u>, not more than three months prior to the filing of the statement (37 C.F.R. Section 1.97(e)). No petition fee is believed required, however, any fees associated with this communication may be made to Deposit Account No. 50-1123.

Date: 06 A 200

Respectfully-submitted

William J. Kubida, Reg. No. 29,664 HOGAN & HARTSON One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5909 Tel (303) 899-7333 Fax

PAGE 2/13 * RCVD AT 6/6/2005 5:23:30 PM [Eastern Day/light Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:+ * DURATION (mm-ss):04-06

PTO/SE/08a(08/03) Approved for use through 07/31/2008. OMB 0651-0031 Petent and theomark Office; U.S. DEPARTMENT OF COMMERCE Medion of information unless is displays a valid. OMB control namber.

Substitute for form 1449A/PTO				Application Number	10/869,200
				Filing Date	June 16, 2004
INFORMATION DISCLOSURE				First Named Inventor	Daniel Poznanovic et al.
STATE	MENT BY A	1951	<u>lcan i</u>	Art Unit	2186
(Use as many sheets as nacessary)				Examiner Name	Thomas, Shane M.
Sheet	1	of	1	Attorney Docket No.	SRC028

U.S. PATENT DOCUMENTS											
Examiner Initials	Cite No.1	Document No. No Kind Code ²	Pi N	Iblication Date		Name of Patentee or Applicant of Cited Doc		Pages, Columns, Lines, Where Rela Passages or Relevant Figures App	want ear		
		US-2003/0084244 A1	05	/01/2903	Pa	ulraj	En	tire Document			
		US-2003/0046530 A1	03	/06/2003	Po	znanovic					
		US-			,						
		US-									
		US-	ł								
		US-									
		US-									
		ψs									
		US-									
		U\$-									
,		Ų\$-									
		U\$-									
		1	FOF	REIGN PAT	EN.	T DOCUMENTS					
Europeinen	C i-	Foreign Patent Document		Publication Da	ate	Name of Patentee or		Pages, Columns, Lines Where			
Initials	No.1	Country Cade ³ Number ⁴ Kind Code ⁴	s					Figures Appear	, 		
									_		

			·
EXAMINER SIGNATURE		DATE CONSIDERED	
EXAMINER: Initial if reference considered, whethe considered, Include copy of this form with next cor USPTO Patent Documents at <u>www.uspto.cov</u> or N Japanese patent documents, the indication of the by the appropriate symbols as indicated on the doc language Translation Is attached.	ar not citation is in conformance with MPEP 609. Draw is munication to applicant. ¹ Applicant's unique citation des EP 901.04. ³ Enter Office that issued the document, by ar of the reign of the Emperor must precede the serial in ment under WIPO Standard ST. 18 if possible. 6 Applic	ine through citation if no ignation number (option the two-letter code (WVF umber of the patern doe cant is to place a check i	t in conformance and not ial). ² Sec Kinds Codes of O Standard ST.3). ⁴ For ument. ⁶ Kind of document mark here if English
This collection of information is required by 37 CFI the USPTO to process) and application. Confiden complete, including gathering, preparing, and sub comments on the amount of time you require to co U.S. Potent and Trademark Office, U.S. Departme FORMS TO THIS ADDRESS. SEND TO: Comm	1.97 and 1.98. The information is required to obtain or r dity is governed by 35 U.S.C. 122 and 37 CFR 1.14. Th tang the completed application form to the USPTO. Timu plete this form and/or suggestions for reducing this burc of Commerce, P.O. Box 1450, Alexandria, VA 22313-1 sioner for Patents, P.O. Box 1450, Alexandria, VA 22	atain a benefit by the pu is collection is estimated a will vary depending up len, should be sent to th 450. DO NOT SEND Fi 313-1450.	ablic which is to file (and by d to take 2 hours to on the Individual case. Any o Chief information Officer, GES OR COMPLETED

PAGE 3/13 * RCVD AT 6/6/2005 5:23:30 PM [Eastern Daylight Time] * SVR: USPTO-EFXRF-1/0 * DNIS: 8729306 * CSID:+ * DURATION (mm-ss):04-06

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	117	reconfigur\$3 adj (processor micro-processor CPU processor)	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L3	143	reconfigur\$3 adj (processor micro-processor CPU microprocessor)	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L4	6	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and "711".clas.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L5	0	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and prefetch	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L7	12	711/170-173.ccls. and dynamic near3 logic	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L8	909	smc.as.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L9	0	smc.as. and "711".clas.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L10	0	smc.as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L11	0	(smc and computers) .as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L12	0	(smc and computers) .as.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L13	0	(smc and computers).as.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L14	10	(src and computers).as.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L15	87	711/170.ccls. and dynamic\$4 near3 configur\$5	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L16	3	711/170.ccls. and dynamic\$4 near3 configur\$5 with cache	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L18	260	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L19	4	"206189".ap.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L20	1	"5024031".pn.	US-PGPUB; USPAT	OR	ON .	2005/07/06 13:54
L21	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L22	1694	711/170.ccls.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L23	449	711/170.ccls. and (reconfigur\$5 rearrang\$4 application adj specific)	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54

Search History 7/6/05 2:04:08 PM Page 1 C:\Documents and Settings\SThomas\My Documents\EAST\Workspaces\10869200.wsp Intel Exhibit 1002 - 94

L24	102	711/170.ccls. and matrix	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L25	58	711/170.ccls. and fpga	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L26	197	712/15.ccls.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L27	276	711/170.ccls. and (application near2 specific application-specific)	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L28	260	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L29	179	L28 and fpga	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L30	9	L29 and memory with reconfiguring	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L31	43	711/170.ccls. and ((reconfigur\$5 rearrang\$4) and application adj specific)	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L32	58	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L33	251	711/170.ccls. and reconfig\$7	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L34	1	"6779131".pn.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L35	0	("6779131").URPN.	USPAT	OR	ON	2005/07/06 13:54
L36	9	("5892896" "6060339" "6081463" "6154851" "6204562" "6363502" "6405324" "6483755" "6530005").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2005/07/06 13:54
L37	16	direct adj execution adj logic	US-PGPUB; USPAT; USOCR	OR	ON	2005/07/06 13:54
L38	4	711/170.ccls. and programmable adj logic adj blocks	US-PGPUB; USPAT; USOCR	OR	ON	2005/07/06 13:54
L39	6	"869200".ap.	US-PGPUB; USPAT; USOCR	OR	ON	2005/07/06 13:54
L40	4	711/171-172.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L41	58	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L42	58	711/170.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2005/07/06 13:54

.

L43	4	711/171-172.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2005/07/06 13:54
L44	9	711/173.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2005/07/06 13:54
L45	88	711/170.ccls. and reprogram\$5	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L46	81	711/171-172.ccls. and (reprogram\$5 reconfig\$6)	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L47	72	L46 not L45	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L48	402	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.)	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L49	16	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and prefetch	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L50	90	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and bandwidth	US-PGPUB; USPAT	OR	ON .	2005/07/06 13:54
L51	. 6	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and vhdl	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L52	39	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and matrix	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L53	13	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and parallelism	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L54	1	"6553477".pn.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L55	3	711/170-173.ccls. and reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2005/07/06 13:54
L56	9	("20030046530" "5737524" "5872919" "5915104" "5953512" "6000014" "6104415" "6216219" "6339819").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2005/07/06 13:54
L57	264	reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2005/07/06 13:54
L58	589	reconfigurable adj2 processor	US-PGPUB; USPAT; JPO	OR .	ON	2005/07/06 13:54
L59	325	L58 not L57	US-PGPUB; USPAT; JPO	OR	ON	2005/07/06 13:54

Search History 7/6/05 2:04:08 PM Page 3 C:\Documents and Settings\SThomas\My Documents\EAST\Workspaces\10869200.wsp Intel Exhibit 1002 - 96

L60	113	L58 and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2005/07/06 13:54
L61	. 8	(adaptive adj processor) and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2005/07/06 13:54
L62	4	L61 not L60	US-PGPUB; USPAT; JPO	OR	ON	2005/07/06 13:54
L63	0	"008128".pa.	US-PGPUB; USPAT; JPO	OR	ON	2005/07/06 13:54
L64	6	"008128".ap.	US-PGPUB; USPAT; JPO	OR	ON	2005/07/06 13:54
L65	37	src adj computers	US-PGPUB; USPAT; JPO	OR	ON	2005/07/06 13:54
L66	7	711/117.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L67	15	711/118.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L68	4	"859051".ap.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L69	1	"6678790".pn.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L70	2	"021492".ap.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L71	1	"6563746".pn.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L72	2	("6574682" "5860111").pn.	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L73	. 4	("6026402" "6633515").pn. "20030169283" "20030136846"	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
L74	2	"20030208658" "20030194458"	US-PGPUB; USPAT	OR	ON	2005/07/06 13:54
S63	15	711/118.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2005/01/03 13:19
S64	6	711/117.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2005/01/03 11:58

٠

Search History	7/6/05 2:04:08 PM	Page 5				
C:\Documents a	and Settings\SThomas	My Documents\EAST\Wo	kspaces\10869200.wsp	Intel	Exhibit 1002	2 - 98

S65	4	"859051".ap.	US-PGPUB;	OR	ON	2005/01/03 12:06
			USPAT			
S66	1	"6678790".pn.	US-PGPUB; USPAT	OR	ON	2005/01/03 12:29
S67	2	"021492".ap.	US-PGPUB; USPAT	OR	ON	2005/01/10 07:41
S68	1	"6563746".pn.	US-PGPUB; USPAT	OR	ON	2005/07/05 17:20
S69	2	("6574682" "5860111").pn.	US-PGPUB; USPAT	OR	ON	2005/07/05 17:21
S70	4	("6026402" "6633515").pn. "20030169283" "20030136846"	US-PGPUB; USPAT	OR	ON	2005/07/05 17:22
S71	2	"20030208658" "20030194458"	US-PGPUB; USPAT	OR	ON	2005/07/05 17:22

.

.....



Day : Wednesday Date: 7/6/2005 Time: 14:00:10

Inventor Name Search Result

Your Search was:

Last Name = POZNANOVIC First Name = DANIEL

Application#	Patent#	Status	Date Filed	Title	Inventor Name 11
<u>60479339</u>	Not Issued	159	06/18/2003	BANDWIDTH EFFICIENCY AND UTILIZATION USING DIRECT EXECUTION LOGIC	POZNANOVIC, DANIEL
60422722	Not Issued	159	10/31/2002	GENERAL PURPOSE RECONFIGURABLE COMPUTING HARDWARE AND SOFTWARE	POZNANOVIC, DANIEL
<u>60286979</u>	Not Issued	159	04/30/2001	DELIVERING ACCELERATION: THE POTENTIAL FOR INCREASED HPC APPLICATION PERFORMANCE USING RECONFIGURABLE LOGIC	POZNANOVIC, DANIEL
<u>11140718</u>	Not Issued	020	05/31/2005	INTERFACE FOR INTEGRATING RECONFIGURABLE PROCESSORS INTO A GENERAL PURPOSE COMPUTING SYSTEM	POZNANOVIC, DANIEL
10869200	Not Issued	071	06/16/2004	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	POZNANOVIC, DANIEL
10285389	Not Issued	080	10/31/2002	DEBUGGING AND PERFORMANCE PROFILING USING CONTROL-DATAFLOW GRAPH REPRESENTATIONS WITH RECONFIGURABLE HARDWARE EMULATION	POZNANOVIC, DANIEL
<u>10285299</u>	Not Issued	092	10/31/2002	PROCESS FOR CONVERTING PROGRAMS IN HIGH-LEVEL PROGRAMMING LANGUAGES TO A UNIFIED EXECUTABLE FOR HYBRID COMPUTING PLATFORMS	POZNANOVIC, DANIEL
10285298	Not Issued	094	10/31/2002	SYSTEM AND METHOD FOR PARTITIONING CONTROL-DATAFLOW GRAPH REPRESENTATIONS	POZNANOVIC, DANIEL
<u>10278345</u>	Not Issued	041	10/23/2002	SYSTEM AND METHOD FOR EXPLICT COMMUNICATION OF MESSAGES BETWEEN PROCESSES RUNNING ON DIFFERENT NODES IN A CLUSTERED MULTIPROCESSOR SYSTEM	POZNANOVIC, DANIEL
10011835	Not Issued	071	12/05/2001	INTERFACE FOR INTEGRATING RECONFIGURABLE PROCESSORS INTO A GENERAL PURPOSE COMPUTING SYSTEM	POZNANOVIC, DANIEL

Inventor Search Completed: No Records to Display.



Day : Wednesday Date: 7/6/2005 Time: 14:00:25

Inventor Name Search Result

Your Search was:

Last Name = CALIGA First Name = DAVID

Application#	Patent#	Status	Date Filed	Title	Inventor Name 7
<u>60479339</u>	Not Issued	159	06/18/2003	BANDWIDTH EFFICIENCY AND UTILIZATION USING DIRECT EXECUTION LOGIC	CALIGA, DAVID E.
60422722	Not Issued	159	10/31/2002	GENERAL PURPOSE RECONFIGURABLE COMPUTING HARDWARE AND SOFTWARE	CALIGA, DAVID E.
10869200	Not Issued	071	06/16/2004	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	CALIGA, DAVID E.
<u>10285318</u>	Not Issued	030	10/31/2002	MULTI-ADAPTIVE PROCESSING SYSTEMS AND TECHNIQUES FOR ENHANCING PARALLELISM AND PERFORMANCE OF COMPUTATIONAL FUNCTIONS	CALIGA, DAVID E.
<u>10278345</u>	Not Issued	041	10/23/2002	SYSTEM AND METHOD FOR EXPLICT COMMUNICATION OF MESSAGES BETWEEN PROCESSES RUNNING ON DIFFERENT NODES IN A CLUSTERED MULTIPROCESSOR SYSTEM	CALIGA, DAVID

Inventor Search Completed: No Records to Display.

	Last Name	First Name	
Search Another: Inventor	CALIGA	DAVID	Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page



Day : Wednesday Date: 7/6/2005 Time: 14:00:34

Inventor Name Search Result

Your Search was:

Last Name = HAMMES First Name = JEFFREY

Application#	Patent#	Status	Date Filed	Title	Inventor Name 10
<u>60479339</u>	Not Issued	159	06/18/2003	BANDWIDTH EFFICIENCY AND UTILIZATION USING DIRECT EXECUTION LOGIC	HAMMES, JEFFREY
60422722	Not Issued	159	10/31/2002	GENERAL PURPOSE RECONFIGURABLE COMPUTING HARDWARE AND SOFTWARE	HAMMES, JEFFREY
10869200	Not Issued	071	06/16/2004	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	HAMMES, JEFFREY
10345082	Not Issued	030	01/14/2003	MAP COMPILER PIPELINED LOOP STRUCTURE	HAMMES, JEFFREY
<u>10285401</u>	Not Issued	094	10/31/2002	EFFICIENCY OF RECONFIGURABLE HARDWARE	HAMMES, JEFFREY
<u>10285399</u>	Not Issued	061	10/31/2002	SYSTEM AND METHOD FOR CONVERTING CONTROL FLOW GRAPH REPRESENTATIONS TO CONTROL-DATAFLOW GRAPH REPRESENTATIONS	HAMMES, JEFFREY
<u>10285389</u>	Not Issued	080	10/31/2002	DEBUGGING AND PERFORMANCE PROFILING USING CONTROL-DATAFLOW GRAPH REPRESENTATIONS WITH RECONFIGURABLE HARDWARE EMULATION	HAMMES, JEFFREY
<u>10285299</u>	Not Issued	092	10/31/2002	PROCESS FOR CONVERTING PROGRAMS IN HIGH-LEVEL PROGRAMMING LANGUAGES TO A UNIFIED EXECUTABLE FOR HYBRID COMPUTING PLATFORMS	HAMMES, JEFFREY
10285298	Not Issued	094	10/31/2002	SYSTEM AND METHOD FOR PARTITIONING CONTROL-DATAFLOW GRAPH REPRESENTATIONS	HAMMES, JEFFREY

•••••

Inventor Search Completed: No Records to Display.

		Last Name	First Name	
Search Another:	Inventor	HAMMES	JEFFREY	Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page

	red States Patent an	ND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	A TMENT OF COMMERCE Trademark Office OR PATENTS
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929
25235	7590 07/12/2005		EXAM	INER
HOGAN & F	IARTSON LLP	THOMAS, SHANE M		
1200 SEVENT	FEENTH ST		ART UNIT	PAPER NUMBER
DENVER, CO	D 80202		2186	
		· ·	DATE MAILED: 07/12/200	5

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	10/869,200	POZNANOVIC ET AL.
Office Action Summary	Examiner	Art Unit
	Shane M. Thomas	2186
The MAILING DATE of this commun	ication appears on the cover sheet w	ith the correspondence address
Period for Reply		
 A SHORTENED STATUTORY PERIOD FOR THE MAILING DATE OF THIS COMMUNI Extensions of time may be available under the provisions after SIX (6) MONTHS from the mailing date of this community (30). If the period for reply specified above, is less than thirty (31). If NO period for reply is specified above, the maximum states. Failure to reply within the set or extended period for reply any reply received by the Office later than three months a earned patent term adjustment. See 37 CFR 1.704(b). 	OR REPLY IS SET TO EXPIRE <u>3</u> N CATION. of 37 CFR 1.136(a). In no event, however, may a nunication. D) days, a reply within the statutory minimum of thi atutory period will apply and will expire SIX (6) MOI will, by statute, cause the application to become A fter the mailing date of this communication, even if	IONTH(S) FROM reply be timely filed ty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).
Status		
$1 \times \mathbb{R}$	d op 11 April 2005	
2a This action is FINA	2b) This action is non-final	
3) Since this application is in condition	for allowance except for formal mat	ters, prosecution as to the merits is
closed in accordance with the practic	ce under Ex parte Quavle, 1935 C.E). 11, 453 O.G. 213.
4) Claim(s) <u>1-24</u> is/are pending in the a	pplication.	
4a) Of the above claim(s) is/ar	e withdrawn from consideration.	
5) Claim(s) is/are allowed.		
6)⊠ Claim(s) <u>1-24</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restric	tion and/or election requirement.	
Application Papers	· · · ·	
9) The specification is objected to by the		ate dita has the Francisco
10) [X] The drawing(s) filed on <u>11 April 2005</u>		cted to by the Examiner.
Applicant may not request that any object	tion to the drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including	the correction is required if the drawing	(s) is objected to. See 37 CFR 1.121(d).
	by the Examiner. Note the attached	d Office Action of form P10-152.
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim 1	for foreign priority under 35 U.S.C. {	§ 119(a)-(d) or (f).
a) All b) Some * c) None of:		
1. Certified copies of the priority of	documents have been received.	
2. Certified copies of the priority of	documents have been received in A	pplication No
3. Copies of the certified copies of	of the priority documents have been	received in this National Stage
application from the Internation	nal Bureau (PCT Rule 17.2(a)).	الالالي. محمد المحمد ا
* See the attached detailed Office action	n for a list of the certified copies not	received.
Attachment(s)		Summany (PTO 412)
Attachment(s) 1) X Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (P	4) 🗌 Interview S FO-948) Paper No(:	Summary (PTO-413) s)/Mail Date
Attachment(s) 1) ⊠ Notice of References Cited (PTO-892) 2) □ Notice of Draftsperson's Patent Drawing Review (P 3) ⊠ Information Disclosure Statement(s) (PTO-1449 or I	4) Interview 5 TO-948) Paper No(- PTO/SB/08) 5) Notice of I	Summary (PTO-413) s)/Mail Date nformal Patent Application (PTO-152)

Application/Control Number: 10/869,200 Art Unit: 2186

DETAILED ACTION

This Office action is responsive to the amendment filed 4/11/2005.

All previously outstanding objections and rejections to the Applicant's disclosure and claims not contained in this Action have been respectfully withdrawn by the Examiner hereto.

Information Disclosure Statement

The information disclosure statement (IDS) submitted on 4/11/2005 has NOT been considered by the Examiner as the Application Number field on the Form 1449 reflects application number 10/809,200.

The information disclosure statement (IDS) submitted on 6/6/2005 was filed after the mailing date of the non-final Office action on 1/14/2005. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Response to Amendment.

The rejections of claims 1,3,8, and 14 have been modified to reflect the amendments to the respective claims.

Response to Arguments

Applicant's arguments filed 4/11/2005 have been fully considered but they are not persuasive.

Claims 2,3,13, and 14 remain rejected under 35 U.S.C. 112, first paragraph. While the Applicant's response on page 8 has verified the Examiner's assumption regarding the claim limitations of claims 2,3,13, and 14, no correction or amendment has been executed by the Applicant to overcome the rejection. The Applicant's specification does not disclose that a reconfigurable processor cannot have a cache nor a cache line-sized unit of contiguous data. As such the Examiner has maintained the rejections.

As per the Applicant's arguments regarding claim 1, the Applicant states on page 9 of the Response that Paulraj shows a reconfigurable cache but not a reconfigurable processor. The Examiner disagrees. While the caching system 112 (figure 6) of Paulraj is configurable (step 214, figure 5), it is also shown as being an element of CPU 110. Therefore since, the cache 112 is reconfigurable, it is justified that the processor 110, itself, is also reconfigurable as the reconfiguration of the FPGA module 112 occurs *within* the processor. As such, the CPU 110 can be construed as a --reconfigurable-- processor.

As per the Applicant's arguments regarding claim 11, the Examiner has shown in above in the discussion of claim 1 that Paulraj teaches a reconfigurable processor as claimed by the Applicant.

As per the Applicant's arguments regarding claim 17, the Examiner has shown above in the discussion of claim 1 that Paulraj teaches a reconfigurable processor as claimed by the Applicant. Further, the data prefetch unit, as defined in the rejection by the Examiner, is the

Application/Control Number: 10/869,200 Art Unit: 2186

portion of the reconfiguration unit that accesses the memory; the memory stores a vector corresponding to an optimal configuration for a particular application program (\mathbb{P}^{26}). Data is transferred between the memory and the data prefetch unit in a reconfigurable processor since the reconfiguration unit 106 can be part of a reconfigurable processor 100 as shown in figure 4 (\mathbb{P}^{26}).

As per the Applicant's arguments regarding claim 24, the Examiner has modified the rejection to better explain how the prior art reference of Paulraj teaches the limitations of claim 24.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 2,3,13, and 14 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claims contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

As per claims 2 and 13, the Applicant's disclosure does not explicitly mention that the reconfigurable processors cannot have a cache. The disclosure mentions in the Background section, and specifically in paragraphs 16-17, the drawbacks of having a hard-wired cache in a system; however, the Detailed Description does not explicitly state that the reconfigurable

Application/Control Number: 10/869,200 Art Unit: 2186

processor as taught by the Applicant *cannot* contain a cache. It appears to the Examiner that no specific (hard-wired) cache memory is included in the reconfigurable processor as taught in the disclosure; rather an on-board memory and user-logic can be configured based on a program (paragraph 52). Therefore, for the purposes of examination, the Examiner shall interpret the claim such that the reconfigurable processor of claim 1 does not contain a *hard-wired* (specific) cache.

As per claims 3 and 14, it follows from the rejection for claims 2 and 13, that since Applicant's disclosure does not explicitly state that a reconfigurable processor *cannot* have a cache, the disclose further does not explicitly teach that the reconfigurable processor cannot have a cache line-sized unit of contiguous data. For the purposes of examination and based on the discussion of claim 2 above, the Examiner shall interpret the limitation of claim 3 such that the reconfigurable processor of claim 1 does not have a *hard-wired* (specific) cache line-sized unit of contiguous data being retrieved from the second memory.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-24 are rejected under 35 U.S.C. 102(e) as being anticipated by Paulraj (U.S.

Patent Application Publication No. 2003/0084244).

As per claim 1, Paulraj shows a reconfigurable processor in figure 6 and a first memory (L1) having a first characteristic memory utilization and a second memory (L2) having a second characteristic memory utilization. It is well known in the art that L1 caches have a higher utilization rate than a lower-level cache such as L2. Paulraj teaches in ¶1 that upon a command from a processor, a search for the requested data is begines with the highest level cache (L1) and [if a miss occurs] continues next to the next level cache (L2). Thus it is inherent that the memory utilization characteristic of the L1 cache of the reconfigurable processor 110 in figure 6 is greater than the memory utilization characteristic of the L2 cache (and likewise for the L3 cache) as the L2 cache would only be utilized when a miss to the L1 cache occurred. In other words, the reconfigurable processor *always* utilizes the L1 cache for a memory access and the *only* utilizes the L2 cache for requested data when the data is not in the L1 cache. Therefore, the cache utilization characteristics of the -first memory-- are different.
Paulraj further teaches a functional unit 102 that executes applications using the memories L1 and L2 (paragraph 9). As is known in the art, a cache memory controller is often used to access and move data between a memory hierarchy. The Examiner is considering a data prefetch unit to be the logic assocatied with the moving, and only the moving, of data between the first and second memories (L1 and L2) since Paulraj shows a connection between the levels of cache in figure 6. This logic as well as the first and second memory types (L1 and L2) are configued by a program – refer to paragraphs 23-24. The data prefetch unit as defined by the Examiner must be configued as well by the program when moving data since the cache line size and blocking factor can change, so different amounts of data can be exchanged for the same access when different programs run.

As per claims 2 and 13, as taught in paragraphs 23 and 29 of Paulraj, no specific cache is present in the system of Paulraj. Rather, an FPGA is utilized as representing a caching hierarchy and is optimized based on the memory needs of a specific program running on the reconfigurable processor.

As per claims 3 and 14, Paulraj teaches in paragraph 23 that a specific [cache] line size of contiguous data is not retrieved since the data line size is optimized based on the memory needs of the program when executing on the reconfigurable processor. Refer also to paragraph 29. Further, it is therefore inherent that the second memory have a characteristic line size since Paulraj teaches in ¶22-23 that a best line size for the memory arrangement for a particular program is determined and utilzied when that program is run. For example, a line-size characteristic would be ultized when transferring data from the L2 cache to the L1 cache.

As per claim 4, Paulraj teaches that a load/store unit is used to access the caches (L1-L3) in order to determine if cache data is present in the cache hierarchy (paragraph 6). Since the functional unit 102 (figure 6) is responsible for accessing the programmable memory unit 104, the Examiner is therefore considering the load/store unit logic of the programmable memory unit that is responsible for for accessing the L1 and L2 caches (first and second memory types) to be a memory controller. It can be seen that the memory controller, as defined by the Examiner, controls the transfer of data between the memory (assuming second memory L2) and the data prefetch unit, since the memory controller (load/store unit logic) is responsible for retrieving the data from the cache if a hit occurs (paragraph 4).

As per claim 5, as taught in paragraph 1, an external memory (element 18, figure 1) is generaly coupled to a microprocessor and holds data to be used by the microcontroller during program execution. The Examiner is considering the process of writing data back to the external memory from the FPGA memory 104 containing the caches (on-board memory), such as during a write-back scheme as known in the art, to be performed by the data prefetch unit portion of the functional logic as defined above by the Examiner. The data prefetch logic, as defined above, is responsible for all of the transfer of data into, out of, and between the FPGA memory 104.

As per claim 6, the Examiner is regarding a --register-- in its broadest reasonable sense and it thus considering it be to be a unit of logic. Therefore, the portion of the function logic that is responsible for the movement of data (as defined above to be the data prefetch unit) is being considered by the Examiner as containing a --register-- portion of the reconfigurable processor since, for instance, the blocking factor and line size of the programmable memory 112 can change, a --register-- or portion of the reconfigurable processor must be set in order to indicate

the currnet line size and blocking factor when a given application is being run on the reconfigurable processor at a given point in time. Refer to paragraph 23.

As per claim 7, the Examiner is considering the process of --disassembling the data prefetch unit-- as modifying the data prefetch unit logic of the fucntion logic 102 every time the program being executed by the reconfigurable processor changes. It can be seen that the data prefetch unit changes during these intervals since the cache line size, blocking factor, and associativity of the FPGA changes when optimal for the next program to be executed (refer to paragraph 23). Thus it can be seen that the data prefetch unit logic is --disassembled--- when another program is executed by the reconfigurable processor of Paulraj.

As per claim 8, as can be seen that the FPGA memory 112, that comprises the first and second memories (L1 and L2) and which is accessed by the data prefetch unit of the functional unit 102 as discussed above, is a --processor memory-- (part of cpu 110). It can also be seen that the --second memory-- (L2) is also a --processor memory-- since it is contained within reconfigurable processor 110. Therefore, since the data pretech unit can access the L2 cache as discussed above in the rejection of claim 1, the data prefetch unit can retrive data from the L2 portion of --processor memory--112.

As per claim 9, as shown in figure 1 and taught in paragraph 1 of Paulraj, the system 10 is actually a microprocessor, which contains a memory controller 14. The main difference between the prior art of figure 1 and the invention of Paulraj in figure 6 is that the memroy hierarchy is configurable and accessed by a fucntional unit in lieu of a separate memory controller logic (paragraph 9). Therefore, since the memory controller logic for accessing the

Page 9

cache hierarchy is still contained within cpu 110 of figure 6, it can be seen that the cpu 110 is actually a microprocessor. It follows that the --processor memory-- 112 is therefore a --microprocessor memory--.

As per claim 10, since the cpu 110 of figure 6 is a reconfigurable processer (able to reconfigure its memory heirarchy to match the needs of the application it is currently running), it can be seen that the cpu memory 112 is a reconfigurable processor memory.

As per claim 11, Paulraj depicts a reconfigurable hardware system in figure 6. Paulraj further teaches in paragraph 26 that when a particular application is to be run by the reconfigrable processor 110, a configuration vector is retrieved to program the programmable memory 112 (figure 6). As shown in figure 6, the step of accessing the configuration vector is executed outside of the reconfigurable processor 110. Therefore, the Examiner is considering the memory that contains the configuration vectors to be a--common memory-- and a data prefetch unit (reconfiguration unit 106 executing on the reconfigurable processor 110) accessing the common memory in order to determine how to program the memory 112 (paragraph 29). The data prefetch unit 106 is --configured-- by an application to be excuted on the sysem 110 since when a new application is to be executed, the data prefetch unit is called upon (or configured) to access the configuration vector for the particular application.

As per claim 12, the Examiner is considering a --memory controller-- to be the system portion utilized when creating a new configuration vector for an application. Such a process occurs in figure 5 and taught in paragraghs 23-25 of Paulraj. When a new configuration vector is created by analizing performance information that has been collected for the application. The Examiner is thereby considering the --memory controller-- to be the element of the

reconfigurable hardware system that is associated with storing the new configuration vector into the common memory so that the vector can be accessed later when the same application is run again.

As per claim 15, the Examiner is considering the reconfiguration module 106 of the reconfigurable processsor 110, as comprising two distinct elements: a --computational unit-- and a --data access unit--. The data access unit is the element that is responsible for accessing the configuration vector as taught in paragraph 29 of Paulraj; or in other words, the Examiner is considering the --data access unit-- to be the same as the --memory controler-- defined in the rejection of claim 12. The Examiner is further considering the --computational unit-- of the rconfiguration module 106 to be the element that sets up the programmable memory module 104 using the configuration vector that was accessed by the --data access unit-- (paragraph 29).

As per claim 16, as taught by Paulraj in paragraph 29, the --data access unit-- supplies the configuration vector to the --computational unit-- in order to set up the programmable memory 104 as required by the application to be run on the reconfurable processor 110.

As per claim 17, the Examiner is considering a --data prefetch unit-- to be the reconfiguration unit 106 of reconfigurable processor 110 (figure 6). As taught in paragraph 26 and 29 of Paulraj, the --data prefetch unit-- accesses a memory in order to determine if a configuration vector is known for a given application, and if so, the vector is retrieved (from the memory). If this --data-- (configuration vector) is not known then a simulation is performed with the application in order to collect performance information. The Examiner is considering the element that executes and collects the performance data as being a --computational unit-- and the element of Paulraj that stores the configuration vector, once determined, to be a --data access

Art Unit: 2186 unit-- since it stores the vector into the --memory-- from which it can be later retrieved (step 212

of figure 5). The --computational unit--, --data access unit--, and the --data prefetch unit-- are all --configured-- by a program (application) since (1) a new application configures the computational unit portion of the reconfiguration unit to perform a simulation in order to determine the optimal memory hierarchy organization; (2) the new application configures the -data access unit-- to store and retrieve (step 212) the configuration vector for that particular application; and (3) the --data prefetch unit-- is configured by the application to determine if a configuration file exists for the application and if so, the data prefetch unit is configured by the program the programmable memory 112 in order to optimize the programmable memory for that particular application.

As per claim 18, the --data-- (configuration vector) is transferred from the --computational unit-- to the --data access unit-- when the configuration unit has created a configuration vector (step 208 of figure 5). The --data-- is written to the memory --from-- the --data prefetch unit-- since the data prefetch unit (reconfiguration unit 106) is the element that executed the beginning of the configuration vector creation process (step 200 of figure 5). Refer to paragraph 26. Thus the Examiner is considering the data as being written --from-- the data prefetch unit.

As per claim 19, as taught in paragraph 26, if the configuration vector is known, the vector is retrieved from the memory to the data prefetch unit (reconfiguration unit 106). The data is read directly from the data prefetch unit when a request to create a configuration vector is made for a new application as shown in figure 6 since the data prefetch unit is responsible for being the vector creation process. The data is directed from the data prefetch unit (reconfigure

logic) to be read from the memory by the data access unit to the computational unit where it is processed to produce a configuration vector.

As per claim 20, as stated above, the configuration vector (--data--) is created by the computational unit via acquired simulation data. The configuration vector is the resultant product that is transferred from the memory to the data prefect unit when it is determined that the configuration vector for the application is available (paragraph 26). Thus --all-- of the data that is transferred is processed by the computational unit (albeit before the transfer occurs) since the data prefetch unit required the entire configuration vector in order to set up the programmable memory 112.

As per claim 21, Paulraj shows in paragraph 26 that an explicit request for the configuration vector for the current application results in the data (if it exists) selected for the optimal configuration of the programmable memory 112 for that application.

As per claim 22, the Examiner is not considering the data (configuration vector) to be the size of a complete cache line since the data is used to create a cache hierarchy. In other words, the caches (L1-L3) of the programmable memory 112 are not programmed when the data is transferred from the memory to the data prefetch unit; therefore, the data cannot be a complete cache line.

As per claim 23, since the Examiner defined the portion of the reconfiguration unit that accesses the configuration file (data) from the memory, the Examiner is defining the logic that controls the actual transfer of that data to the data prefetch unit (portion of the reconfiguration unit that executes the fetch of the configuration vector and then programs the programmable memory 112) to be a --memory controller--. Thus the data access unit determines whether a

configuration vector exists for an application and if so, the memory controller sends that data to the data prefetch unit.

As per claim 24, Paulraj shows a reconfigurable processor in figure 6 that comprises a computation unit 110 and a data access unit (elements 120 and 114, which comprise the reconfiguration unit 106 of figure 4 - ¶28). In figure 6, the data access unit can be seen as being coupled to the computational unit. The data access unit retrieves data (configuration vector) from a memory internal to the data access unit (i.e. reconfiguration unit) and supplies the data to the computation unit in the form of modifications to the cache FPGA module 112. Refer to ¶23.

The computation unit is configured by the program (application) that is to be executed on it by the run-time profile that is created and stored by the reconfiguration unit (||22), thereby creating the optimal configuration of the different caches. The data access unit (specifically the memory portion used to store configuration profiles for the different application programs) is configured by the program that is to run on the reconfigurable processor. When a new program is to be run, [as a result] the program configures the reconfiguration unit to collect statistics regarding the memory usages (caches L1, L2, and L3) of the program and a configuration vector is associated with the respective program and stored in the reconfiguration unit. Refer to |||23-24. When a program is known, the program [as a result] configures the data access unit (reconfiguration unit) to retrieve the associated configuration vector and apply it to the FPGA memory of the reconfigurable processor (||29).

Page 14

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Magoshi (U.S. Patent Application Publication No. 2003/0208658) teaches the memory utilization characteristics of an L1 and an L2 cache in figure 2. As shown, the L1 cache is always accessed (high memory utilization) upon an access request from a processor and the L2 cache is only accessed (lower memory utilization) when a miss occurs with respect to the L1 cache.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shane M. Thomas whose telephone number is (571) 272-4188. The examiner can normally be reached on M-F 8:30 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt M. Kim can be reached on (571) 272-4182. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Shane M. Thomas

HONG CHONG KIM RIMARY EXAMINER

PTO/SB/08a(08/03) Approved for use through 07/31/2006. OMB 0651-0031

COMMERCE

	Patent and	Tradamark	Office;	U.S. I	DEPARIM	2NE OF	COMMENT	RCE
ler the Renework Reduction Act of 1995, no persons are required to respond to a c	collection of in	formation u	nlace it	diente	bilev a sv	OMB c	control our	iher

All the duty of the second	r form 1449A/PT	0		Application Number	10/809,200
		Filing Date	June 16, 2004		
INF	ORMATION	DISCL	OSURE	First Named Inventor	Daniel Poznanovic et al.
SI	ATEMENTB	Y APP	LICANI	Art Unit	2186
(Use as many sheets as necessary)				Examiner Name	Thomas, Shane M.
Sheet	1	of	2	Attorney Docket No.	SRC028

Un

U.S. PATENT DOCUMENTS

Examiner Initials	Cite No. ¹	Document No. No. – Kind Code ²	Pi	ublication Date		Name of Patentee or Applicant of Cited Doc		Pages, Columns, Lines, Where Rele Passages or Relevant Figures App	evant xear
	<u> </u>	US-6,076,152	08	/13/2000	-++	uppenthal et al.			
		US-6,247,110	06	/12/2001	н	uppenthal et al.			
		US-6,356,983	-03	/12/2002	Pa	arks			
		US-6,594,786	-06	/15/2003	-Pa	arks			
		US-							
		US-							
		US-							
		US-							
		US-							
	·	US-							
		US-							
		US-							
		,	FO	REIGN PAT	EN	T DOCUMENTS			
		Foreign Patent Document		Publication Da	ate	Name of Patentee or		Pages, Columns. Lines Where	
Examiner Initials	Cite No.1	Country Code ² Number ⁴ Kind Code ^I	•	MM-DD-YYY	Υ	Applicant of Cited Doc		Relevant Passages or Relevant Figures Appear	۳
				\cap					

EXAMINER SIGNATURE	She	Maton	DATE CONSIDERED	7/11/05

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. ¹ Applicant's unique citation designation number (optional). ² See Kinds Codes of USPTO Patent Documents at <u>www.uspto.gov</u> or MPEP 901.04. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. 6 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) and application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO/SB/08a(08/03)

Approved for use through 07/31/2008, OMB 0651-0031 Petent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid. OMB control number.

Substitute for form 1449A/PTO				Application Number	10/809,200
				Filing Date	June 16, 2004
INFORM	ATION DIS		OSURE	First Named Inventor	Daniel Poznanovic et al.
SIATE	WENIDTA	(PPI	LICANT	Art Unit	2186
(Use as many sheets as necessary)				Examiner Name	Thomas, Shane M.
Sheet 2 of 2		2	Attorney Docket No.	SRC028	

		NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s) publisher, city and/or country where published	T3
•		-DALLY, BILL, HANRAHAN, PAT, FEDKIW, RON, "A Streaming Supercomputer", September 18, 2001, pp. 1–17,	
		-DALLY, WILLIAM J. et al., "Merrimac: Supercomputing with Streams", SC'03, November 15-21, 2003, Phoenix, AZ, 7 pages.	
•			
		Λ	

EXAMINER SIGNATURE	Shan Mr Char	DATE CONSIDERED	7/11/15

11

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). ² Applicant is to place a check mark here if English language Translation is attached. This collection of Information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) and application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450.

.

06-85-2005 03:20pm From-HOGAN & HARTSON

PTO/SB/08a(08/03) Approved for use through 07/31/2006, OMB 0651-0001 Patent and Tradamark Office; U.S. DEPARTMENT OF COMMERCE ad to respond to a collector of tradmation unloss it disptays a valid. OMB control number,

Substitute for form 1449A/PTO				Application Number	10/869,200
				Filing Date	June 16, 2004
	ATION DI	SCL	OSURE	First Named Inventor Daniel Poznanovic et al.	
SIAIE	MENIDIA	rri	LUAN I	Art Unit	2186
(Use as many sheets as necessary)				Examiner Name	Thomas, Shane M.
Sheet 1 of 1			1	Attomey Docket No.	SRC028

Under the Paperwork Roduction Act of 1995, no parsons are requ

4

[U.S. PAT	ENT D	DCUMENTS			
Examinar Initials	Cite No. ¹	Documant No. No Kind Code ²	Publication MM-DD-Y	Data YYY	Name of Patentee or Applicant of Cited Doc	Pages, Colu Passages o	mns, Lines, Where Rel or Relevant Figures Ap	evant pear
5m-		US-2003/0084244 A1	05/01/2003	F	Bulraj	Entire Documen	t	
SM	t	US-2003/0046530 A1	03/06/2003	F	cznanovic			
		US-						
		US-						
	[US-						
		US-						
		US-						
		U8-	ľ					
		US-		Ī				
		US-						
		US-						
		US-						
			FOREIGN	PATEN	T DOCUMENTS			
		Foreign Patent Document	Publica	tion Date	Name of Patantae or	Pages, Col	umns. Lines Where	
Examiner Initials	Citta No.1	Country Code ³ Number ⁴ Kind Code ¹	MM-D	D-YYYY	Applicant of Cited Do	C Relevant Pi Fig	ures Appear	т ^и
			_					<u> </u>

	•				
EXAMINER SIGNATURE	Shan	Mich	na	DATE CONSIDERED	7/5/05

1

EXAMINER: Initial if reference considered, whether or not cliation is in conformance with MPEP 609. Draw line through cliation if not in conformance and not considered. Include copy of this form with next communication to applicant. ¹ Applicant's unique citation designation number (optional), ² See Kinds Codes of USPTO Patient Occuments at <u>www.uspto.gov</u> or MPEP 901.04. ² Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3), ⁴ For Japanese patient documents, the indication of the year of the reign of the Emporor must precede the serial number of the patient document. ⁶ Kind of document by the appropriate symbols as Indicated on the document under WIPO Standard ST. 16 if possible. 6 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by \$7 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) and application. Confidentiality is governed by \$5 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the Individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patenta, P.O. Box 1450, Alexandria, VA 22313-1450.

PAGE 3/3 * RCVD AT 6/6/2005 5:18:17 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/1 * DNIS:8729306 * CSID:+ * DURATION (mm-ss):01-04

Notice of References Cited	Application/Control No. 10/869,200	Applicant(s)/Patent Under Reexamination POZNANOVIC ET AL.		
Nonce of Kelereneed Oned	Examiner	Art Unit		
·	Shane M. Thomas	2186	Page 1 of 1	

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-2003/0208658	11-2003	Magoshi, Hidetaka	711/122
	в	US-			
	с	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	н	US-			
	I	US-			
	J	US-			
	к	US-			
	L	US-			
	м	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Ρ					
	Q	,				
	R					
	s					
	т	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	v	
	w	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)



Application/Control No.	Applicant(s)/Patent under Reexamination			
10/869,200	POZNANOVIC ET AL.			
Examiner	Art Unit			
Shane M. Thomas	2186			

SEARCHED									
Class	Subclass	Date	Examiner						
711	170-173	7/6/2005	bm						
712	15	7/6/2005	m						

INTERFERENCE SEARCHED								
Subclass	Date	Examiner						
1								
	Subclass	ERFERENCE SEARCH Subclass Date						

•

	,
DATE	EXMR
7/6/2005	5m
7/6/2005	m
	7/6/2005

U.S. Patent and Trademark Office



.

U.S. Patent and Trademark Office

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMEN'T OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS O. Box 1430 Adexandra, Vignina 22313-1450 www.upps.gov

BIBDATASHEET

Bib Data Sheet

CONFIRMATION NO. 5929

SERIAL NUMBER 06/16/2004 CL 10/869,200 7 RULE		CLASS 711	GROUP ART UNIT 2186		ATTORNEY DOCKET NO. SRC028			
APPLICANTS								
Daniel Poznanovic, Colorado Springs, CO;								
David E. Caliga Jeffrey Hamme	David E. Caliga, Colorado Springs, CO; Jeffrey Hammes, Colorado Springs, CO;							
** CONTINUING DAT This appin clair	** CONTINUING DATA **********************************							
** FOREIGN APPLIC		VES for						
· · ·		NONE SM						
IF REQUIRED, FORE ** 08/04/2004	IGN I	FILING LICENSE GRANTE	ED	ىدەرد <u>زىرىچىتىت مىر</u> ە.	ىرىنى ، ، ، <u>، ، ، ، ، ، ، ، ، ، ، ، ، ، ، ،</u>	436-66666, 61		- 10 Mar
Foreign Priority claimed		🗆 yes 🛛 no	STATE OR	SI	HEETS	то	TAL	INDEPENDENT
35 USC 119 (a-d) condition	ons me ed Exar	et 🛛 yes 🖓 no 🗍 Met after / Man / Hom / A niner's Signature Ini	Allowance COUNTRY tials CO	DR	AWING 12	CL/	AIMS 24	CLAIMS 4
ADDRESS 25235 HOGAN & HARTSON ONE TABOR CENTEI 1200 SEVENTEENTH DENVER , CO 80202	ADDRESS 25235 HOGAN & HARTSON LLP ONE TABOR CENTER, SUITE 1500 1200 SEVENTEENTH ST DENVER , CO							
TITLE System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware								
All Fees								
	 0 0	to charge/credit D	EPOSIT ACCOUNT		□ 1.17 F	ees (Pr	ocessing sue)	Ext. of time)
928					Other			
					Credit			

RECEIVED

CENTRAL FAX CENTER

AUG 2 6 2005 red for use through 07/31/2006. OMB 0851-0031 are Office; U.S. DEPARTMENT OF COMMERCE nd Tradem Under the Paperwork Reduction Act of 1995, no persons are require callection of information unless It displays a valid Certificate of Transmission under 37 CFR 1.8 Serial No. 10/869,200 Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes Filed: June 16, 2004 Art Unit: 2186 Examiner: Thomas, Shane M. Attorney Docket No. SRC028 SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF For: MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE Confirmation No.: Customer No.: 25235 I hereby certify that this correspondence with the following documents are being facsimile transmitted to the United States Patent and Trademark Office: 1. Amendment and Response after Final (8 Pages) 2. Certificate of Transmission under 37 CFR 1.8 (1 page) 76105 on No. of Pages (incl. Coversheet) to centralized fax number: 571.273.8300 PHUBERT Joan C. Schubert Typed or printed name of person signing Certificate Note: Each paper must have its own certificate of transmission, or its certificate must identify each submitted paper. Client Matter No.: 80404.0033.001

WRO - 80404/0033 - 180504 vt PAGE 1/9 * RCVD AT 8/26/2005 3:56:19 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/30 * DNIS:2738300 * CSID:7204065302 * DURATION (mm-ss):01-52

RECEIVED CENTRAL FAX CENTER

AUG 2 6 2005

Client Matter No. 80404.0033.001 Express Mail No.: Via Facsimile

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200

Application of: Daniel Poznanovic, et al.

Filed: June 16, 2004

Art Unit: 2186

Examiner: Thomas, Shane M.

Attorney Docket No. SRC028

For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE Confirmation No.: 5929

Customer No.: 25235

EXPEDITED PROCEDURE UNDER 37 C.F.R. 1.116

AMENDMENT AND RESPONSE PURSUANT TO OFFICE ACTION DATED JULY 12, 2005

MAIL STOP AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In response to the office communication mailed July 12, 2005 please amend the above-identified application as follows:

Amendments to the Claims are reflected in the listing of claims which begins on page 2 of this paper.

Remarks/Arguments begin on page 6 of this paper.

11150 - 00404/0030 - 140504 v1

PAGE 2/9 * RCVD AT 8/26/2005 3:56:19 PM [Eastern Daylight Time] * SVR: USPTO-EFXRF-6/30 * DNIS: 2738300 * CSID: 7204065302 * DURATION (mm-ss): 01-52

Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

Listing of Claims:

1. (Currently Amended) A reconfigurable processor that instantiates an algorithm as hardware comprising:

a first memory having a first characteristic memory bandwidth and/or memory utilization; and

a data prefetch unit coupled to the first memory, wherein the data prefetch unit retrieves data from a second memory of second characteristic memory bandwidth and/or memory utilization and place the retrieved data in the first memory and wherein at least the first memory and data prefetch unit are configured by a program.

2. (Cancelled)

3. (Cancelled)

INBO - 80404/0033 - 180604 VI

4. (Previously Presented) The reconfigurable processor of claim 1, wherein the data prefetch unit is coupled to a memory controller that controls the transfer of the data between the second memory and the data prefetch unit.

5. (Previously Presented) The reconfigurable processor of claim 1, wherein the data prefetch unit receives processed data from on-processor memory and writes the processed data to an external off-processor memory.

6. (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit comprises at least one register from the reconfigurable processor.

7. (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit is disassembled when another program is executed on the reconfigurable processor.

2

PAGE 3/9 * RCVD AT 8/26/2005 3:56:19 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/30 * DNIS:2738300 * CSID:7204065302 * DURATION (mm-ss):01-52

8. (Previously Presented) The reconfigurable processor of claim 1 wherein said second memory comprises a processor memory and said data prefetch unit is operative to retrieve data from the processor memory.

9. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a microprocessor memory.

10. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a reconfigurable processor memory.

11. (Currently Amended) A reconfigurable hardware system, comprising:

a common memory; and

one or more reconfigurable processors that can instantiate an algorithm as hardware coupled to the common memory, wherein at least one of the reconfigurable processors includes a data prefetch unit to read and write data between the data prefetch unit and the common memory, and wherein the data prefetch unit is configured by a program executed on the system.

12. (Original) The reconfigurable hardware system of claim 11, comprising a memory controller coupled to the common memory and the data prefetch unit.

13. (Cancelled)

14. (Cancelled)

15. (Previously Presented) The reconfigurable hardware system of claim 11, wherein the at least one of the reconfigurable processors also includes a computational unit coupled to a data access unit.

16. (Original) The reconfigurable hardware system of claim 15, wherein the computational unit is supplied the data by the data access unit.

17 (Previously Presented) A method of transferring data comprising:

3

WBO - 804040033 - 180604 v1

PAGE 4/9 * RCVD AT 8/26/2005 3:56:19 PM [Eastern Daylight Time] * SVR: USPTO-EFXRF-6/30 * DNIS:2738300 * CSID:7204065302 * DURATION (mm-ss):01-52

transferring data between a memory and a data prefetch unit in a reconfigurable processor; and

transferring the data between a computational unit and a data access unit, wherein the computational unit and the data access unit, and the data prefetch unit are configured by a program.

18. (Original) The method of claim 17, wherein the data is written to the memory, said method comprising:

transferring the data from the computational unit to the data access unit; and

writing the data to the memory from the data prefetch unit.

19. (Previously Presented) The method of claim 17, wherein the data is read from the memory, said method comprising:

transferring the data from the memory to the data prefetch unit; and

reading the data directly from the data prefetch unit to the computational unit through the data access unit.

20. (Original) The method of claim 19, wherein all the data transferred from the memory to the data prefetch unit is processed by the computational unit.

21. (Original) The method of claim 19, wherein the data is selected by the data prefetch unit based on an explicit request from the computational unit.

22. (Original) The method of claim 17, wherein the data transferred between the memory and the data prefetch unit is not a complete cache line.

23. (Original) The method of claim 17, wherein a memory controller coupled to the memory and the data prefetch unit, controls the transfer of the data between the memory and the data prefetch unit.

24. (Currently Amended) A reconfigurable processor comprising: a computational unit; and

4

PAGE 5/9 * RCVD AT 8/26/2005 3:56:19 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/30 * DNIS:2738300 * CSID:7204065302 * DURATION (mm-ss):01-52

WBO - 60404/8033 - 180504 v1

a data access unit coupled to the computational unit, wherein the data access unit retrieves data from memory and supplies the data to the computational unit, and wherein the computational unit and the data access unit are configured by a program to instantiate an algorithm as hardware.

5

WBO - 80404/0033 - 180504 v1

:

PAGE 6/9 * RCVD AT 8/26/2005 3:56:19 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/30 * DNIS:2738300 * CSID:7204065302 * DURATION (mm-ss):01-52

REMARKS/ARGUMENTS

Claims 1, 4-12 and 15-24 remain in the application. Claims 2, 3, 13 and 14 are cancelled. Claims 1, 11 and 24 are amended to more distinctly describe the subject matter of the invention.

A. Rejections under 35 U.S.C. 112.

The cancellation of claims 2, 3, 13, 14 renders the rejection under 35 U.S.C. 112 moot. However, the concept of a configurable processor that does not have a cache is believed to be supported by the claims themselves, and the subject matter of these claims is not waived.

B. Rejections under 35 U.S.C. 102.

Claims 1-24 were rejected under 35 U.S.C. 102 based upon Paulraj. This rejection is respectfully traversed.

Claim 1 is amended to adopt language from the definition of "reconfigurable processor" appearing in paragraph 39 of the specification as filed. This amendment is not believed to raise any new issues nor require further search because this meaning of reconfigurable processor is consistent with the application as filed and consistent with the definition of that term asserted in prior remarks submitted on April 11, 2005.

As amended, independent claim 1 calls for a reconfigurable processor <u>that instantiates an algorithm as hardware</u>. Although the reference show a reconfigurable cache, Paulraj does not show or suggest a reconfigurable processor that instantiates an algorithm as hardware. Moreover, nothing in Paulraj would suggest the rather significant changes required to replace the CPU with a reconfigurable processor <u>that can instantiate an algorithm as hardware</u>. For at least these reasons claim 1 is not anticipated nor made obvious by Paulraj.

Claims 2-10 that depend from claim 1 are allowable over Paulraj for at least the same reasons as claim 1 as well as the limitations that are presented in those claims.

6

PAGE 7/9 * RCVD AT 8/26/2005 3:56:19 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/30 * DNIS:2738300 * CSID:7204065302 * DURATION (mm-ss):01-52

ILBO - 80404/0033 - 180604 vt

720 405 5302

Appl. No: 10/869,200 Amdt. Dated August 26, 2005 Reply to Office action of July 12, 2005

Claim 11 calls for a reconfigurable hardware system comprising one or more reconfigurable processors that can instantiate an algorithm as hardware. As noted above with respect to claim 1, Paulraj does not show or suggest even one reconfigurable processor that can instantiate an algorithm as hardware. For at least these reasons claim 11 and claims 12-16 that depend from claim 11 are believed to be allowable over Paulraj.

Independent claim 17 calls for, among other things, transferring data between a memory and a data prefetch unit in a reconfigurable processor. Paulraj does not show or suggest a data prefetch unit, nor does Paulraj suggest transferring data between a memory and a data prefetch unit in a reconfigurable processor. The cited portions of Paulraj deal with retrieving a configuration vector but do not use the work "data prefetch unit" or or describe any functional unit that operates in the same way as a data prefetch unit. Moreover, even if the broad construction set out in the Office action is applied, Paulraj does not suggest configuring the computational unit, data access unit and the data prefetch unit by a program. Paulraj simply cannot suggest this configurability because the computational unit in Paulraj is not configurable. For at least these reasons claim 17 and claims 18-23 that depend from claim 17 are allowable over Paulraj.

Claim 24 as amended is believed to clarify that the term "configured" as used in the claims refers to configuration that allows the configured device to instantiate an algorithm as hardware. Loading a software program into a general purpose computational device such as shown in Paulraj does not result in the instantiation of an algorithm as hardware. Accordingly, claim 24 is believed to be allowable over the relied on reference.

C. Conclusion.

WED - 80404/0033 - 150804 VI

In view of all of the above, the claims are now believed to be allowable and the case in condition for allowance which action is respectfully requested. Should the Examiner be of the opinion that a telephone conference would

7

PAGE 8/9 * RCVD AT 8/26/2005 3:56:19 PM [Eastern Daylight Time] * SVR: USPTO-EFXRF-6/30 * DNIS:2738300 * CSID:7204065302 * DURATION (mm-ss):01-52

expedite the prosecution of this case, the Examiner is requested to contact Applicants' attorney at the telephone number listed below.

Any fee deficiency associated with this submittal may be charged to Deposit Account No. 50-1123.

Respectfully submitted,

Stuart T. Langley, Reg. No. 33,940 Hogan & Hartson LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (720) 406-5335 Tel (303) 899-7333 Fax

August 26, 2005

WOO - 80404/0033 - 180504 v1

8

PAGE 9/9 * RCVD AT 8/26/2005 3:56:19 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/30 * DNIS:2738300 * CSID:7204065302 * DURATION (mm-ss):01-52

	PATENT	APPLICATI	ON FEE I	DETERN ober 1, 20	IINAT 203	ION RECO	ORD	,		on ar l G	Docket Nut	nber
		CLAIMS A	S FILED	· PART	 			SMALL	ENTITY		OTHE	THAN
F	TOTAL CLAIM	s		<u> </u>			1			- OF - T	SMALL	ENTITY
			100	1	<u> </u>			MAIE	PEE		HATE	·FEE
Ľ	-08		NUMBE	R FILED	NUM	BER EXTRA		BASIC FI	385.00		BASIC FEE	770.00
1	TOTAL CHARGE	ABLE CLAIMS	124	inus 20=	•	Ч		XS 9=		OR	X\$18=	72
11		CLAIMS	4	ninus 3 =	•	1		X43=	7	1	X86=	86
N	ULTIPLE DEPE	NDENT CLAIM	RESENT						+	┦		00
•	If the differenc	e in column t is	less than t		-0- in .	columa 2	'{	+145=	<u> </u>	JOR	+290*	
			ress uidii 4	Leio, enter	- U UI			TOTAL		JOR	TOTAL	928
u	. (CLAIMS AS A	AMENDE	D - PAR'	TI			CMAL!	ENTITY	•••	OTHER	THAN
	105	(Column 1) CLAIMS		(Colun HIGHI	nn 2) Est	(Column 3)	l r	JUNALL	LADDI	אט ד	SMALL	
ENTA		REMAINING AFTER AMENDMENT		NUME PREVIO PAID I	er USLY For	PRESENT EXTRA		RATE	TIONAL FEE		RATE	TIONA
	Total	. 24	Minus	- 2	-4	R		X\$ 9=		OR	X\$18=	
	Independent	• .4	Minus		4	•		X43#	1		X86=	
4	FIRST PRES	ENTATION OF M	ULTIPLE DE	PENDENT	CLAIM		╞		<u> </u>			
							' 1					
							Ĺ	+145=		OR	+290=	<u> </u>
							ר ב ייג	+145= TOTAL DDIT. FEE		OR OR	+290= TOYAL ADDIT. FEE	
	-	(Column 1)		(Colum	<u>10 2)</u>	(Column 3)	י <u>ך</u> י א	+145= TOTAL DDIT. FEE		OR OR	+290= TOTAL ADDIT. FEE	
ENT 8		(Column 1) CLAIMS REMAINING AFTER AMENDMENT		(Coluit Highe Nume PREVID PAID F	in 2) Ist ER USLY OR	(Column 3) PRESENT EXTRA		+145= TOTAL DDIT. FEE RATE	ADDI- TIONAL FEE	OR	+290= TOTAL ADDIT. FEE RATE	ADDI- TIONAL FEE
NUMENT 8	Total	(Column 1) CLAIMS REMAINING AFTER AMENDMENT • 2.0	• Minus	(Coluit MIGHE NUMB PREVIO PAID F	IN 2) IST IER USLY OR	(Column 3) PRESENT EXTRA		+145=. TOTAL DDIT. FEE RATE X\$ 9=	ADDI- TIONAL FEE	OR OR	+290= TOTAL ADDIT. FEE RATE X\$18=	ADDI- TIONAL FEE
IMENUMENT 8	Total Independent	(Column 1) CLAIMS REMAINING AFTER AMENDMENT • 20	• Minus Minus	(Coluit MIGHE NUMB PREVIO PAID F = 2 (IN 2) IST ISR USLY OR	(Column 3) PRESENT EXTRA		+145 m. TOTAL DDIT. FEE RATE X\$ 9# X43p	ADDI- TIONAL FEE	OR OR	+290= TOTAL ADDIT. FEE RATE X\$18= X86=	ADDI- TIONAL FEE
AMENUMENT B	Total Independent FIRST PRESE	(Column 1) CLAIMS REMAINING AFTER AMENDMENT • 2.0 • 4 • 4	Minus Minus JLTIPLE DEG	(Coluit MIGHE NUMB PREVIO PAID F MIGHE PAID F PAID F MIGHE PENDENT (IN 2) ST ER USLY OR	(Column 3) PRESENT EXTRA		+145= TOTAL DDIT.FEE RATE X\$ 9= X43=	ADDI- TIONAL FEE	OR OR OR	+290= TOTAL ADDIT. FEE RATE X\$18= X86=	ADDI- TIONAL FEE
AMENUMENT 8	Total Independent FIRST PRESE	(Column 1) CLAIMS REMAINING AFTER AMENDMENT • 20 • 4 NTATION OF MI	Minus Minus JLTIPLE DEG	(Coluit MIGHE NUMB PREVIO PAID F MIGHE PAID F MIGHE PENDENT (In 2) IST ER USLY OR CLAIM	(Column 3) PRESENT EXTRA		+145= TOTAL DDIT. FEE RATE X\$ 9= X43= +145=	ADDI- TIONAL FEE	OR OR OR OR	+290= TOTAL ADDIT. FEE RATE X\$18= X86= +290=	ADDI- TIONAL FEE
AMENUMENT 8	Total Independent FIRST PRESE	(Column 1) CLAIMS REMAINING AFTER AMENDMENT • 2.0 • 4 • 4	Minus Minus JLTIPLE DEI	(Colum MIGHE NUMB PREVIO PAID F PAID F	IN 2) IST ER USLY OR J	(Column 3) PRESENT EXTRA		+145= TOTAL DDIT. FEE RATE X\$ 9= X43= +145= TOTAL	ADDI- TIONAL FEE	OR OR OR OR OR	+290= TOTAL ADDIT. FEE RATE X\$18= X86= +290= TOTAL IDDIT. FEE	ADDI- TIONAL FEE
AMENDMENT B	Total Independent FIRST PRESE	(Column 1) CLAIMS REMAINING AFTER AMENDMENT • 2.0 • 4 • 4 • 4 • 10 • 10 • 10 • 11 • 10 • 11	Minus Minus JLTIPLE DE((Colum MIGHE NUMB PREVIO PAID F PAID F PENDENT (Colum	n 2) ST ER USLY OR CLAIM	(Column 3) PRESENT EXTRA		+145= TOTAL DDIT. FEE RATE X\$ 9= X43= +145= TOTAL DDIT. FEE	ADDI- TIONAL FEE	OR OR OR OR OR	+290= TOTAL ADDIT. FEE RATE X\$18= X86= +290= TOTAL ADDIT. FEE	ADDI- TIONAI FEE
	Total Independent FIRST PRESE	(Column 1) CLAIMS REMAINING AFTER AMENDMENT • 2.0 • 4 (Column 1) CLAIMS REMAINING AFTER AMENDMENT	Minus Minus JLTIPLE DEI	(Colum MIGHE PREVIO PAID F T 2 Colum MIGHE PREVIO PAID FA	n 2) ST ER USLY OR CLAIM CLAIM	(Column 3) PRESENT EXTRA (Column 3) PRESENT EXTRA		+145= TOTAL DDIT. FEE RATE X\$ 9= X43= +145= TOTAL DDIT. FEE RATE	ADDI- TIONAL FEE ADDI- TIONAL FEE	OR OR OR OR OR	+290= TOTAL ADDIT. FEE RATE X\$18= X86= +290= TOTAL DDIT. FEE	ADDI- TIONAL FEE ADDI- TIONAL
	Total Independent FIRST PRESE	(Column 1) CLAIMS REMAINING AFTER AMENDMENT • 2.0 • 4 (Column 1) CLAIMS REMAINING AFTER AMENDMENT	Minus Minus JLTIPLE DE((Colum HIGHE NUMB PAEVIO PAID F = 2 (n 2) ST ER USLY OR J CLAIM CLAIM ST ER JSLY OR	(Column 3) PRESENT EXTRA (Column 3) PRESENT EXTRA		+145= TOTAL DDIT. FEE RATE X\$ 9= X43= +145= TOTAL DDIT. FEE RATE X\$ 9=	ADDI- TIONAL FEE ADDI- TIONAL FEE	OR OR OR OR OR	+290= TOTAL ADDIT. FEE RATE X\$18= X86= +290= TOTAL ADDIT. FEE RATE X\$18=	ADDI- TIONAL FEE ADDI- TIONAL FEE
	Total Independent FIRST PRESE	(Column 1) CLAIMS REMAINING AFTER AMENDMENT • 2.0 • 4 (Column 1) CLAIMS REMAINING AFTER AMENDMENT •	Minus Minus JLTIPLE DE(Minus Minus	(Colum NIGHE NUMB PREVIO PAID F T PENDENT (Colum HIGHE PREVIO PAID FI	n 2) ST ER USLY OR CLAIM CLAIM CLAIM ST ER JSLY DR	(Column 3) PRESENT EXTRA (Column 3) PRESENT EXTRA		+145= TOTAL DDIT. FEE RATE X\$ 9= X43= +145= TOTAL DDIT. FEE RATE X\$ 9=	ADDI- TIONAL FEE ADDI- TIONAL FEE	OR OR OR OR OR	+290= TOTAL ADDIT. FEE RATE X\$18= X86= +290= TOTAL DDIT. FEE RATE X\$18=	ADDI- TIONAL FEE ADDI- TIONAL FEE
AMENUAL A AMENUMENT B	Total Independent FIRST PRESE	(Column 1) CLAIMS REMAINING AFTER AMENDMENT • 2 () • (NTATION OF MI (Column 1) CLAIMS REMAINING AFTER AMENDMENT • •	Minus Minus JLTIPLE DEI Minus Minus	(Colum HIGHE NUMB PAEVIO PAID F = 2 (n 2) ST ER USLY OR CLAIM	(Column 3) PRESENT EXTRA		+145= TOTAL DDIT. FEE RATE X\$ 9= X43= +145= TOTAL DDIT. FEE RATE X\$ 9= X43=	ADDI- TIONAL FEE ADDI- TIONAL FEE	OR OR OR OR OR OR	+290= TOTAL ADDIT. FEE RATE X86= +290= TOTAL DDIT. FEE RATE X818= X86=	ADDI- TIONAL FEE ADDI- TIONAL FEE
AMENUMENT & AMENUMENT B	Total Independent FIRST PRESE	(Column 1) CLAIMS REMAINING AFTER AMENDMENT • 2.0 • (INTATION OF MI (Column 1) CLAIMS REMAINING AFTER AMENDMENT •	Minus Minus JLTIPLE DEG Minus Minus	(Colum MIGHE NUMB PREVIO PAID F In 2 (In 2 (PENDENT (Colum HIGHE NUMB PREVIOL PAID F In 2 Colum	n 2) ST ER USLY OR CLAIM	(Column 3) PRESENT EXTRA		+145= TOTAL DDIT. FEE RATE X\$ 9= X43= +145= RATE X\$ 9= X43= X43= +145=	ADDI- TIONAL FEE	OR OR OR OR OR OR	+290= TOTAL ADDIT.FEE X\$18= X86= +290= RATE X\$18= X86= +290=	ADDI- TIONAL FEE ADDI- TIONAL FEE

.

•

Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

.

٠

	ed States Patent	AND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER I P.O. Box 1450 Alexandria, Virginia 22 www.uspto.gov	TMENT OF COMMERCE Trademark Office OR PATENTS 313-1450
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929
25235 75	590 09/01/2005		EXAM	IINER
HOGAN & H	ARTSON LLP		THOMAS,	SHANE M
1200 SEVENT	CENTER, SUITE 1500 EENTH ST		ART UNIT	PAPER NUMBER
DENVER, CO	80202		2186	
			DATE MAILED: 09/01/200	5

Please find below and/or attached an Office communication concerning this application or proceeding.

K							
() · · · · · · · · · · · · · · · · · ·	Application No.	Applicant(s)					
Advisory Action	10/869,200	POZNANOVIC ET AL.					
Before the Filing of an Appeal Brief	Examiner	Art Unit					
	Shane M. Thomas	2186					
The MAILING DATE of this communication appe	ars on the cover sheet with the	correspondence address					
THE REPLY FILED 26 August 2005 FAILS TO PLACE THIS A	PPLICATION IN CONDITION FOR	R ALLOWANCE.					
 X The reply was filed after a final rejection, but prior to or on the same day as filing a Notice of Appeal. To avoid abandonment of this application, applicant must timely file one of the following replies: (1) an amendment, affidavit, or other evidence, which places the application in condition for allowance; (2) a Notice of Appeal (with appeal fee) in compliance with 37 CFR 41.31; or (3) a Request for Continued Examination (RCE) in compliance with 37 CFR 1.114. The reply must be filed within one of the following time periods: 							
 a) The period for reply expires <u>3</u> months from the mailing date of the final rejection. b) The period for reply expires on: (1) the mailing date of this Advisory Action, or (2) the date set forth in the final rejection, whichever is later. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of the final rejection. Examiner Note: If box 1 is checked, check either box (a) or (b). ONLY CHECK BOX (b) WHEN THE FIRST REPLY WAS FILED WITHIN TWO MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f). 							
Extensions of time may be obtained under 37 CFR 1.136(a). The date on which the petition under 37 CFR 1.136(a) and the appropriate extension fee have been filed is the date for purposes of determining the period of extension and the corresponding amount of the fee. The appropriate extension fee under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the shortened statutory period for reply originally set in the final Office action; or (2) as set forth in (b) above, if checked. Any reply received by the Office later than three months after the mailing date of the final rejection, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). <u>NOTICE OF APPEAL</u>							
of filing the Notice of Appeal (37 CFR 41.37(a)), or any e Since a Notice of Appeal has been filed, any reply must <u>AMENDMENTS</u>	extension thereof (37 CFR 41.37(e) be filed within the time period set for), to avoid dismissal of the appeal. orth in 37 CFR 41.37(a).					
3. X The proposed amendment(s) filed after a final rejection, (a) They raise new issues that would require further co (b) They raise the issue of new matter (see NOTE belo (c) They are not deemed to place the application in be	but prior to the date of filing a brie onsideration and/or search (see NC ow); ther form for opped by meterially r	ef, will <u>not</u> be entered because DTE below);					
appeal; and/or (d) They present additional claims without canceling a	corresponding number of finally re	elected claims.					
NOTE: <u>See Continuation Sheet</u> . (See 37 CFR 1.1	16 and 41.33(a)).						
4. The amendments are not in compliance with 37 CFR 1.	121. See attached Notice of Non-C	ompliant Amendment (PTOL-324).					
 6. Applicant's reply has overcome the following rejection(s 6. Newly proposed or amended claim(s) would be a): Illowable if submitted in a separate	e, timely filed amendment canceling					
the non-allowable claim(s). 7. X For purposes of appeal, the proposed amendment(s): a) how the new or amended claims would be rejected is pro-	⊠ will not be entered, or b) □ w wided below or appended.	vill be entered and an explanation of					
The status of the claim(s) is (or will be) as follows: Claim(s) allowed:							
Claim(s) objected to: Claim(s) rejected: 1-24							
Claim(s) withdrawn from consideration:							
 The affidavit or other evidence filed after a final action, b because applicant failed to provide a showing of good ar and was not earlier presented. See 37 CFR 1.116(e). 	ut before or on the date of filing a l nd sufficient reasons why the affida	Notice of Appeal will <u>not</u> be entered wit or other evidence is necessary					
 9. The affidavit or other evidence filed after the date of filing a Notice of Appeal, but prior to the date of filing a brief, will <u>not</u> be entered because the affidavit or other evidence failed to overcome <u>all</u> rejections under appeal and/or appellant fails to provide a showing a good and sufficient reasons why it is necessary and was not earlier presented. See 37 CFR 41.33(d)(1). 10. The affidavit or other evidence is entered. An explanation of the status of the claims after entry is below or attached. 							
11. The request for reconsideration has been considered bu	ut does NOT place the application	in condition for allowance because:					
12. Note the attached Information Disclosure Statement(s). 13. Other:	(PTO/SB/08 or PTO-1449) Paper	No(s)					
	•						

Ň

ï

Continuation Sheet (PTOL-303)

ſ

Application No.

Continuation of 3. NOTE: The amendment to the claims has changed the scope of independent claims 1,11, and 24, and as such, further search and consideration are required.

HONG CHONG KIM

PRIMARY EXAMINER

SVA

01:55pm From-HOGAN&HARTSON

RECEIVED CENTRAL FAX CENTER

AUG 2 6 2005

Client Matter No. 80404.0033.001 Express Mail No.: Via Facsimile

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200

Application of: Daniel Poznanovic, et al.

Filed: June 16, 2004

Art Unit: 2186

Examiner: Thomas, Shane M.

Attorney Docket No. SRC028

For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

Confirmation No.: 5929

Customer No.: 25235

EXPEDITED PROCEDURE UNDER 37 C.F.R. 1.116

AMENDMENT AND RESPONSE PURSUANT TO OFFICE ACTION DATED JULY 12, 2005

MAIL STOP AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Do Not Enter. Sm 8/31/05.

> In response to the office communication mailed July 12, 2005 please amend the above-identified application as follows:

Amendments to the Claims are reflected in the listing of claims which begins on page 2 of this paper.

Remarks/Arguments begin on page 6 of this paper.

1000 - 00404/0000 - 160604 vi

PAGE 2/9 * RCVD AT 8/28/2005 3:56:19 PM (Eastern Daylight Time) * SVR:USPTO-EFXRF-6/30 * DNIS:2738300 * CSID:7204055302 * DURATION (mm-ss):01-52



U.S. Patent and Trademark Office

.0	Approved f Patent and Trademark C	PT0/SB/30 (08/03 or use through 07/31/2006. OMB 0651-003 iffice; U.S. DEPARTMENT OF COMMERCE								
Under the Paperwork Reduction Act of 1995, no persons are	Application Number	less it displays a valid. OMB control number								
FOR	Filing Date	June 16, 2004								
CONTINUED EXAMINATION (RCE)	First Named Inventor	Daniel Poznanovic, et al.								
TRANSMITTAL	Group Art Unit	2186								
Address to: Jail Stop RCE	Examiner Name	THOMAS, Shane M.								
Commissioner for Patents P.O. Box 1450 Mexandria, VA 22313-1450	Attorney Docket Number	SRC028								
This is a Request for Continued Examination (RCE) un Request for Continued Examination (RCE) practice under 37 CFR 1.114 does not a See Instruction Sheet for RCEs (not to be submitted to the USPTO) on page 2.	nder 37 C.F.R. 1.114 of the above apply to any utility or plant application filed prior to Ju	-identified application. Ine 8, 1995, or to any design application.								
 Submission required under 37 C.F.R. 1.114 Note: If the RCE is proper, any previously filed unentered amendments and amendments enclosed with the RCE will be entered in the order in which they were filed unless applicant instructs otherwise. If applicant does not wish to have any previously filed unentered amendment(s) entered, applicant must request non-entry of such amendment(s). a. Previously submitted. If a final Office Action is outstanding, any amendments filed after the final Office Action may be considered as a submission even if this box is not checked. i. □ Consider the arguments in the Appeal Brief or Reply Brief previously filed on										
								ii. 🗋 Other		
								ii. Other b. Enclosed		
ii. Other b. Enclosed i. Amendment/Reply	iii. 🔲 Information Discl	osure Statement (IDS)								
 ii. Other b. Enclosed i. Amendment/Reply ii. Affidavit(s)/Declaration(s) 	iii. 🔲 Information Discl	osure Statement (IDS)								
 ii. Dther b. Enclosed i. Amendment/Reply ii. Affidavit(s)/Declaration(s) 2. Miscellaneous 	iii. [] Information Discl	osure Statement (IDS)								
 ii. Other	iii. Information Discl iv. Other Iication is requested under 37 C.F.R.	osure Statement (IDS) 1.103(c) for a period of								
 ii. Other	iii. [] Information Discl iv. [] Other lication is requested under 37 C.F.R. Il not exceed 3 months; Fee under 37 C.F.R.	osure Statement (IDS) 1.103(c) for a period of 1.17(i) required)								
 ii. Other	iii. [] Information Discl iv. [] Other lication is requested under 37 C.F.R. I not exceed 3 months; Fee under 37 C.F.R.	osure Statement (IDS) 1.103(c) for a period of 1.17(i) required)								
 ii. Other	iii. [] Information Discl iv. [] Other lication is requested under 37 C.F.R. I not exceed 3 months; Fee under 37 C.F.R.	osure Statement (IDS) 1.103(c) for a period of 1.17(i) required) is filed.								
 ii. Other	iii. [] Information Discl iv. [] Other lication is requested under 37 C.F.R. I not exceed 3 months; Fee under 37 C.F.R. I by 37 C.F.R. 1.114 when the RCE i ollowing fees, or credit any overpaym	osure Statement (IDS) 1.103(c) for a period of 1.17(i) required) is filed. ents, to								
 ii. □ Other	iii. [] Information Discl iv. [] Other lication is requested under 37 C.F.R. Il not exceed 3 months; Fee under 37 C.F.R. Il by 37 C.F.R. 1.114 when the RCE i following fees, or credit any overpaym	osure Statement (IDS) 1.103(c) for a period of 1.17(i) required) is filed. ents, to								
 ii. □ Other	iii. [] Information Discl iv. [] Other lication is requested under 37 C.F.R. I not exceed 3 months; Fee under 37 C.F.R. I by 37 C.F.R. 1.114 when the RCE i pollowing fees, or credit any overpaym	osure Statement (IDS) 1.103(c) for a period of 1.17(i) required) is filed. ents, to								
 ii. □ Other	iii. [] Information Discl iv. [] Other lication is requested under 37 C.F.R. I not exceed 3 months; Fee under 37 C.F.R. I by 37 C.F.R. 1.114 when the RCE i following fees, or credit any overpaym 17)	osure Statement (IDS) 1.103(c) for a period of 1.17(i) required) is filed. ents, to								
 ii. □ Other	iii. [] Information Discl iv. [] Other lication is requested under 37 C.F.R. I not exceed 3 months; Fee under 37 C.F.R. I by 37 C.F.R. 1.114 when the RCE i following fees, or credit any overpayments 17)	osure Statement (IDS) 1.103(c) for a period of 1.17(i) required) is filed. ents, to								
 ii. □ Other	iii. [] Information Discl iv. [] Other lication is requested under 37 C.F.R. I not exceed 3 months; Fee under 37 C.F.R. I by 37 C.F.R. 1.114 when the RCE i following fees, or credit any overpaym 17) ny overpayments for this filing	osure Statement (IDS) 1.103(c) for a period of 1.17(i) required) is filed. ents, to								

Name (Print/Type)	Stuart J. Langley	/	Regist	ration No. (Attomey/Agent)	33,940				
Signature	Shullon,	M	Date	September 12, 2005					
	CERTIFICATE OF MAILING OR TRANSMISSION								
I hereby certify that thi Stop RCE, Commissio the date shown below.	I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage in an envelope addressed to: Mail Stop RCE, Commissioner For Patents, P.O. Box 1450, Alexandria, VA 22313-1450 or facsimile transmitted to the U.S. Patent and Trademark Office on the date shown below.								
Name (Print/Type) Stuart T. Langley									
Signature	Shulla/		Date	September 12, 2005					

09/14/2005 EFLORES 00000053 10869200



EXPRESS MAIL NO. EV544475732US Client/Matter No. 80404.0033.001

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200	Art Unit: 2186
Application of: Daniel Poznanovic, et al.	Confirmation No.: 5929
Filed: June 16, 2004	Customer No.: 25235
Examiner: THOMAS, Shane M.	
Attorney Docket No. SRC028	
For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	

CERTIFICATE OF MAILING BY EXPRESS MAIL

MAIL STOP RCE Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

The undersigned hereby certifies that the following documents:

- Request for Continued Examination;
- Check in the amount of \$790.00;
- Certificate of Mailing by Express Mail; and
- Return Receipt Postcard

relating to the above application, were deposited as "Express Mail", Mailing Label No. EV544475732US with the United States Postal Service, addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Date Date

Mailer Stuart T. Langley, Reg. No. 33,940 HOGAN & HARTSON LEP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (720) 406-5335 Tel (303) 899-7333 Fax

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	2876	711/170-173.ccls.	US-PGPUB; USPAT	OR	ON	2005/10/15 14:30
L2	30	1 and reconfigurable near3 (processor multiprocessor cache CPU (processing adj unit))	US-PGPUB; USPAT	OR	ON	2005/10/15 14:31
S15 2	733	((configurable reconfigurable "re-configurable") adj (processor (processing adj unit) CPU microprocessor "micro-processor" cache))	US-PGPUB; USPAT	OR	ON	2005/10/15 09:38
·S15 3	270	S152 and fpga	US-PGPUB; USPAT	OR	ON	2005/10/15 09:38
S15 4	11	S153 and "711".clas.	US-PGPUB; USPAT	OR	ON	2005/10/15 09:52
S15 5	20	direct adj execut\$3 adj logic	US-PGPUB; USPAT	OR	ON	2005/10/15 09:55
S15 6	16	memory adj algorithm adj processor	US-PGPUB; USPAT	OR	ON	2005/10/15 11:03
S15 7	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2005/10/15 14:30

		ан даа даа даа на н	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P P P P Alexandria, Virginia 223 www.uspto.gov	TMENT OF COMMERC Trademark Office OR PATENTS 113-1450
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929
25235	10/19/2005	,	EXAM	INER
HOGAN & HARTSON LLP			THOMAS,	SHANE M
1200 SEVENT	EENTH ST		ART UNIT	PAPER NUMBER
DENVER, CO	0 80202		2186	
			DATE MAILED: 10/19/200	5

Please find below and/or attached an Office communication concerning this application or proceeding.

.

.

.

	Application No.	Applicant(s)					
	10/869,200	POZNANOVIC ET AL.					
Office Action Summary	Examiner	Art Unit					
	Shane M. Thomas	2186					
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet with the	correspondence address					
 A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE <u>3</u> MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any 							
Status							
1) Responsive to communication(s) filed on <u>12</u>	September 2005.						
2a) This action is FINAL . 2b) ⊠ TI	his action is non-final.						
3) Since this application is in condition for allow	ance except for formal matters, pr	osecution as to the merits is					
closed in accordance with the practice unde	<i>Ex parte Quayle</i> , 1935 C.D. 11, 4	53 O.G. 213.					
Disposition of Claims							
4) Claim(s) 1,4-12 and 15-24 is/are pending in	the application.						
4a) Of the above claim(s) is/are withd	rawn from consideration.						
5) Claim(s) is/are allowed.							
6) Claim(s) <u>1,4-12 and 15-24</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and	/or election requirement.						
Application Papers							
9) The specification is objected to by the Exami	ner.						
10) The drawing(s) filed on is/are: a) a	ccepted or b) objected to by the	Examiner.					
Applicant may not request that any objection to the	e drawing(s) be held in abeyance. Se	ee 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the corre	ection is required if the drawing(s) is ol	bjected to. See 37 CFR 1.121(d).					
11) The oath or declaration is objected to by the	11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119	·						
12) Acknowledgment is made of a claim for forei	gn priority under 35 U.S.C. § 119(a	a)-(d) or (f).					
a) All b) Some * c) None of:							
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No.							
3. Copies of the certified copies of the priority documents have been received in this National Stage							
application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.							
Attachment(s)							
1) D Notice of References Cited (PTO-892)	4) 🛄 Interview Summar	y (PTO-413)					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail D	Date Ratent Application (PTO 150)					
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/ Paper No(s)/Mail Date	6) Other:	r atont Application (m10-152)					
U.S. Patent and Trademark Office							
PTOL-326 (Rev. 7-05) Office	Action Summary	at Exhibit 10025200144					

..
DETAILED ACTION

This Office action is responsive to the amendment filed 8/26/2005. Claims 1,11, and 24. have been amended; claims 2,3,13, and 14 have been canceled. Claims 1,4-12, and 15-24 are pending.

Continued Examination Under 37 CFR 1.1 1 4

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection on 9/12/2005. Since this application is eligible for continued examination under 37 CFR 1.1 14, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 8/26/2005 has been entered.

All previously outstanding objections and rejections to the Applicant's disclosure and claims not contained in this Action have been respectfully withdrawn by the Examiner hereto.

Response to Amendment

The rejections of claims 1,11,17, and 24 have been modified to reflect the amendments and/or Applicant's arguments to the respective claims.

Response to Arguments

Applicant's arguments filed 8/26/2005 have been fully considered but they are not persuasive for the following reasons.

Applicant argues on page 6 of the response that the prior art reference of Paulraj "does not show or suggest a reconfigurable processor that instantiates an algorithm as hardware." The Examiner respectfully traverses. Paulraj teaches in the abstract for one, that the system described determines "an optimal configuration of memory for a particular *application*." The Applicant teaches in ¶55 of the originally filed disclosure that "any computer program [i.e. application] is a collection of algorithms." Therefore it can be seen that since the processor 100 of Paulraj can reconfigure the memory 104 based on the application (or computer program) that is to execute on the processor, that so to can the reconfigurable processor system of Paulraj "instantiate an algorithm (i.e. an application) as hardware (i.e. the FPGA module 104 that is used as a cache memory)."

As per the Applicant's arguments regarding claim 11, the Examiner has shown in above in the discussion of claim 1 that Paulraj teaches a reconfigurable processor 100, as claimed by the Applicant, that instantiates an algorithm as hardware.

As per the Applicant's arguments regarding claim 17 on page 7, the Applicant argues that the prior art reference of Paulraj "does not show or suggest a data prefetch unit, nor suggest transferring data between a memory and a data prefetch unit in a reconfigurable processor. As explained in the Examiner's previous rejection of claim 17, the Examiner is considering the reconfiguration unit 106 of Paulraj to be a --data prefetch unit-- since Paulraj teaches that the unit 106 *prefetches* a configuration vector (i.e. retrieves data from an inherent and non-shown

memory) and sets up a programmable memory module 104 (i.e. cache) *before* executing the application relating to the configuration vector (refer to ¶24 and ¶29). Figure 4 of Paulraj clearly shows the --data prefetch unit-- 106 being in a reconfigurable processor 100. Although the cited reference does not explicitly use the phrase "data prefetch unit," and may or may not perform all of the functionality of a "data prefetch unit," as discussed in the Applicants disclosure, the reconfiguration unit 106 performs the *claimed functionality* of the "data prefetch unit" as discussed above (i.e. merely transferring data between a memory in a reconfigurable processor).

Further, the Applicant argues regarding claim 17 that "Paulraj does not suggest configuring the computational unit, data access unit, and the data prefetch unit by a program. Paulraj simply cannot suggest this configurability because the computational unit in Paulraj is not configurable." The Examiner respectfully traverses. All of the computational, data access, and data prefetch units are configured by a program, as immediately discussed. As defined by the Examiner, the "computational unit" of Paulraj is being considered to be the element of the system of Paulraj that executes and collects the performance data regarding how a specific application utilizes memory in order to determine an optimal memory configuration as discusses in ¶27. Figure 5 of Paulraj shows a method for creating a configuration vector by using the --computational unit-- in steps 204-206. The Examiner is considering the inherent program that is being executed in order to perform the steps of figure 5 to be the *program* that configures the computational unit. Therefore, it can be seen that Paulraj does suggest configuring the computational unit by a program. The program of figure 5 configures the computational unit to collect data for a specific application's memory usage statistics in order to create a configuration vector that allows the system of Paulraj to optimally reconfigure the programmable memory

Page 4

module 104. Thus the computational unit can be configured to collect memory usage statistics for a plurality of applications that are to be executed by the reconfigurable processor 100 of Paulraj (¶23).

The same reasoning applies to the data access and data prefetch units. The *program* that is executing the steps of figure 5 (i.e. running on the system of Paulraj that implements the method) *configures* the data access unit to retrieve/store a configuration vector (step 212) based on if a new configuration vector had to be created and further *configures* the data prefetch unit to search for a configuration vector and retrieve that vector if found (steps 200 and 212).

As per the Applicant's arguments regarding claim 24 "that loading a software program into a general purpose computational device such as shown in Paulraj does not result in the instantiation of an algorithm as hardware." The Examiner respectfully traverses. Once the software program has been loaded into the computational unit, a variety of simulations are performed and memory usage statistics are gathered by the computational unit in order to create a configuration vector as taught in ¶¶23-24. This vector allows the programmable memory module 104 of Paulraj to be reconfigured to the most optimal memory configuration for that specific software program (¶26). As discussed supra, a software program or application is a collection of "algorithms"; therefore, the configuration vector for a particular software program allows the system of Paulraj to instantiate a software program as hardware since the configuration vector represents optimal configuration of the hardware (programmable memory module 104 - element 112 of figure 6).

Page 5

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-24 are rejected under 35 U.S.C. 102(e) as being anticipated by Paulraj (U.S.

Patent Application Publication No. 2003/0084244).

As per claim 1, Paulraj shows a reconfigurable processor in figure 6 and a first memory (L1) having a first characteristic memory utilization and a second memory (L2) having a second characteristic memory utilization. It is well known in the art that L1 caches have a higher utilization rate than a lower-level cache such as L2. Paulraj teaches in ¶1 that upon a command from a processor, a search for the requested data is begines with the highest level cache (L1) and [if a miss occurs] continues next to the next level cache (L2). Thus it is inherent that the memory utilization characteristic of the L1 cache of the reconfigurable processor 110 in figure 6 is greater than the memory utilization characteristic of the L2 cache (and likewise for the L3 cache) as the L2 cache would only be utilized when a miss to the L1 cache occurred. In other words, the reconfigurable processor *always* utilizes the L1 cache for a memory access and the *only* utilizes the L2 cache for requested data when the data is not in the L1 cache. Therefore, the cache utilization characteristics of the --first memory-- and the --second memory-- are different.

Paulraj further teaches a functional unit 102 that executes applications using the memories L1 and L2 (paragraph 9). As is known in the art, a cache memory controller is often used to access and move data between a memory hierarchy. The Examiner is considering a data prefetch unit to be the logic assocatied with the moving, and only the moving, of data between the first and second memories (L1 and L2) since Paulraj shows a connection between the levels of cache in figure 6. This logic as well as the first and second memory types (L1 and L2) are configued by a program – refer to paragraphs 23-24. The data prefetch unit as defined by the Examiner must be configued as well by the program when moving data since the cache line size and blocking factor can change, so different amounts of data can be exchanged for the same access when different programs run.

The reconfigurable processor of Paulraj has the ability to collect memory usage statistics for a particular application and based on those statistics, create a configuration vector as taught in ¶¶23-24. This vector allows the programmable memory module 104 of Paulraj to be reconfigured to the most optimal memory configuration for that specific software program (¶26). As defined by the Applicant in ¶55 of the originally filed specification, a software program or application is a collection of "algorithms"; therefore, the configuration vector for a particular software program allows the system of Paulraj to instantiate a software program as hardware since the configuration vector represents optimal configuration of the hardware (programmable memory module 104 - element 112 of figure 6).

As per claims 2 and 13, as taught in paragraphs 23 and 29 of Paulraj, no specific cache is present in the system of Paulraj. Rather, an FPGA is utilized as representing a caching hierarchy

Page 7

and is optimized based on the memory needs of a specific program running on the reconfigurable processor.

As per claims 3 and 14, Paulraj teaches in paragraph 23 that a specific [cache] line size of contiguous data is not retrieved since the data line size is optimized based on the memory needs of the program when executing on the reconfigurable processor. Refer also to paragraph 29. Further, it is therefore inherent that the second memory have a charactersitic line size since Paulraj teaches in ¶¶22-23 that a best line size for the memory arrangement for a particular program is determined and utilzied when that program is run. For example, a line-size characteristic would be ultized when transferring data from the L2 cache to the L1 cache.

As per claim 4, Paulraj teaches that a load/store unit is used to access the caches (L1-L3) in order to determine if cache data is present in the cache hierarchy (paragraph 6). Since the functional unit 102 (figure 6) is responsible for accessing the programmable memory unit 104, the Examiner is therefore considering the load/store unit logic of the programmable memory unit that is responsible for for accessing the L1 and L2 caches (first and second memory types) to be a memory controller. It can be seen that the memory controller, as defined by the Examiner, controls the transfer of data between the memory (assuming second memory L2) and the data prefetch unit, since the memory controller (load/store unit logic) is responsible for retrieving the data from the cache if a hit occurs (paragraph 4).

As per claim 5, as taught in paragraph 1, an external memory (element 18, figure 1) is generaly coupled to a microprocessor and holds data to be used by the microcontroller during program execution. The Examiner is considering the process of writing data back to the external memory from the FPGA memory 104 containing the caches (on-board memory), such as during

a write-back scheme as known in the art, to be performed by the data prefetch unit portion of the functional logic as defined above by the Examiner. The data prefetch logic, as defined above, is responsible for all of the transfer of data into, out of, and between the FPGA memory 104.

As per claim 6, the Examiner is regarding a --register-- in its broadest reasonable sense and it thus considering it be to be a unit of logic. Therefore, the portion of the function logic that is responsible for the movement of data (as defined above to be the data prefetch unit) is being considered by the Examiner as containing a --register-- portion of the reconfigurable processor since, for instance, the blocking factor and line size of the programmable memory 112 can change, a --register-- or portion of the reconfigurable processor must be set in order to indicate the currnet line size and blocking factor when a given application is being run on the reconfigurable processor at a given point in time. Refer to paragraph 23.

As per claim 7, the Examiner is considering the process of --disassembling the data prefetch unit-- as modifying the data prefetch unit logic of the fucntion logic 102 every time the program being executed by the reconfigurable processor changes. It can be seen that the data prefetch unit changes during these intervals since the cache line size, blocking factor, and associativity of the FPGA changes when optimal for the next program to be executed (refer to paragraph 23). Thus it can be seen that the data prefetch unit logic is --disassembled--- when another program is executed by the reconfigurable processor of Paulraj.

As per claim 8, as can be seen that the FPGA memory 112, that comprises the first and second memories (L1 and L2) and which is accessed by the data prefetch unit of the functional unit 102 as discussed above, is a --processor memory-- (part of cpu 110). It can also be seen that the --second memory-- (L2) is also a --processor memory-- since it is contained within

reconfigurable processor 110. Therefore, since the data pretech unit can access the L2 cache as discussed above in the rejection of claim 1, the data prefetch unit can retrive data from the L2 portion of --processor memory--112.

As per claim 9, as shown in figure 1 and taught in paragraph 1 of Paulraj, the system 10 is actually a microprocessor, which contains a memory controller 14. The main difference between the prior art of figure 1 and the invention of Paulraj in figure 6 is that the memroy hierarchy is configurable and accessed by a fucntional unit in lieu of a separate memory controller logic (paragraph 9). Therefore, since the memory controller logic for accessing the cache hierarchy is still contained within cpu 110 of figure 6, it can be seen that the cpu 110 is actually a microprocessor. It follows that the --processor memory-- 112 is therefore a --microprocessor memory--.

As per claim 10, since the cpu 110 of figure 6 is a reconfigurable processer (able to reconfigure its memory heirarchy to match the needs of the application it is currently running), it can be seen that the cpu memory 112 is a reconfigurable processor memory.

As per claim 11, Paulraj depicts a reconfigurable hardware system in figure 6. Paulraj further teaches in paragraph 26 that when a particular application is to be run by the reconfigrable processor 110, a configuration vector is retrieved to program the programmable memory 112 (figure 6). As shown in figure 6, the step of accessing the configuration vector is executed outside of the reconfigurable processor 110. Therefore, the Examiner is considering the memory that contains the configuration vectors to be a--common memory-- and a data prefetch unit (reconfiguration unit 106 executing on the reconfigurable processor 110) accessing the common memory in order to determine how to program the memory 112 (paragraph 29).

The data prefetch unit 106 is --configured-- by an application to be excuted on the sysem 110 since when a new application is to be executed, the data prefetch unit is called upon (or configured) to access the configuration vector for the particular application.

The reconfigurable processor of Paulraj has the ability to collect memory usage statistics for a particular application and based on those statistics, create a configuration vector as taught in ¶¶23-24. This vector allows the programmable memory module 104 of Paulraj to be reconfigured to the most optimal memory configuration for that specific software program (¶26). As defined by the Applicant in ¶55 of the originally filed specification, a software program or application is a collection of "algorithms"; therefore, the configuration vector for a particular software program allows the system of Paulraj to instantiate a software program as hardware since the configuration vector represents optimal configuration of the hardware (programmable memory module 104 - element 112 of figure 6).

As per claim 12, the Examiner is considering a --memory controller-- to be the system portion utilized when creating a new configuration vector for an application. Such a process occurs in figure 5 and taught in paragraghs 23-25 of Paulraj. When a new configuration vector is created by analizing performance information that has been collected for the application. The Examiner is thereby considering the --memory controller-- to be the element of the reconfigurable hardware system that is associated with storing the new configuration vector into the common memory so that the vector can be accessed later when the same application is run again.

As per claim 15, the Examiner is considering the reconfiguration module 106 of the reconfigurable processor 110, as comprising two distinct elements: a --computational unit-- and

a --data access unit--. The data access unit is the element that is responsible for accessing the configuration vector as taught in paragraph 29 of Paulraj; or in other words, the Examiner is considering the --data access unit-- to be the same as the --memory controler-- defined in the rejection of claim 12. The Examiner is further considering the --computational unit-- of the rconfiguration module 106 to be the element that sets up the programmable memory module 104 using the configuration vector that was accessed by the --data access unit-- (paragraph 29).

As per claim 16, as taught by Paulraj in paragraph 29, the --data access unit-- supplies the configuration vector to the --computational unit-- in order to set up the programmable memory 104 as required by the application to be run on the reconfurable processor 110.

As per claim 17, the Examiner is considering a --data prefetch unit-- to be the reconfiguration unit 106 of reconfigurable processor 110 (figure 6). As taught in paragraph 26 and 29 of Paulraj, the --data prefetch unit-- accesses a memory in order to determine if a configuration vector is known for a given application, and if so, the vector is retrieved (from the memory). If this --data-- (configuration vector) is not known then a simulation is performed with the application in order to collect performance information. The Examiner is considering the element that executes and collects the performance data as being a --computational unit-- and the element of Paulraj that stores the configuration vector, once determined, to be a --data access unit-- since it stores the vector into the --memory-- from which it can be later retrieved (step 212 of figure 5).

All of the computational, data access, and data prefetch units are configured by a program, as immediately discussed. As defined by the Examiner, the "computational unit" of Paulraj is being considered to be the element of the system of Paulraj that executes and collects

the performance data regarding how a specific application utilizes memory in order to determine an optimal memory configuration as discusses in ¶27. Figure 5 of Paulraj shows a method for creating a configuration vector by using the --computational unit-- in steps 204-206. The Examiner is considering the inherent *program* that is being executed in order to perform the steps of figure 5 to be the *program* that configures the computational unit. Therefore, it can be seen that Paulraj suggests configuring the computational unit by a program. The *program* of figure 5 *configures* the computational unit to collect data for a specific application's memory usage statistics in order to create a configuration vector that allows the system of Paulraj to optimally reconfigure the programmable memory module 104. Thus the computational unit can be configured to collect memory usage statistics for a plurality of applications that are to be executed by the reconfigurable processor 100 of Paulraj (¶23).

The same reasoning applies to the data access and data prefetch units. The *program* that is executing the steps of figure 5 (i.e. running on the system of Paulraj that implements the method) *configures* the data access unit to retrieve/store a configuration vector (step 212) based on if a new configuration vector had to be created and further *configures* the data prefetch unit to search for a configuration vector and retrieve that vector if found (steps 200 and 212).

As per claim 18, the --data-- (configuration vector) is transferred from the --computational unit-- to the --data access unit-- when the configuration unit has created a configuration vector (step 208 of figure 5). The --data-- is written to the memory --from-- the --data prefetch unit-- since the data prefetch unit (reconfiguration unit 106) is the element that executed the beginning of the configuration vector creation process (step 200 of figure 5). Refer

Page 13

to paragraph 26. Thus the Examiner is considering the data as being written --from-- the data prefetch unit.

As per claim 19, as taught in paragraph 26, if the configuration vector is known, the vector is retrieved from the memory to the data prefetch unit (reconfiguration unit 106). The data is read directly from the data prefetch unit when a request to create a configuration vector is made for a new application as shown in figure 6 since the data prefetch unit is responsible for being the vector creation process. The data is directed from the data prefetch unit (reconfigure logic) to be read from the memory by the data access unit to the computational unit where it is processed to produce a configuration vector.

As per claim 20, as stated above, the configuration vector (--data--) is created by the computational unit via acquired simulation data. The configuration vector is the resultant product that is transferred from the memory to the data prefect unit when it is determined that the configuration vector for the application is available (paragraph 26). Thus --all-- of the data that is transferred is processed by the computational unit (albeit before the transfer occurs) since the data prefetch unit required the entire configuration vector in order to set up the programmable memory 112.

As per claim 21, Paulraj shows in paragraph 26 that an explicit request for the configuration vector for the current application results in the data (if it exists) selected for the optimal configuration of the programmable memory 112 for that application.

As per claim 22, the Examiner is not considering the data (configuration vector) to be the size of a complete cache line since the data is used to create a cache hierarchy. In other words, the caches (L1-L3) of the programmable memory 112 are not programmed when the data is

transferred from the memory to the data prefetch unit; therefore, the data cannot be a complete cache line.

As per claim 23, since the Examiner defined the portion of the reconfiguration unit that accesses the configuration file (data) from the memory, the Examiner is defining the logic that controls the actual transfer of that data to the data prefetch unit (portion of the reconfiguration unit that executes the fetch of the configuration vector and then programs the programmable memory 112) to be a --memory controller--. Thus the data access unit determines whether a configuration vector exists for an application and if so, the memory controller sends that data to the data prefetch unit.

As per claim 24, Paulraj shows a reconfigurable processor in figure 6 that comprises a computation unit 110 and a data access unit (elements 120 and 114, which comprise the reconfiguration unit 106 of figure 4 - ¶28). In figure 6, the data access unit can be seen as being coupled to the computational unit. The data access unit retrieves data (configuration vector) from a memory internal to the data access unit (i.e. reconfiguration unit) and supplies the data to the computation unit in the form of modifications to the cache FPGA module 112. Refer to ¶23.

The Examiner is considering the inherent *program* that is being executed in order to perform the steps of figure 5 to be the *program* that configures the computational unit. Therefore, it can be seen that Paulraj suggests configuring the computational unit by a program. The *program* of figure 5 *configures* the computational unit to collect data for a specific application's memory usage statistics in order to create a configuration vector that allows the system of Paulraj to optimally reconfigure the programmable memory module 104. Thus the

computational unit can be configured to collect memory usage statistics for a plurality of applications that are to be executed by the reconfigurable processor 100 of Paulraj (¶23).

The data access unit (specifically the memory portion used to store configuration profiles for the different application programs) is configured by the *program* that is responsible for running the method of figure 5 of Paulraj as discussed supra. When a new application is to be run, [as a result] the *program* performs the steps 204-206 to configure the reconfiguration unit to collect statistics regarding the memory usages (caches L1, L2, and L3) of the application and a configuration vector is associated with the respective application and stored in the reconfiguration unit. Refer to ¶23-24. When an application is known, the program executing the method of figure 5 [as a result] configures the data access unit (reconfiguration unit) to retrieve the associated configuration vector and apply it to the FPGA memory of the reconfigurable processor (¶29).

In other words, once the software program has been loaded into the computational unit, a variety of simulations are performed and memory usage statistics are gathered by the computational unit in order to create a configuration vector as taught in ¶¶23-24. This vector allows the programmable memory module 104 of Paulraj to be reconfigured to the most optimal memory configuration for that specific software program (¶26). As discussed supra, a software program or application is a collection of "algorithms"; therefore, the configuration vector for a particular software program allows the system of Paulraj to instantiate a software program as hardware since the configuration vector represents optimal configuration of the hardware (programmable memory module 104 - element 112 of figure 6).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shane M. Thomas whose telephone number is (571) 272-4188. The examiner can normally be reached on M-F 8:30 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt M. Kim can be reached on (571) 272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

1dy la

Shane M. Thomas

HONG CHONG KIM PRIMARY EXAMINER



U.S. Patent and Trademark Office

Part of Paper No. 10152005



Application/Control No.	Applicant(s)/Patent under Reexamination	
10/869,200	POZNANOVIC ET AL.	
Examiner	Art Unit	
Shane M. Thomas	2186	

	SEAR	CHED	
Class	Subclass	Date	Examiner

INT	INTERFERENCE SEARCHED				
Class	Examiner				
	I				

.

. /

SEARCH NOT (INCLUDING SEARCH	ES STRATEGY)
	DATE	EXMR
Updated East Search	10/15/2005	SMT
711/170-173 (text search only - see search printout)	10/15/2005	SMT
		•

U.S. Patent and Trademark Office

Part of Paper No. 10152005

PTO/SB25 (08/0: Approved for use through 07/31/2008, OMB 0651-003 Palent and Trademark Office: U.S. DEPARTMENT OF COMMERC Under the Paperwork Reduction Act of 1995, no persons are required to record to a collocition of information unless it displays a velid, OMB control number	5) 11 E r.
Certificate of Transmission under 37 CFR 1.8]
Serial No. 10/869,200	
Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes	
Filed: June 16, 2004	
Art Unit: 2186	1
Examiner: Thomas, Shane M.	
Attorney Docket No. SRC028	
For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	
Confirmation No.: 5929	58
Customer No.: 25235	l
on <u>5 Juwray 2006</u> Date <u>No. of Pages</u> (incl. Coversheet)	
to centralized fax number: 571-273-8300	
Signature	
Julie Lange Typed or printed name of person signing Certificate	
Note: Each paper must have its own certificate of transmission, or its certificate must identify each submitted paper.	

RECEIVED

CENTRAL FAX CENTER

JAN 0 5 2006

MCS - 77287 v1

Jan-05-2006 14:57 From-HOGAN & HARTSON

•

.

PAGE 1/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

Intel Exhibit 1002 - 163

T-910 P.001/009 F-082

RECEIVED CENTRAL FAX CENTER

JAN 0 5 2006

Client Matter No. 80404.0033.001 Via Facsimile

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Social No. 10/869 200	Confirmation No : 5020
Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes	Customer No.: 25235
Filed: June 16, 2004	
Art Unit: 2186	
Examiner: Thomas, Shane M.	
Attorney Docket No. SRC028	
For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	

AMENDMENT

MAIL STOP AMENDMENT Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In response to the office communication mailed October 19, 2005, please amend the above-identified application as follows:

Amendments to the Claims are reflected in the listing of claims which begins on page 2 of this paper.

Remarks/Arguments begin on page 6 of this paper.

WCS - 77287 v1

5

Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

÷

Listing of Claims:

1. (Previously Presented) A reconfigurable processor that instantiates an algorithm as hardware comprising:

a first memory having a first characteristic memory bandwidth and/or memory utilization; and

a data prefetch unit coupled to the first memory, wherein the data prefetch unit retrieves data from a second memory of second characteristic memory bandwidth and/or memory utilization and place the retrieved data in the first memory and wherein at least the first memory and data prefetch unit are configured by a program.

- 2. (Cancelled)
- 3. (Cancelled)

4. (Previously Presented) The reconfigurable processor of claim 1, wherein the data prefetch unit is coupled to a memory controller that controls the transfer of the data between the second memory and the data prefetch unit.

5. (Previously Presented) The reconfigurable processor of claim 1, wherein the data prefetch unit receives processed data from on-processor memory and writes the processed data to an external off-processor memory.

WCS - 77287 v1

2

6. (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit comprises at least one register from the reconfigurable processor.

+

7. (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit is disassembled when another program is executed on the reconfigurable processor.

8. (Previously Presented) The reconfigurable processor of claim 1 wherein said second memory comprises a processor memory and said data prefetch unit is operative to retrieve data from the processor memory.

9. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a microprocessor memory.

10. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a reconfigurable processor memory.

11. (Previously Presented) A reconfigurable hardware system, comprising:

a common memory; and

one or more reconfigurable processors that can instantiate an algorithm as hardware coupled to the common memory, wherein at least one of the reconfigurable processors includes a data prefetch unit to read and write data between the data prefetch unit and the common memory, and wherein the data prefetch unit is configured by a program executed on the system.

12. (Original) The reconfigurable hardware system of claim 11, comprising a memory controller coupled to the common memory and the data prefetch unit.

WCS + 77287 v1

3

13. (Cancelled)

14. (Cancelled)

15. (Previously Presented) The reconfigurable hardware system of claim 11, wherein the at least one of the reconfigurable processors also includes a computational unit coupled to a data access unit.

÷

16. (Original) The reconfigurable hardware system of claim 15, wherein the computational unit is supplied the data by the data access unit.

17. (Previously Presented) A method of transferring data comprising:

transferring data between a memory and a data prefetch unit in a reconfigurable processor; and

transferring the data between a computational unit and a data access unit, wherein the computational unit and the data access unit, and the data prefetch unit are configured by a program.

18. (Original) The method of claim 17, wherein the data is written to the memory, said method comprising:

transferring the data from the computational unit to the data access unit; and

writing the data to the memory from the data prefetch unit.

19. (Previously Presented) The method of claim 17, wherein the data is read from the memory, said method comprising:

transferring the data from the memory to the data prefetch unit; and reading the data directly from the data prefetch unit to the computational unit through the data access unit.

WCS - 77287 v1

4

PAGE 5/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

20. (Original) The method of claim 19, wherein all the data transferred from the memory to the data prefetch unit is processed by the computational unit.

21. (Original) The method of claim 19, wherein the data is selected by the data prefetch unit based on an explicit request from the computational unit.

22. (Original) The method of claim 17, wherein the data transferred between the memory and the data prefetch unit is not a complete cache line.

23. (Original) The method of claim 17, wherein a memory controller coupled to the memory and the data prefetch unit, controls the transfer of the data between the memory and the data prefetch unit.

24. (Cancelled)

mCS - 77287 v1

5

PAGE 6/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

. . .

Serial No. 10/869,200 Reply to Office Action of October 19, 2005

REMARKS/ARGUMENTS

Claims 1, 4-12, and 15-24 were presented for examination and are pending in this application. In an Official Office Action dated October 19, 2005, claims 1, 4-12, and 15-24 were rejected. Claim 24 is canceled without prejudice and no new claims are presently added. Claims 1, 4-12, and 15-23 remain pending. The Applicants thank the Examiner for his consideration and address the Examiner's comments concerning the claims pending in this application below.

Rejection of the Claims under 35 U.S.C. §102(e)

Claims 1, 3, 4, 7-10, and 12-18 were rejected under 35 U.S.C. §102(e) as being anticipated by U.S. Patent Application Publication No. 2003/0084244 ("Paulraj"). Applicants respectfully traverse these rejections in light of the following remarks.

MPEP §2131 provides:

"A claim is anticipated only if each and every element as set forth in the claim is found, either expressly or inherently described, in a single prior art reference." *Verdegall Bros. v. Union Oil Co. of California*, 814 F.2d 628, 631, 2 U.S.P.Q.2d 1051, 1053 (Fed. Cir.1987). "The identical invention must be shown in as complete detail as contained in the claim." *Richardson v. Suzuki Motor Co.*, 868 F.2d 1226, 1236, 9 U.S.P.Q.2d 1913, 1920 (Fed. Cir. 1989).

Paulraj fails to disclose each and every limitation recited in the claims. The Examiner reasons that Paulraj discloses a system having a program that reconfigures computational units, data access units, and pre-fetch units. The Applicants disagree.

The Examiner's logic in making the above assertion is faulty. Assume for argument sake (as does the Examiner) that the computational unit is the element of the Paulraj system that executes and collects performance data regarding an

. * • •

Serial No. 10/869,200 Reply to Office Action of October 19, 2005

application to determine an optimal memory configuration. The program operating on the Paulraj system depicted in Figure 5 of Paulraj "configures" the collection process so as to ascertain information about a specific application. In this sense the Examiner uses the term configure to state that the program executed by the Paulraj system modifies, directs, and/or controls the collection means (the computational unit) to properly assess the target application so that the memory can be optimally configured.

The Examiner then extends this argument to the data access units and prefetch units. While such an extension is perhaps conceivable today given the present invention, it is not, nonetheless, disclosed by Paulraj. Nor is it reasonable to conclude that such an extension would be apparent to one skilled in the art at the time of the Applicants' invention.

As the Examiner points out, Paulraj discloses creating a "configuration vector containing data relating to the optimal configuration to the necessary instruction for programming the programmable memory module." Paulraj [0024]. Paulraj also discloses a reconfiguration module that uses the vector to configure the programmable memory module. Once the Paulraj system collects information about the target application and creates the configuration vector for optimal memory module configuration, "the configuration vector is then retrieved (step 212), used to program the FPGA module (step 214), and the application is executed with the optimal memory configuration for that application (step 216)." Paulraj [0026].

The "program" that the Examiner considers to configure the computational unit does not, according to Paulraj, "configure" the data access unit nor the prefetch unit. The Examiner restates that he considers the reconfiguration unit of Paulraj to be a data pre-fetch unit. The Examiner also correctly states that Paulraj discloses that the reconfiguration unit retrieves the configuration vector and sets up a programmable memory module. It is conceivable to argue that the "program" of Figure 5 of Paulraj configures the configuration vector to configure the

INCS - 77287 v1

7

PAGE 8/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

.

Serial No. 10/869,200 Reply to Office Action of October 19, 2005

programmable memory module but once the vector is configured Paulraj discloses that the vector is simply retrieved and used by the reconfiguration unit to program the FPGA module. No configuration by the "program" of the reconfiguration module is even implied let alone disclosed. The Examiner expands Paulraj beyond the four corners of the document and what is literally presented so as to craft an argument for anticipation. Such a creation is not contemplated nor allowable under 35 U.S.C. § 102(e). As the rules governing anticipation are clear, the Applicants submit that Paulraj does not disclose a pre-fetch unit and a memory unit that is configured by a program as is recited in claim 1.

For at least the same aforementioned reasons, claims 11 and 17 are not anticipated by Paulraj. As Claims 4-10, 12, 15, 16, and 18-23 depend from claims 1, 11, or 17 and carry with them the limitations recited in those independent claims, claims 4-10, 12, 15, 16, and 18-23 are also not anticipated by Paulraj. The Applicants respectfully request withdrawal of the rejections and reconsideration of the claims.

In view of all of the above, the claims are now believed to be allowable and the case in condition for allowance which action is respectfully requested. Should the Examiner be of the opinion that a telephone conference would expedite the prosecution of this case, the Examiner is requested to contact Applicants' attorney at the telephone number listed below.

No fee is believed due for this submittal. However, any fee deficiency associated with this submittal may be charged to Deposit Account No. 50-1123.

8

Darry 5

Respectfully submitted

Michael/C. Martensen, No. 46,901 Hogan & Hartson LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5910 Tel (303) 899-7333 Fax

WCS - 77287 v1

PAGE 9/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12



<u>Úni</u>	ted States Paten	t and Trademark Office	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandra, Virginia 22: www.uspto.gov	TMENT OF COMMERCE Trademark Office OR PATENTS 313-1450
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929
25235	7590 03/23/2006		EXAM	INER
HOGAN & I	HARTSON LLP		THOMAS,	SHANE M
ONE TABOR 1200 SEVEN	CENTER, SUITE 1500 TEENTH ST	-	ART UNIT	PAPER NUMBER
DENVER, C	O 80202		2186	
			DATE MAILED: 03/23/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

.

.

.

.

,

.

Application Ro. Application Office Action Summary I0868.200 POZNANOVIC ET AL. Examiner I1868 I186 - The MALING DATE of this communication appears on the cover sheet with the correspondence address - Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MALING DATE OF THIS COMMUNICATION. - The MALING DATE of this communication appears on the cover sheet with the correspondence address - - The MALING DATE of this communication appears on the cover sheet with the correspondence address - - The MALING DATE of this communication appears on the cover sheet with the correspondence address - - The MALING DATE of this communication appears on the cover sheet with the correspondence address - - The MALING DATE of this application is the application becommunication application applica	.s. Patent and Trademark Office PTOL-326 (Rev. 7-05)	Office Action Summary	Intel Exhibit	0026200174
Application No. Application Sin State No. <td>Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTC 3) Information Disclosure Statement(s) (PTO-1449 or PT Paper No(s)/Mail Date</td> <td>4) [] In 9-948) P O/SB/08) 5) [] N 6) [] O</td> <td>terview Summary (PTO-413) aper No(s)/Mail Date otice of Informal Patent Application (PT ther:</td> <td>O-152)</td>	Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTC 3) Information Disclosure Statement(s) (PTO-1449 or PT Paper No(s)/Mail Date	4) [] In 9-948) P O/SB/08) 5) [] N 6) [] O	terview Summary (PTO-413) aper No(s)/Mail Date otice of Informal Patent Application (PT ther:	O-152)
Application No. Application No. Applicaties Office Action Summary 10/869,200 POZNANOVIC ET AL. Examiner Art Unit Share M. Thomas 2186 The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.18(s). In no event, however, may a reply be limely field after 5K (6) MONTH'S form the maling date of this communication. - If NO period for raply with best or extended period for reply with specified to this communication. - Failer to reply the best of reply with period for reply with period by the Office late than there months after the melling date of this communication. - This action is FINAL. 2b) - 102 This action is no condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims	Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for a) All b) Some * c) None of: 1. Certified copies of the priority do 2. Certified copies of the priority do 3. Copies of the certified copies of application from the Internationa * See the attached detailed Office action for	foreign priority under 35 L cuments have been receiv cuments have been receiv the priority documents hav I Bureau (PCT Rule 17.2(a or a list of the certified cop	I.S.C. § 119(a)-(d) or (f). ed. ed in Application No e been received in this Nationa)). ies not received.	l Stage
Application No. Application No. Application Office Action Summary 10/869,200 POZNANOVIC ET AL. Examiner Art Unit 10/869,200 POZNANOVIC ET AL. Period for Reply Shane M. Thomas 2186 ASHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. • Extension of line may be available under the provision of 37 CFR 1.35(a). In no event, however, may a reply be timely field after 5X (6) MONTHS from the mailing date of this communication. • # KOP provide for reply with the set or extended period for reply will, by statule, cause the application to become ABANDONED (35 U.S.C. § 133). Any reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication (s) filed on <u>05 January 2006</u> . 2a) This action is FINAL. 2b) 10) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) <u>1.4-12 and 15-23</u> is/are pending in the application. 4) Claim(s) <u>1.4-12 and 15-23</u> is/are rejected. 7) Claim(s) <u>1.4-12 and 15-23</u> is/are rejected. <	 Application Papers 9) The specification is objected to by the E 10) The drawing(s) filed on is/are: a Applicant may not request that any objection Replacement drawing sheet(s) including th 11) The oath or declaration is objected to b 	Examiner.) accepted or b) object on to the drawing(s) be held in e correction is required if the y the Examiner. Note the a	cted to by the Examiner. abeyance. See 37 CFR 1.85(a). drawing(s) is objected to. See 37 C ttached Office Action or form P	FR 1.121(d). TO-152.
Application No. Application No. Applicant(s) Office Action Summary 10/869,200 POZNANOVIC ET AL. Examiner Art Unit Shane M. Thomas 2186 The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If No period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C.§ 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on 05 January 2006. 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance	 4) Claim(s) <u>1,4-12 and 15-23</u> is/are pendida 4a) Of the above claim(s) is/are 5) Claim(s) is/are allowed. 6) Claim(s) <u>1,4-12 and 15-23</u> is/are reject 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction 	ng in the application. withdrawn from considerat ed. n and/or election requirem	ion.	
Application No. Applicant(s) Office Action Summary 10/869,200 POZNANOVIC ET AL. Examiner Art Unit Shane M. Thomas 2186 The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statule, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on <u>05 January 2006</u> . 2a) This action is FINAL. 2b) This action is non-final.	3) Since this application is in condition for closed in accordance with the practice Disposition of Claims	allowance except for form under <i>Ex parte Quayle</i> , 19	al matters, prosecution as to th 35 C.D. 11, 453 O.G. 213.	e merits is
Office Action Summary Application No. Applicant(s) 0/869,200 POZNANOVIC ET AL. Examiner Art Unit Shane M. Thomas 2186 - The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status Status	1)⊠ Responsive to communication(s) filed (2a)⊠ This action is FINAL . 2b)	on <u>05 January 2006</u> . ∣□ This action is non-final		
Application No. Application No. Applicati(s) Office Action Summary 10/869,200 POZNANOVIC ET AL. Examiner Art Unit Shane M. Thomas 2186 The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply ASHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).	Status			
Application No. Applicant(s) Office Action Summary 10/869,200 POZNANOVIC ET AL. Examiner Art Unit Shane M. Thomas 2186 The MAILING DATE of this communication appears on the cover sheet with the correspondence address	Period for Reply A SHORTENED STATUTORY PERIOD FOR WHICHEVER IS LONGER, FROM THE MAI - Extensions of time may be available under the provisions of after SIX (6) MONTHS from the mailing date of this communi - If NO period for reply is specified above, the maximum statut - Failure to reply within the set or extended period for reply will Any reply received by the Office later than three months after earned patent term adjustment. See 37 CFR 1.704(b).	R REPLY IS SET TO EXPI LING DATE OF THIS COM 37 CFR 1.136(a). In no event, however cation. ory period will apply and will expire SI , by statute, cause the application to the the mailing date of this communication	RE <u>3</u> MONTH(S) OR THIRTY (3 MUNICATION. er, may a reply be timely filed K (6) MONTHS from the mailing date of this ecome ABANDONED (35 U.S.C. § 133). n, even if timely filed, may reduce any	30) DAYS,
Application No. Applicant(s) Office Action Summary 10/869,200 POZNANOVIC ET AL. Examiner Art Unit Share M. Thomas 2186	The MAILING DATE of this communica	tion appears on the cover s	heet with the correspondence a	ddress
Application No. Applicant(s) 10/869,200 POZNANOVIC ET AL.	······································	Examiner Shane M. Thomas	2196	
Application No. Applicant(s)	Office Action Summany	10/869,200	POZNANOVIC E	T AL.
	;	Application No.	Applicant(s)	

DETAILED ACTION

This Office action is responsive to the response filed 1/5/2006. Claims 1,4-12, and 15-23 remain pending; claims 2,3,13,14, and 24 have been canceled.

Response to Arguments

Applicant's arguments filed 1/5/2006 have been fully considered but they are not persuasive for the reasons stated herein.

Applicant does not argue the rejections of claims 1-10 and appears to be arguing the rejection of claim 17 (page 7, ¶2, of the response):

"The Examiner then extends this argument to the data access units and prefetch units" Examiner notes that only one --data access unit-- and one --prefetch unit-- are claimed.

"While such an extension is perhaps conceivable today given the present invention, it is not, nonetheless, disclosed by Paulraj. Nor is it reasonable to conclude that such an extension would be apparent to one skilled in the art at the time of Applicant's invention,"

The Examiner respectfully traverses and states that the Applicant has mischaracterized the prior rejection made by the Examiner with regard to claim 17. The following is a more detailed explanation of the Examiner's previous interpretation of the claims that clearly shows that each limitation of Applicant's clam 17 is anticipated by Paulraj or necessarily inherent, based on the teachings of Paulraj taken by one having ordinary skill in the art.

While the Examiner does state on page 5, lines 4-8, of the prior Office action (filed 10/19/2005) that the same program that "modifies, directs, and/or controls the collection means

(i.e. the computation unit) to properly assess the target application so that the memory can be optimally configured" is extended to the data access unit and the data prefetch unit, the Examiner was merely stating that different portions of the --program-- (*entire* figure 5 that is running on the system of Paulraj in order to perform the cache optimization when a new application is started) are responsible for --configuring-- the computational unit, the data access unit, and the data prefetch unit, so as to perform their unique procedures in order to optimize the reconfigurable cache.

The Examiner is considering the entirety of figure 5 of Paulraj to be an "access program." In other words, because Applicant does not specifically claim any limitations on specifics of the "program" [that does the configuring], the Examiner is broadly interpreting the term "program" to simply be a "collection of processes working together to accomplish a common task" - which is coherent with the IEEE definition of a "program" (refer to cited *IEEE 100*, page 874). Further, as it well known in the art, for a computer system to implement a method, computer instructions (either low-level or high-level) must be executed in order to perform the execution of the steps of the method. The --program--, as related to Paulraj figure 5, is being considered by the Examiner to be the steps required to implement a cache configured exclusively for a specific application, such as will be shown below.

The first portion (which is being considered by the Examiner to be performed by the --prefetch unit--) of the program of figure 5 of Paulraj (steps START through 200) determines (1) whether the operation of the program of figure 5 should run (i.e. when a new application is to be run that requires cache optimization - an inherent step since it can be argued that only if a new application is to be executed by the system of Paulraj will the operation of the program of figure 5 be executed. Refer to ¶21 of Paulraj which states that a wide range of applications can be used" and that the "cache architecture ... reconfigure itself for optimal performance"; therefore, in order to be *reconfigured*, a first configuration must be present and if a change to that configuration is to occur, it is necessarily inherent that a new application is to be run to trigger the reconfiguration. Secondly, the first portion (prefetch unit) of the program of figure 5 of Paulraj (steps START through 200) determines (2) whether a vector is known for a given application that is to be executed on the system of Paulraj. It can be seen and argued herein, that in order to determine whether or not a given vector is known for a specific application, the first portion must perform a lookup or access of the memory comprising the vectors; therefore, it is necessarily inherent that the program configure the data prefetch unit to access and index the vector memory in order to ascertain whether or not the program should perform the steps of collecting and analyzing application data (steps 202-210 of figure 5). Without the program's configuration, the data prefetch unit would not know which application to search for when indexing the memory for the corresponding application vector. In other words, the program portion that is to perform the lookup of the vector *must* configure the data prefetch unit accordingly by sending the unique application identification and instructing the data prefetch unit to perform the search of the vector memory.

Further, if the memory vector is known (right path of step 200) the data prefetch unit is *configured* by the program as shown in figure 5, to retrieve the vector by accessing and reading the vector memory and subsequently, relaying the vector so the program can configure the FPGA to the vector's cache specification. Yet further, it can be seen in figure 5, that the data prefetch

unit is *configured* to not read from the vector memory if a determination is made that the application does not have a corresponding vector entry (left path of step 200).

Simply put, the data prefetch unit must be configured to (1) be able to access the vector memory when a new application is to be executed and (2) to respond with either a vector or a "vector not found" indication so that the program may either program the FPGA module (step 214) or begin the process of collecting performance data (step 204), respectively.

Similarly, the --data access unit-- (the unit that takes the vector data and accesses the vector memory to store the vector in an available location within the memory) is *configured* by the program of figure 5 to receive the vector created by the computational unit (in step 208) and then store the vector (step 210). It can be seen that the data access unit requires configuration, since if a vector is not created, a store by the data access unit would not have been required. Only when a new vector is created is the data access unit configured to execute a storage/write routine.

Finally, the "program" that is being executed by the --computational unit-- of Paulraj (steps 202-208) is shown as being only a *portion* of the *program* of figure 5 (i.e. the program that performs the *configurations* based on the decision block 200). The program of Paulraj configures the prefetch unit to check the vector data for a particulat application to be executed and retrieve the vector if available. If not available, the program configures the computational unit to collect and analyze application data and configures the data access unit to store the vector in the memory.

As argued herein, the prior art of Paulraj anticipates the claims as presented by the Applicant and interpreted by the Examiner. The Examiner does not "extend Paulraj beyond the

Page 5

four corners of the document" since each limitation, as argued by the Applicant in the response

filed 1/5/2006, is shown as being met in relation to figure 5 of Paulraj. Each of the

computational unit, data access unit, and the prefetch unit (as defined by the Examiner in relation

to Paulraj) are *configured* by the program of the steps of figure 5 in order to correctly implement

the cache reconfiguration system of Paulraj. Without program configuration,

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1,4-12, and 15-23, are rejected under 35 U.S.C. 102(e) as being anticipated by Paulraj (U.S. Patent Application Publication No. 2003/0084244).

As per claim 1, Paulraj shows a reconfigurable processor in figure 6 and a first memory (L1) having a first characteristic memory utilization and a second memory (L2) having a second characteristic memory utilization. It is well known in the art that L1 caches have a higher utilization rate than a lower-level cache such as L2. Paulraj teaches in ¶1 that upon a command from a processor, a search for the requested data is begines with the highest level cache (L1) and [if a miss occurs] continues next to the next level cache (L2). Thus it is inherent that the memory utilization characteristic of the L1 cache of the reconfigurable processor 110 in figure 6 is greater

than the memory utilization characteristic of the L2 cache (and likewise for the L3 cache) as the L2 cache would only be utilized when a miss to the L1 cache occurred. In other words, the reconfigurable processor *always* utilizes the L1 cache for a memory access and the *only* utilizes the L2 cache for requested data when the data is not in the L1 cache. Therefore, the cache utilization characteristics of the --first memory-- and the --second memory-- are different.

Paulraj further teaches a functional unit 102 that executes applications using the memories L1 and L2 (paragraph 9). As is known in the art, a cache memory controller is often used to access and move data between a memory hierarchy. The Examiner is considering a data prefetch unit to be the logic assocatied with the moving, and only the moving, of data between the first and second memories (L1 and L2) since Paulraj shows a connection between the levels of cache in figure 6. This logic as well as the first and second memory types (L1 and L2) are configued by a program – refer to paragraphs 23-24. The data prefetch unit as defined by the Examiner must be configued as well by the program when moving data since the cache line size and blocking factor can change, so different amounts of data can be exchanged for the same access when different programs run.

The reconfigurable processor of Paulraj has the ability to collect memory usage statistics for a particular application and based on those statistics, create a configuration vector as taught in ¶¶23-24. This vector allows the programmable memory module 104 of Paulraj to be reconfigured to the most optimal memory configuration for that specific software program (¶26). As defined by the Applicant in ¶55 of the originally filed specification, a software program or application is a collection of "algorithms"; therefore, the configuration vector for a particular software program allows the system of Paulraj to instantiate a software program as hardware
since the configuration vector represents optimal configuration of the hardware (programmable memory module 104 - element 112 of figure 6).

As per claim 4, Paulraj teaches that a load/store unit is used to access the caches (L1-L3) in order to determine if cache data is present in the cache hierarchy (paragraph 6). Since the functional unit 102 (figure 6) is responsible for accessing the programmable memory unit 104, the Examiner is therefore considering the load/store unit logic of the programmable memory unit that is responsible for for accessing the L1 and L2 caches (first and second memory types) to be a memory controller. It can be seen that the memory controller, as defined by the Examiner, controls the transfer of data between the memory (assuming second memory L2) and the data prefetch unit, since the memory controller (load/store unit logic) is responsible for retrieving the data from the cache if a hit occurs (paragraph 4).

As per claim 5, as taught in paragraph 1, an external memory (element 18, figure 1) is generaly coupled to a microprocessor and holds data to be used by the microcontroller during program execution. The Examiner is considering the process of writing data back to the external memory from the FPGA memory 104 containing the caches (on-board memory), such as during a write-back scheme as known in the art, to be performed by the data prefetch unit portion of the functional logic as defined above by the Examiner. The data prefetch logic, as defined above, is responsible for all of the transfer of data into, out of, and between the FPGA memory 104.

As per claim 6, the Examiner is regarding a --register-- in its broadest reasonable sense and it thus considering it be to be a unit of logic. Therefore, the portion of the function logic that is responsible for the movement of data (as defined above to be the data prefetch unit) is being considered by the Examiner as containing a --register-- portion of the reconfigurable processor

Page 8

since, for instance, the blocking factor and line size of the programmable memory 112 can change, a --register-- or portion of the reconfigurable processor must be set in order to indicate the currnet line size and blocking factor when a given application is being run on the reconfigurable processor at a given point in time. Refer to paragraph 23.

As per claim 7, the Examiner is considering the process of --disassembling the data prefetch unit-- as modifying the data prefetch unit logic of the fucntion logic 102 every time the program being executed by the reconfigurable processor changes. It can be seen that the data prefetch unit changes during these intervals since the cache line size, blocking factor, and associativity of the FPGA changes when optimal for the next program to be executed (refer to paragraph 23). Thus it can be seen that the data prefetch unit logic is --disassembled-- when another program is executed by the reconfigurable processor of Paulraj.

As per claim 8, as can be seen that the FPGA memory 112, that comprises the first and second memories (L1 and L2) and which is accessed by the data prefetch unit of the functional unit 102 as discussed above, is a --processor memory-- (part of cpu 110). It can also be seen that the --second memory-- (L2) is also a --processor memory-- since it is contained within reconfigurable processor 110. Therefore, since the data pretech unit can access the L2 cache as discussed above in the rejection of claim 1, the data prefetch unit can retrive data from the L2 portion of --processor memory--112.

As per claim 9, as shown in figure 1 and taught in paragraph 1 of Paulraj, the system 10 is actually a microprocessor, which contains a memory controller 14. The main difference between the prior art of figure 1 and the invention of Paulraj in figure 6 is that the memroy hierarchy is configurable and accessed by a fucntional unit in lieu of a separate memory

Intel Exhibit 1002 - 182

controller logic (paragraph 9). Therefore, since the memory controller logic for accessing the cache hierarchy is still contained within cpu 110 of figure 6, it can be seen that the cpu 110 is actually a microprocessor. It follows that the --processor memory-- 112 is therefore a --microprocessor memory--.

As per claim 10, since the cpu 110 of figure 6 is a reconfigurable processer (able to reconfigure its memory heirarchy to match the needs of the application it is currently running), it can be seen that the cpu memory 112 is a reconfigurable processor memory.

As per claim 11, Paulraj depicts a reconfigurable hardware system in figure 6. Paulraj further teaches in paragraph 26 that when a particular application is to be run by the reconfigrable processor 110, a configuration vector is retrieved to program the programmable memory 112 (figure 6). As shown in figure 6, the step of accessing the configuration vector is executed outside of the reconfigurable processor 110. Therefore, the Examiner is considering the memory that contains the configuration vectors to be a--common memory-- and a data prefetch unit (reconfiguration unit 106 executing on the reconfigurable processor 110) accessing the common memory in order to determine how to program the memory 112 (paragraph 29). The data prefetch unit 106 is --configured-- by an application to be excuted on the sysem 110 since when a new application is to be executed, the data prefetch unit is called upon (or configured) to access the configuration vector for the particular application.

The reconfigurable processor of Paulraj has the ability to collect memory usage statistics for a particular application and based on those statistics, create a configuration vector as taught in ¶¶23-24. This vector allows the programmable memory module 104 of Paulraj to be reconfigured to the most optimal memory configuration for that specific software program (¶26).

Intel Exhibit 1002 - 183

As defined by the Applicant in ¶55 of the originally filed specification, a software program or application is a collection of "algorithms"; therefore, the configuration vector for a particular software program allows the system of Paulraj to instantiate a software program as hardware since the configuration vector represents optimal configuration of the hardware (programmable memory module 104 - element 112 of figure 6).

As per claim 12, the Examiner is considering a --memory controller-- to be the system portion utilized when creating a new configuration vector for an application. Such a process occurs in figure 5 and taught in paragraghs 23-25 of Paulraj. When a new configuration vector is created by analizing performance information that has been collected for the application. The Examiner is thereby considering the --memory controller-- to be the element of the reconfigurable hardware system that is associated with storing the new configuration vector into the common memory so that the vector can be accessed later when the same application is run again.

As per claim 15, the Examiner is considering the reconfiguration module 106 of the reconfigurable processsor 110, as comprising two distinct elements: a --computational unit-- and a --data access unit--. The data access unit is the element that is responsible for accessing the configuration vector as taught in paragraph 29 of Paulraj; or in other words, the Examiner is considering the --data access unit-- to be the same as the --memory controler-- defined in the rejection of claim 12. The Examiner is further considering the --computational unit-- of the rconfiguration module 106 to be the element that sets up the programmable memory module 104 using the configuration vector that was accessed by the --data access unit-- (paragraph 29).

Page 11

As per claim 16, as taught by Paulraj in paragraph 29, the --data access unit-- supplies the configuration vector to the --computational unit-- in order to set up the programmable memory 104 as required by the application to be run on the reconfurable processor 110.

As per claim 17, the Examiner is considering a --data prefetch unit-- to be the reconfiguration unit 106 of reconfigurable processor 110 (figure 6). As taught in paragraph 26 and 29 of Paulraj, the --data prefetch unit-- accesses a memory in order to determine if a configuration vector is known for a given application, and if so, the vector is retrieved (from the memory). If this --data-- (configuration vector) is not known then a simulation is performed with the application in order to collect performance information. The Examiner is considering the element that executes and collects the performance data as being a --computational unit-- and the element of Paulraj that stores the configuration vector, once determined, to be a --data access unit-- since it stores the vector into the --memory-- from which it can be later retrieved (step 212 of figure 5).

All of the computational, data access, and data prefetch units are configured by a program, as immediately discussed. As defined by the Examiner, the "computational unit" of Paulraj is being considered to be the element of the system of Paulraj that executes and collects the performance data regarding how a specific application utilizes memory in order to determine an optimal memory configuration as discusses in ¶27. Figure 5 of Paulraj shows a method for creating a configuration vector by using the --computational unit-- in steps 204-206. The Examiner is considering the inherent *program* that is being executed in order to perform the steps of figure 5 to be the *program* that configures the computational unit. Therefore, it can be seen that Paulraj suggests configuring the computational unit by a program. The *program* of

Intel Exhibit 1002 - 185

figure 5 *configures* the computational unit to collect data for a specific application's memory usage statistics in order to create a configuration vector that allows the system of Paulraj to optimally reconfigure the programmable memory module 104. Thus the computational unit can be configured to collect memory usage statistics for a plurality of applications that are to be executed by the reconfigurable processor 100 of Paulraj (¶23).

The same reasoning applies to the data access and data prefetch units. The *program* that is executing the steps of figure 5 (i.e. running on the system of Paulraj that implements the method) *configures* the data access unit to retrieve/store a configuration vector (step 212) based on if a new configuration vector had to be created and further *configures* the data prefetch unit to search for a configuration vector and retrieve that vector if found (steps 200 and 212).

In order to prevent repetition, a full discussion of the rejection of claim 17 is found above in response to the Applicant's arguments filed in the response.

As per claim 18, the --data-- (configuration vector) is transferred from the --computational unit-- to the --data access unit-- when the configuration unit has created a configuration vector (step 208 of figure 5). The --data-- is written to the memory --from-- the --data prefetch unit-- since the data prefetch unit (reconfiguration unit 106) is the element that executed the beginning of the configuration vector creation process (step 200 of figure 5). Refer to paragraph 26. Thus the Examiner is considering the data as being written --from-- the data prefetch unit.

As per claim 19, as taught in paragraph 26, if the configuration vector is known, the vector is retrieved from the memory to the data prefetch unit (reconfiguration unit 106). The data is read directly from the data prefetch unit when a request to create a configuration vector is

made for a new application as shown in figure 6 since the data prefetch unit is responsible for being the vector creation process. The data is directed from the data prefetch unit (reconfigure logic) to be read from the memory by the data access unit to the computational unit where it is processed to produce a configuration vector.

As per claim 20, as stated above, the configuration vector (--data--) is created by the computational unit via acquired simulation data. The configuration vector is the resultant product that is transferred from the memory to the data prefect unit when it is determined that the configuration vector for the application is available (paragraph 26). Thus --all-- of the data that is transferred is processed by the computational unit (albeit before the transfer occurs) since the data prefetch unit required the entire configuration vector in order to set up the programmable memory 112.

As per claim 21, Paulraj shows in paragraph 26 that an explicit request for the configuration vector for the current application results in the data (if it exists) selected for the optimal configuration of the programmable memory 112 for that application.

As per claim 22, the Examiner is not considering the data (configuration vector) to be the size of a complete cache line since the data is used to create a cache hierarchy. In other words, the caches (L1-L3) of the programmable memory 112 are not programmed when the data is transferred from the memory to the data prefetch unit; therefore, the data cannot be a complete cache line.

As per claim 23, since the Examiner defined the portion of the reconfiguration unit that accesses the configuration file (data) from the memory, the Examiner is defining the logic that controls the actual transfer of that data to the data prefetch unit (portion of the reconfiguration

unit that executes the fetch of the configuration vector and then programs the programmable memory 112) to be a --memory controller--. Thus the data access unit determines whether a configuration vector exists for an application and if so, the memory controller sends that data to the data prefetch unit.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shane M. Thomas whose telephone number is (571) 272-4188. The examiner can normally be reached on M-F 8:30 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt M. Kim can be reached on (571) 272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Shane M. Thomas

HOTO SHONG KIM

Notice of References Cited	Application/Control No. 10/869,200	Applicant(s)/Patent Under Reexamination POZNANOVIC ET AL.	
	Examiner	Art Unit	
	Shane M. Thomas	2186	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	А	US-			
	В	US-			
	с	US-			
	D	US-			
	Ë	US-			
	F	US-			
	G	US-			
	н	US-			
	I	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	IEEE 100: The Authoritative Dictionary of IEEE Standards Terms, Standards Information Network, 2000, pp. 874.
	v	
	w	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Part of Paper No. 03162006



U.S. Patent and Trademark Office

Part of Paper No. 03162006

			UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	IMENT OF COMMERC Frademark Office OR PATENTS 13-1450
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929
25235 7:	590 05/12/2006		EXAM	INER
HOGAN & H	ARTSON LLP		THOMAS, S	SHANE M
ONE TABOR (1200 SEVENT	CENTER, SUITE 1500 EENTH ST		ART UNIT	PAPER NUMBER
DENVER, CO	80202	· · · · · · · · · · · · · · · · · · ·	2186	
			DATE MAILED: 05/12/2006	5

Please find below and/or attached an Office communication concerning this application or proceeding.

æ.,

÷.

	Application No.	Applicant(s)			
	10/869,200	POZNANOVIC ET AL.			
Interview Summary	Examiner	Art Unit			
	Shane M. Thomas	2186			
All participants (applicant, applicant's representative, P	TO personnel):				
(1) <u>Shane M. Thomas</u> .	(3)				
(2) <u>Mike C. Martensen (Reg. No. 46,901)</u> .	(4)				
Date of Interview: <u>08 May 2006</u> .					
Type: a)⊠ Telephonic b)□ Video Conference , c)□ Personal [copy given to: 1)□ applicant	2) applicant's represent	ative]			
Exhibit shown or demonstration conducted: d) Yes If Yes, brief description:	e)⊠ No.				
Claim(s) discussed: <u>1,11 and 17</u> .					
Identification of prior art discussed: Paulraj (US Pre-Grant Pub 2003/0084244).					
Agreement with respect to the claims f) was reached. g) was not reached. h) \square N/A.					
Substance of Interview including description of the generic reached, or any other comments: <u>See Continuation She</u>	eral nature of what was agree e <u>et</u> .	d to if an agreement was			
(A fuller description, if necessary, and a copy of the am allowable, if available, must be attached. Also, where r allowable is available, a summary thereof must be attac	endments which the examine no copy of the amendments th ched.)	r agreed would render the claims at would render the claims			
THE FORMAL WRITTEN REPLY TO THE LAST OFFICE ACTION MUST INCLUDE THE SUBSTANCE OF THE INTERVIEW. (See MPEP Section 713.04). If a reply to the last Office action has already been filed, APPLICANT IS GIVEN A NON-EXTENDABLE PERIOD OF THE LONGER OF ONE MONTH OR THIRTY DAYS FROM THIS INTERVIEW DATE, OR THE MAILING DATE OF THIS INTERVIEW SUMMARY FORM, WHICHEVER IS LATER, TO FILE A STATEMENT OF THE SUBSTANCE OF THE INTERVIEW. See Summary of Record of Interview requirements on reverse side or on attached sheet.					
Exeminer Neter Version this for the first	A.	And a			
Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.	Examiner's	signature, if required			

PTOL-413 (Rev. 04-03)

Interview Summary

Paper No. 05082006

Intel Exhibit 1002 - 193

Summary of Record of Interview Requirements

Manual of Patent Examining Procedure (MPEP), Section 713.04, Substance of Interview Must be Made of Record

A complete written statement as to the substance of any face-to-face, video conference, or telephone interview with regard to an application must be made of record in the application whether or not an agreement with the examiner was reached at the interview.

Title 37 Code of Federal Regulations (CFR) § 1.133 Interviews

Paragraph (b) In every instance where reconsideration is requested in view of an interview with an examiner, a complete written statement of the reasons presented at the interview as warranting favorable action must be filed by the applicant. An interview does not remove the necessity for reply to Office action as specified in §§ 1.111, 1.135. (35 U.S.C. 132)

37 CFR §1.2 Business to be transacted in writing. All business with the Patent or Trademark Office should be transacted in writing. The personal attendance of applicants or their attorneys or agents at the Patent and Trademark Office is unnecessary. The action of the Patent and Trademark Office will be based exclusively on the written record in the Office. No attention will be paid to any alleged oral promise, stipulation, or understanding in relation to which there is disagreement or doubt.

The action of the Patent and Trademark Office cannot be based exclusively on the written record in the Office if that record is itself incomplete through the failure to record the substance of interviews.

It is the responsibility of the applicant or the attorney or agent to make the substance of an interview of record in the application file, unless the examiner indicates he or she will do so. It is the examiner's responsibility to see that such a record is made and to correct material inaccuracies which bear directly on the question of patentability. Examiners must complete an Interview Summary Form for each interview held where a matter of substance has been discussed during the

interview by checking the appropriate boxes and filling in the blanks. Discussions regarding only procedural matters, directed solely to restriction requirements for which interview recordation is otherwise provided for in Section 812.01 of the Manual of Patent Examining Procedure, or pointing out typographical errors or unreadable script in Office actions or the like, are excluded from the interview recordation procedures below. Where the substance of an interview is completely recorded in an Examiners Amendment, no separate Interview Summary Record is required:

The Interview Summary Form shall be given an appropriate Paper No., placed in the right hand portion of the file, and listed on the "Contents" section of the file wrapper. In a personal interview, a duplicate of the Form is given to the applicant (or attorney or agent) at the conclusion of the interview. In the case of a telephone or video-conference interview, the copy is mailed to the applicant's correspondence address either with or prior to the next official communication. If additional correspondence from the examiner is not likely before an allowance or if other circumstances dictate, the Form should be mailed promptly after the interview rather than with the next official communication.

The Form provides for recordation of the following information:

- Application Number (Series Code and Serial Number)
- Name of applicant ----
- Name of examiner
- Date of interview
- Type of interview (telephonic, video-conference, or personal)
- Name of participant(s) (applicant, attorney or agent, examiner, other PTO personnel, etc.)
- An indication whether or not an exhibit was shown or a demonstration conducted
- An identification of the specific prior art discussed
- An indication whether an agreement was reached and if so, a description of the general nature of the agreement (may be by attachment of a copy of amendments or claims agreed as being allowable). Note: Agreement as to allowability is tentative and does not restrict further action by the examiner to the contrary.
- The signature of the examiner who conducted the interview (if Form is not an attachment to a signed Office action)

It is desirable that the examiner orally remind the applicant of his or her obligation to record the substance of the interview of each case. It should be noted, however, that the Interview Summary Form will not normally be considered a complete and proper recordation of the interview unless it includes, or is supplemented by the applicant or the examiner to include, all of the applicable items required below concerning the substance of the interview.

A complete and proper recordation of the substance of any interview should include at least the following applicable items:

- 1) A brief description of the nature of any exhibit shown or any demonstration conducted,
- 2) an identification of the claims discussed.
- 3) an identification of the specific prior art discussed,
- 4) an identification of the principal proposed amendments of a substantive nature discussed, unless these are already described on the Interview Summary Form completed by the Examiner,
- 5) a brief identification of the general thrust of the principal arguments presented to the examiner,
 - (The identification of arguments need not be lengthy or elaborate. A verbatim or highly detailed description of the arguments is not required. The identification of the arguments is sufficient if the general nature or thrust of the principal arguments made to the examiner can be understood in the context of the application file. Of course, the applicant may desire to emphasize and fully describe those arguments which he or she feels were or might be persuasive to the examiner.)
- 6) a general indication of any other pertinent matters discussed, and
- 7) if appropriate, the general results or outcome of the interview unless already described in the Interview Summary Form completed by the examiner

Examiners are expected to carefully review the applicant's record of the substance of an interview. If the record is not complete and accurate, the examiner will give the applicant an extendable one month time period to correct the record.

Examiner to Check for Accuracy

If the claims are allowable for other reasons of record, the examiner should send a letter setting forth the examiner's version of the statement attributed to him or her. If the record is complete and accurate, the examiner should place the indication, "Interview Record OK" on the paper recording the substance of the interview along with the date and the examiner's initials.

Intel Exhibit 1002 - 194

Continuation Sheet (PTOL-413)

Continuation of Substance of Interview including description of the general nature of what was agreed to if an agreement was reached, or any other comments: Representative for Applicant, Mr. Martensen, initiated the interview in order to discuss the claims' rejections and for clarification regarding how the Paulraj reference teaches the claim limitations as interpreted by the Examiner. The Examiner explained how the entirety of figure 5 of Paulraj was being considered by the Examiner to be a --program--, as defined by the IEEE definition of a --program--, and how figure 5 was being used to teach the claim limitations of claim 17. Rep. Martensen agreed that the claims could be reworded in order to more clearly convey the subject matter which Applicant considered his invention and to draft such limitations in a forth-coming amendment.

WATTHEW KIM SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100

Client Matter No. 80404.0033.001 EFS-Web

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Confirmation No.: 5929
Art Unit: 2186
Examiner: THOMAS, Shane M.
Customer No.: 25235

AMENDMENT AND RESPONSE PURSUANT TO FINAL OFFICE ACTION DATED MARCH 23, 2006

MAIL STOP AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In response to the final office communication mailed March 23, 2006,

please amend the above-identified application as follows:

Amendments to the Claims are reflected in the listing of claims which

begins on page 2 of this paper.

Remarks/Arguments begin on page 6 of this paper.

Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

Listing of Claims:

1. (Currently Amended) A reconfigurable processor that instantiates an algorithm as hardware comprising:

a first memory having a first characteristic memory bandwidth and/or memory utilization; and

a data prefetch unit coupled to the first memory, wherein the data prefetch unit retrieves <u>only computational</u> data <u>required by the algorithm</u> from a second memory of second characteristic memory bandwidth and/or memory utilization and places the retrieved <u>computational</u> data in the first memory <u>wherein the data</u> <u>prefetch unit operates independent of and in parallel with logic blocks using the</u> <u>computational data</u>, and wherein at least the first memory and data prefetch unit are configured by a program to conform to needs of the algorithm, and the data <u>prefetch unit is configured to match format and location of data in the second</u> <u>memory</u>.

- 2. (Cancelled)
- 3. (Cancelled)

4. (Currently Amended) The reconfigurable processor of claim 1, wherein the data prefetch unit is coupled to a memory controller that controls the transfer of the data between the second memory and the data prefetch unit and transmits only portions of data desired by the data prefetch unit and discards other portions of data prior to transmission of the data to the data prefetch unit.

5. (Previously Presented) The reconfigurable processor of claim 1, wherein the data prefetch unit receives processed data from on-processor memory and writes the processed data to an external off-processor memory.

6. (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit comprises at least one register from the reconfigurable processor.

7. (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit is disassembled when another program is executed on the reconfigurable processor.

8. (Previously Presented) The reconfigurable processor of claim 1 wherein said second memory comprises a processor memory and said data prefetch unit is operative to retrieve data from the processor memory.

9. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a microprocessor memory.

10. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a reconfigurable processor memory.

11. (Currently Amended) A reconfigurable hardware system, comprising:

a common memory; and

one or more reconfigurable processors that can instantiate an algorithm as hardware coupled to the common memory, wherein at least one of the reconfigurable processors includes a data prefetch unit to read and write <u>only</u> data <u>required for computations by the algorithm</u> between the data prefetch unit and the common memory <u>wherein the data prefetch unit operates independent</u>

of and in parallel with logic blocks using the computational data., and wherein the data prefetch unit is configured by a program executed on the system to conform to needs of the algorithm and match format and location of data in the common memory.

12. (Currently Amended) The reconfigurable hardware system of claim 11, comprising a memory controller coupled to the common memory and the data prefetch unit that transmits to the prefetch unit only data desired by the data prefetch unit as required by the algorithm.

- 13. (Cancelled)
- 14. (Cancelled)

15. (Previously Presented) The reconfigurable hardware system of claim 11, wherein the at least one of the reconfigurable processors also includes a computational unit coupled to a data access unit.

16. (Original) The reconfigurable hardware system of claim 15, wherein the computational unit is supplied the data by the data access unit.

17. (Currently Amended) A method of transferring data comprising:

transferring data between a memory and a data prefetch unit in a reconfigurable processor; and

transferring the data between a computational unit and a data access unit, wherein the computational unit and the data access unit, and the data prefetch unit are configured by a program to conform to needs of an algorithm implemented on the computational unit and transfer only data necessary for computations by the computational unit, and wherein the prefetch unit operates independent of and in parallel with the computational unit.

18. (Original) The method of claim 17, wherein the data is written to the memory, said method comprising:

transferring the data from the computational unit to the data access unit; and

writing the data to the memory from the data prefetch unit.

19. (Currently Amended) The method of claim 17, wherein the data is read from the memory, said method comprising:

transferring <u>only</u> the data <u>desired</u> by the data prefetch unit as required by <u>the computational unit</u> from the memory to the data prefetch unit; and

reading the data directly from the data prefetch unit to the computational unit through the data access unit.

20. (Original) The method of claim 19, wherein all the data transferred from the memory to the data prefetch unit is processed by the computational unit.

21. (Original) The method of claim 19, wherein the data is selected by the data prefetch unit based on an explicit request from the computational unit.

22. (Original) The method of claim 17, wherein the data transferred between the memory and the data prefetch unit is not a complete cache line.

23. (Original) The method of claim 17, wherein a memory controller coupled to the memory and the data prefetch unit, controls the transfer of the data between the memory and the data prefetch unit.

24. (Cancelled)

REMARKS/ARGUMENTS

Claims 1, 4-12 and 15-23 were presented for examination and are pending in this application. In an Official Final Office Action dated March 23, 2006, claims 1, 4-12 and 15-23 were rejected. The Applicants thank the Examiner for his consideration and address the Examiner's comments concerning the claims pending in this application below.

Rejection of the Claims under 35 U.S.C. §102(e)

Claims 1, 4-12 and 15-23 were rejected under 35 U.S.C. §102(e) as being anticipated by U.S. Patent Application Publication No. 2003/0084244 ("Paulraj"). In light of the aforementioned amendments, the Applicants traverse these rejections and request reconsideration. Independent claims 1, 11 and 17 have been amended to further describe the nature of the data retrieved by the prefetch unit. Support for the amendments can be found in the specification beginning generally at paragraph [0055] and continuing to paragraph [0064]. Paulraj discloses a system for cache optimization that configures a computational unit for a particular application. The Applicants' invention claims a system having a prefetch unit that retrieves computational data needed to complete the algorithm instantiated on the reconfigurable processor during processing. The retrieval of this data is done such that only data necessary for computations by the computational unit is accomplished in a manner so that the prefetch unit operates independent of and in parallel with the computational unit.

In view of all of the above, the claims are now believed to be allowable and the case in condition for allowance which action is respectfully requested. Should the Examiner be of the opinion that a telephone conference would expedite the prosecution of this case, the

\\\CS - 80404/0033 - 80526 v1

Examiner is requested to contact Applicants' attorney at the telephone number listed below.

No fee is believed due for this submittal. However, any fee deficiency associated with this submittal may be charged to Deposit Account No. 50-1123.

<u>Mag 16</u>, 2006

Respectfully sobmitted

Michael C. Martensen, No. 46,901 Hogan & Hartson LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5910 Tel (303) 899-7333 Fax

Electronic Acknowledgement Receipt				
EFS ID:	1049173			
Application Number:	10869200			
Confirmation Number:	5929			
Title of Invention:	System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware			
First Named Inventor:	Daniel Poznanovic			
Customer Number:	25235			
Filer:	Michael Christian Martensen/Julie Lange			
Filer Authorized By:	Michael Christian Martensen			
Attorney Docket Number:	SRC028			
Receipt Date:	16-MAY-2006			
Filing Date:	16-JUN-2004			
Time Stamp:	18:15:36			
Application Type:	Utility			
International Application Number:				

Payment information:

Submitted with Payment no

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part	Pages
1		DOC077.PDF	51635	yes	7
				- 14 4000	000

Intel Exhibit 1002 - 203

	Multipart Description					
	Doc Desc	Start	End			
	Amendment After Final	1	1			
	Amendment Copy Claims/Response to Suggested Claims	2	5			
	Applicant Arguments/Remarks Made in an Amendment	6	7			
Warnings:						
Information:						
Total Files Size (in bytes):51635						
This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503. <u>New Applications Under 35 U.S.C. 111</u> If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.						
National Sta	age of an International Application under 35 U.S.C. 371					

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

10/869200

1

Approved for use through 7/31/2006. OMB 0651-0032

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number PATENT APPLICATION FEE DETERMINATION RECORD Application or Docket Number 869-200 Substitute for Form PTO-875 **@**= OTHER THAN APPLICATION AS FILED – PART I OR SMALL ENTITY SMALL ENTITY (Column 1) (Column 2) NUMBER FILED NUMBER EXTRA FOR RATE (\$) FEE (\$) RATE (\$) FEE (\$) BASIC FEE (37 CFR 1.16(a), (b), or (c)) SEARCH FEE (37 CFR 1.16(k), (i), or (m)) EXAMINATION FEE (37 CFR 1.16(o), (p), or (q)) TOTAL CLAIMS = OR = Х minus 20 = (37 CFR 1.16(i)) INDEPENDENT CLAIMS minus 3 = х = = х (37 CFR 1.16(h)) If the specification and drawings exceed 100 sheets of paper, the application size fee due APPLICATION SIZE is \$250 (\$125 for small entity) for each FEE (37 CRR 1.16(s)) additional 50 sheets or fraction thereof. See 35 U.S.C. 41(a)(1)(G) and 37 CFR 1.16(s) MULTIPLE DEPENDENT CLAIM PRESENT (37 CFR 1.16(j)) TOTAL TOTAL * If the difference in column 1 is less than zero, enter "0" in column 2. APPLICATION AS AMENDED - PART II OTHER THAN OR SMALL ENTITY (Column 2) (Column 3) (Column 1) SMALL ENTITY CLAIMS **HIGHES** PRESENT RATE (\$) RATE (\$) REMAINING NUMBER ADDI-4 PREVIOUSLY **EXTRA** TIONAL HONAL AFTER ENDMENT AMENDMENT PAID FOR FEE (\$) FEE (\$) Total (37 CFR 1.16(i)) σ Minus = G х Independent (37 CFR 1.16(h)) Minus = 3 3 = х OR х AN Application Size Fee (37 CFR 1.16(s)) مع FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j)) OR TOTAL TOTAL OR ADD'L FEE ADD'L FEE (Column 2) (Column 1) (Column 3) CLAIMS. HIGHEST PRESENT RATE (\$) ADDI-RATE (\$) REMAINING NUMBER ADDI-۵ EXTRA PREVIOUSLY TIONAL TIONAL AFTER ENDMENT AMENDMENT PAID FOR FEE (\$) FEE (\$) Total (37 CFR 1.16(i)) Minus = = = OR Independent (37 CFR 1.16(h)) Minus = = х OR х Application Size Fee (37 CFR 1.16(s)) AN FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j)) OR TOTAL TOTAL OR ADD'L FEE ADD'L FEE * If the entry in column 1 is less than the entry in column 2, write "0" in column 3. If the entry in column 1 is less than the entry in column 2, where of in column 3.
 If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20".
 If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3".
 The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box if column 1.

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

	ed States Patent a	ND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	TMENT OF COMMERCE Trademark Office OR PATENTS 113-1450
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929
25235 7:	590 05/24/2006		EXAM	INER
HOGAN & H	ARTSON LLP		THOMAS,	SHANE M
1200 SEVENT	CENTER, SUITE 1500 EENTH ST		ART UNIT	PAPER NUMBER
DENVER, CO	80202		2186	
			DATE MAILED: 05/24/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

•

	Application No.	Applicant(s)				
Advisory Action	10/869,200	POZNANOVIC ET AL.				
Before the Filing of an Appeal Brief	Examiner	Art Unit				
	Shane M. Thomas	2186				
The MAILING DATE of this communication appe	ars on the cover sheet with the o	correspondence address				
THE REPLY FILED 16 May 2006 FAILS TO PLACE THIS APP	LICATION IN CONDITION FOR AL					
1. The reply was filed after a final rejection, but prior to or or	the same day as filing a Notice of	Appeal. To avoid abandonment of				
this application, applicant must timely file one of the follow places the application in condition for allowance; (2) a No a Request for Continued Examination (RCE) in complian- time periods:	wing replies: (1) an amendment, af otice of Appeal (with appeal fee) in ce with 37 CFR 1.114. The reply m	fidavit, or other evidence, which compliance with 37 CFR 41.31; or (3) ust be filed within one of the following				
a) I he period for reply expires <u>3</u> months from the mailing date	or the final rejection.	in the final rejection, whichever is later. In				
no event, however, will the statutory period for reply expire	ater than SIX MONTHS from the mailin	ig date of the final rejection.				
Examiner Note: If box 1 is checked, check either box (a) or	(b). ONLY CHECK BOX (b) WHEN TH	E FIRST REPLY WAS FILED WITHIN				
Extensions of time may be obtained under 37 CFR 1.136(a). The date have been filed is the date for purposes of determining the period of ex- under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the set forth in (b) above, if checked. Any reply received by the Office late may reduce any earned patent term adjustment. See 37 CFR 1.704(b) <u>NOTICE OF APPEAL</u>	TWO MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f). Extensions of time may be obtained under 37 CFR 1.136(a). The date on which the petition under 37 CFR 1.136(a) and the appropriate extension fee have been filed is the date for purposes of determining the period of extension and the corresponding amount of the fee. The appropriate extension fee under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the shortened statutory period for reply originally set in the final Office action; or (2) as set forth in (b) above, if checked. Any reply received by the Office later than three months after the mailing date of the final rejection, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). NOTICE OF APPEAL					
 I he Notice of Appeal was filed on A brief in comp filing the Notice of Appeal (37 CFR 41.37(a)), or any exter a Notice of Appeal has been filed, any reply must be filed AMENDMENTS 	bliance with 37 CFR 41.37 must be ension thereof (37 CFR 41.37(e)), to I within the time period set forth in 3	o avoid dismissal of the appeal. Since 37 CFR 41.37(a).				
3 X The proposed amendment(s) filed after a final rejection	but prior to the date of filing a brief	will not be entered because				
(a) They raise new issues that would require further co	nsideration and/or search (see NO	TE below);				
(b) They raise the issue of new matter (see NOTE belo	w);					
(c) They are not deemed to place the application in be appeal; and/or	tter form for appeal by materially re	educing or simplifying the issues for				
(d) They present additional claims without canceling a	corresponding number of finally re	jected claims.				
4 The amendments are not in compliance with 37 CFR 1.1	21 See attached Notice of Non-Cr	ompliant Amendment (PTOI -324)				
5. Applicant's reply has overcome the following rejection(s)						
 Newly proposed or amended claim(s) would be a non-allowable claim(s). 	llowable if submitted in a separate,	timely filed amendment canceling the				
7. X For purposes of appeal, the proposed amendment(s): a)	🛛 will not be entered, or b) 🗋 wi	ill be entered and an explanation of				
how the new or amended claims would be rejected is pro The status of the claim(s) is (or will be) as follows:	vided below or appended.					
Claim(s) allowed to:						
Claim(s) rejected: <u>1,4-12 and 15-25</u> .						
8. The affidavit or other evidence filed after a final action, but	it before or on the date of filing a N	otice of Appeal will not be entered				
because applicant failed to provide a showing of good an was not earlier presented. See 37 CFR 1.116(e).	d sufficient reasons why the affida	vit or other evidence is necessary and				
9. The affidavit or other evidence filed after the date of filing a Notice of Appeal, but prior to the date of filing a brief, will <u>not</u> be entered because the affidavit or other evidence failed to overcome <u>all</u> rejections under appeal and/or appellant fails to provide a showing a good and sufficient reasons why it is necessary and was not earlier presented. See 37 CEP 41.33(d)(1)						
10. The affidavit or other evidence is entered. An explanation of the status of the claims after entry is below or attached.						
REQUEST FOR RECONSIDERATION/OTHER						
11. LI The request for reconsideration has been considered but does NOT place the application in condition for allowance because:						
 12. Note the attached Information Disclosure Statement(s). 13. Other: 	(PTO/SB/08 or PTO-1449) Paper I	No(s)				

Continuation of 3. NOTE: Independent claims 1,11, and 17, all contain new limitations that were not previously considered by the Examiner; thus, a further search and additional consideration is required.

fm



Do Not ENTER. SM 5/18/06.

Client Matter No. 80404.0033.001 **EFS-Web**

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Confirmation No.: 5929		
Art Unit: 2186		
Examiner: THOMAS, Shane M.		
Customer No.: 25235		

AMENDMENT AND RESPONSE PURSUANT TO FINAL OFFICE ACTION **DATED MARCH 23, 2006**

MAIL STOP AF **Commissioner for Patents** P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In response to the final office communication mailed March 23, 2006,

please amend the above-identified application as follows:

Amendments to the Claims are reflected in the listing of claims which

begins on page 2 of this paper.

Remarks/Arguments begin on page 6 of this paper.

\\\CS - 80404/0033 - 80526 v1

Under the Paperwork Reduction Act of 1995, no persons are requ	aired to respond to a collection of information u	unless it displays a valid. OMB control num		
KEQUESI	Application Number	10/009,200		
	Filing Date	June 16, 2004		
	First Named Inventor	Daniel Poznanovic et al.		
Address to:	Group Art Unit	2186		
Mail Stop RCE Commissioner for Patents	Examiner Name	THOMAS, Shane M.		
P.O. Box 1450	Attorney Docket Number	SRC028		
Alexandria, VA 22313-1450				
This is a Request for Continued Examination (RCE) under Request for Continued Examination (RCE) practice under 37 CFR 1.114 does not apply to See Instruction Sheet for RCEs (not to be submitted to the USPTO) on page 2	37 C.F.R. 1.114 of the above- any utility or plant application filed prior to Jun	identified application. re 8, 1995, or lo any design application.		
 Submission required under 37 C.F.R. 1.114 Note: If the RCI amendments enclosed with the RCE will be entered in the order in applicant does not wish to have any previously filed unentered ame such amendment(s). a.	E is proper, any previously filed u which they were filed unless app endment(s) entered, applicant m ding, any amendments filed after hecked.	unentered amendments and olicant instructs otherwise. If ust request non-entry of the final Office Action may		
i. Consider the arguments in the Appeal Brief or Repl	ly Brief previously filed on			
ii. 🔲 Other				
b. 🔲 Enclosed				
i. 🔲 Amendment/Reply	iii. 🔲 Information Disclosure	Statement (IDS)		
ii. 🔲 Affidavit(s)/Declaration(s)	iv. 🔲 Other			
2. Miscellaneous				
a. Suspension of action on the above-identified applicatio	n is requested under 37 C.F.R. 1 kceed 3 months; Fee under 37 C.F.R. 1	1.103(c) for a period of 1.17(i) required)		
b. 🔲 Other				
 Fees The RCE fee under 37 C.F.R. 1.17(e) is required by 33 a. The Director is hereby authorized to charge the following overpayments, to Deposit Account No. 50-1123. 	7 C.F.R. 1.114 when the RCE is ng fees, any underpayment of fee	filed. es, or credit any		
i. 🛛 RCE fee required under 37 C.F.R 1.17(e)				
ii. 🔲 Extension of time fee (37 C.F.R 1.136 and 1.17)		1		
iii. 🛛 Other: Charge any additional fees or credit any ove	rpayments for this filing			
b. 🔲 Check in the amount of \$ enclosed				
c. 🔲 Payment by credit card (Form PTO-2038 enclosed)				
WARNING: Information on this form may become public this form _ Provide credit card informat	c. Credit card information should no	t be included on		
SIGNATURE OF APPLICANT, ATTO	RNEY, OR AGENT REQUIRE	D		
Name (Print/Type) Michael Ø. Martensen	Registration No. (Attorney/Age	ent) 46,901		
Signature The C/Man Censon	Date 6/14/06	,		
	OR TRANSMISSION			
I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage in an envelope addressed to: Mail Stop RCE, Commissioner For Patents, P.O. Box 1450, Alexandria, VA 22313-1450 or facsimile transmitted to the U.S. Patent and Trademark Office on the date shown below.				
Name (Print/Type) Julie Lange				
Signature	Date 15 June	2006		

Electronic Patent Application Fee Transmittal					
Application Number:	10	10869200			
Filing Date:	16	16-Jun-2004			
Title of Invention:	System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware			zation of memory	
First Named Inventor:	Daniel Poznanovic				
Filer:	Michael Christian Martensen				
Attorney Docket Number:	SF	RC028			
Filed as Large Entity					
Utility Filing Fees					
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Basic Filing:					
Pages:					
Claims:					
Miscellaneous-Filing:					
Petition:					
Patent-Appeals-and-Interference:					
Post-Allowance-and-Post-Issuance:					
Extension-of-Time:					

Description	Fee Code	Quantity Amount		Sub-Total in USD(\$)	
Miscellaneous:					
Request for continued examination	1801	1	790	790	
	Total in USD (\$)			790	

Electronic Acknowledgement Receipt					
EFS ID:	1079525				
Application Number:	10869200				
Confirmation Number:	5929				
Title of Invention:	System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware				
First Named Inventor:	Daniel Poznanovic				
Customer Number:	25235				
Filer:	Michael Christian Martensen				
Filer Authorized By:					
Attorney Docket Number:	SRC028				
Receipt Date:	15-JUN-2006				
Filing Date:	16-JUN-2004				
Time Stamp:	10:54:20				
Application Type:	Utility				
International Application Number:					

Payment information:

Submitted with Payment	yes				
Payment was successfully received in RAM	\$ 790				
RAM confirmation Number	626				
Deposit Account	501123				
The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:					
Charge any Additional Fees required under 37 C.F.R. Section 1.16 and 1.17					

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part	Pages	
1	Request for Continued Examination (RCE)	DOC182.PDF	28871	no	1	
Warnings:						
Information		-				
2	Fee Worksheet (PTO-875)	fee-info.pdf	8207	no	2	
Warnings:						
Information						
		Total Files Size (in bytes)	: 3	37078		
This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503. New Applications Under 35 U.S.C. 111 If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application. National Stage of an International Application under 35 U.S.C. 371 If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.						

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L2	2258	711/154.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 12:14
L3	11	2 and memory and ((reconfigurable reconfigurability configurable configurability) near5 (processor microprocessor CPU controller cache)) and (pre-fetch\$3 prefetch\$3)	US-PGPUB; USPAT	OR	ON	2006/07/24 12:18
S16 5	1675	reconfigur\$4 near2 processor	US-PGPUB; USPAT	OR	ON	2006/07/24 10:27
S16 6	138	S165 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 10:20
S16 7	1854	reconfigur\$4 near2 (processor microprocessor micro-processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 10:28
S16 8	144	S167 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 10:28
S16 9	3355	(reconfigur\$4 adaptive) near2 (processor microprocessor micro-processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:34
S17 0	156	S169 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 10:40
S17 1	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 10:58
S17 2	4	"021492".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:20
S17 3	2217	711/170.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:20
S17 4	5	S173 and (algorithm application task instructions computation arithmetic program) near3 (reconfigur\$5) and (prefetch\$3 pre-fetch\$3)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:22
S17 5	28	S173 and (algorithm application task instructions computation arithmetic program) same (reconfigur\$5) and (prefetch\$3 pre-fetch\$3)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:30
S17 6	7	712/207.ccls. and prefetch\$3 near5 computation\$2	US-PGPUB; USPAT	OR	ON	2006/07/24 11:31
S17 7	100	712/207.ccls. and prefetch\$3 with (configur\$5 reconfig\$5)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:32
S17 8	81	712/207.ccls. and prefetch\$3 with (configur\$5 reconfig\$5) same (process algorithm program instructions calculation application)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:33

7/24/2006 12:22:12 PM C:\Documents and Settings\sthomas\My Documents\EAST\Workspaces\10869200.wsp Intel Exhibit 1002 - 215

EAST Search History

S17 9	3	712/207.ccls. and prefetch\$3 with (configur\$5 reconfig\$5) same (process algorithm program instructions calculation application) same parallel	US-PGPUB; USPAT	OR	ON	2006/07/24 11:33
S18 0	1118	(configurable) near2 (processor microprocessor micro-processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:35
S18 1	977	S180 not S169	US-PGPUB; USPAT	OR	ON	2006/07/24 11:35
S18 2	58	S181 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:35
S18 3	161	reconfigur\$3 adj (processor micro-processor CPU processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 4	190	reconfigur\$3 adj (processor micro-processor CPU microprocessor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 5	8	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 6	0	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and prefetch	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 7	13	711/170-173.ccls. and dynamic near3 logic	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 8	999	smc.as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 9	0	smc.as. and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 0	0	smc.as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 1	0	(smc and computers) .as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 2	0	(smc and computers) .as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 3	0	(smc and computers).as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 4	16	(src and computers).as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 5	114	711/170.ccls. and dynamic\$4 near3 configur\$5	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 6	6	711/170.ccls. and dynamic\$4 near3 configur\$5 with cache	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 7	438	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
519 8	6	"206189".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
----------	------	--	------------------------------	----	----	------------------
S19 9	1	"5024031".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 0	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 1	2217	711/170.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 2	598	711/170.ccls. and (reconfigur\$5 rearrang\$4 application adj specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 3	126	711/170.ccls. and matrix	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 4	81	711/170.ccls. and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 5	214	712/15.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 6	378	711/170.ccls. and (application near2 specific application-specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 7	438	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 8	298	S207 and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 9	12	S208 and memory with reconfiguring	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 0	57	711/170.ccls. and ((reconfigur\$5 rearrang\$4) and application adj specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 1	81	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 2	314	711/170.ccls. and reconfig\$7	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 3	1	"6779131".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 4	1	("6779131").URPN.	USPAT	OR	ON	2006/07/24 11:46
S21 5	9	("5892896" "6060339" "6081463" "6154851" "6204562" "6363502" "6405324" "6483755" "6530005").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S21 6	29	direct adj execution adj logic	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S21 7	4	711/170.ccls. and programmable adj logic adj blocks	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46

S21 8	6	"869200".ap.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S21 9	8	711/171-172.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 0	81	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 1	81	711/170.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S22 2	8	711/171-172.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S22 3	17	711/173.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S22 4	106	711/170.ccls. and reprogram\$5	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 5	93	711/171-172.ccls. and (reprogram\$5 reconfig\$6)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 6	82	S225 not S224	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 7	527	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 8	19	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and prefetch	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 9	113	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and bandwidth	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 0	7	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and vhdl	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 1	47	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and matrix	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 2	15	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and parallelism	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 3	1	"6553477".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 4	6	711/170-173.ccls. and reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46

S23 5	9	("20030046530" "5737524" "5872919" "5915104" "5953512" "6000014" "6104415" "6216219" "6339819").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S23 6	445	reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S23 7	812	reconfigurable adj2 processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S23 8	367	S237 not S236	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S23 9	160	S237 and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 0	11	(adaptive adj processor) and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 1	5	S240 not S239	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 2	0	"008128".pa.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 3	6	"008128".ap.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 4	49	src adj computers	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 5	7	711/117.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S24 6	19	711/118.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S24 7	4	"859051".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
524 8	1	"6678790".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S24 9	4	"021492".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 0	1	"6563746".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 1	2	("6574682" "5860111").pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46

7/24/2006 12:22:12 PM C:\Documents and Settings\sthomas\My Documents\EAST\Workspaces\10869200.wsp Intel Exhibit 1002 - 219

S25 2	4	("6026402" "6633515").pn. "20030169283" "20030136846"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 3	3	"20030208658" "20030194458"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 4	161	reconfigur\$3 adj (processor micro-processor CPU processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 5	0	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and prefetch	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 6	999	smc.as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 7	0	smc.as. and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 8	0	smc.as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 9	0	(smc and computers) .as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 0	0	(smc and computers) .as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 1	0	(smc and computers).as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 2	2217	711/170.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 3	438	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 4	1	("6779131").URPN.	USPAT	OR	ON	2006/07/24 11:46
S26 5	8	711/171-172.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 6	81	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 7	81	711/170.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S26 8	527	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 9	113	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and bandwidth	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 0	445	reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S27 1	11	(adaptive adj processor) and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46

S27 2	0	"008128".pa.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S27 3	1	"5024031".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 4	1	"6779131".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 5	1	"6553477".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 6	1	"6678790".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 7	1	"6563746".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 8	8	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 9	13	711/170-173.ccls. and dynamic near3 logic	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S28 0	16	(src and computers).as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S28 1	114	711/170.ccls. and dynamic\$4 near3 configur\$5	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S28 2	6	711/170.ccls. and dynamic\$4 near3 configur\$5 with cache	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 3	6	"206189".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 4	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 5	81	711/170.ccls. and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 6	298	S263 and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 7	12	S286 and memory with reconfiguring	US-PGPUB; USPAT	OR ⁷	ON	2006/07/24 11:47
S28 8	57	711/170.ccls. and ((reconfigur\$5 rearrang\$4) and application adj specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 9	81	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S29 0	9	("5892896" "6060339" "6081463" "6154851" "6204562" "6363502" "6405324" "6483755" "6530005").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47

.

S29 1	29	direct adj execution adj logic	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 2	4	711/170.ccls. and programmable adj logic adj blocks	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 3	6	"869200".ap.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 4	8	711/171-172.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 5	17	711/173.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 6	106	711/170.ccls. and reprogram\$5	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S29 7	93	711/171-172.ccls. and (reprogram\$5 reconfig\$6)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
529 8	82	S297 not S296	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S29 9	19	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and prefetch	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S30 0	7	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and vhdl	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S30 1	47	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and matrix	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S30 2	15	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and parallelism	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S30 3	6	711/170-173.ccls. and reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S30 4	9	("20030046530" "5737524" "5872919" "5915104" "5953512" "6000014" "6104415" "6216219" "6339819").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S30 5	812	reconfigurable adj2 processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S30 6	160	S305 and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47

S30 7	5	S271 not S306	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S30 8	6	"008128".ap.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S30 9	49	src adj computers	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S31 0	7	711/117.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 1	19	711/118.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 2	4	"859051".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 3	4	"021492".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 4	2	("6574682" "5860111").pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 5	4	("6026402" "6633515").pn. "20030169283" "20030136846"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 6	3	"20030208658" "20030194458"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 7	190	reconfigur\$3 adj (processor micro-processor CPU microprocessor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 8	126	711/170.ccls. and matrix	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 9	214	712/15.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 0	298	S263 and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 1	160	S305 and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S32 2	438	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 3	378	711/170.ccls. and (application near2 specific application-specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 4	314	711/170.ccls. and reconfig\$7	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 5	367	S305 not S270	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47

7/24/2006 12:22:12 PM Page 9 C:\Documents and Settings\sthomas\My Documents\EAST\Workspaces\10869200.wsp Intel Exhibit 1002 - 223

S32 6	598	711/170.ccls. and (reconfigur\$5 rearrang\$4 application adj specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 7	812	reconfigurable adj2 processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S32 8	2	("20030070055" "20030217244")	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 9	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 0	707	(configurable reconfigurable "re-configurable") adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 1	789	(configurable reconfigurable "re-configurable") adj (processor (processing adj unit) CPU microprocessor "micro-processor")	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 2	57	((configurable reconfigurable "re-configurable") adj (processor (processing adj unit) CPU microprocessor "micro-processor")). ti.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 3	393	S331 and (FPGA PLD)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 4	359	S333 not S332	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 5	1	"6507213".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 6	4	("6507213").URPN.	USPAT	OR	ON	2006/07/24 11:47
S33 7	957	((configurable reconfigurable "re-configurable") adj (processor (processing adj unit) CPU microprocessor "micro-processor" cache))	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 8	391	S337 and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 9	15	S338 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 0	30	direct adj execut\$3 adj logic	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 1	20	memory adj algorithm adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 2	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 3	3363	711/170-173.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47

S34 4	35	S343 and reconfigurable near3 (processor multiprocessor cache CPU (processing adj unit))	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 5	3	"682579".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 6	1	"20030088610"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 7	0	"2003004117"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 8	1	"20030004117"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 9	10	hoyle.in. and operating adj system	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S35 0	1	"6507898".pn.	USPAT	OR	OFF	2006/07/24 12:06
S35 1	1	"6507898".pn.	USPAT	OR	OFF	2006/07/24 12:06



Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L5	26	(processor and prefetch\$3 and memory and algorithm).clm.	US-PGPUB; USPAT	OR	ON	2006/07/24 12:19

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

25235 7590 07/26/2006

HOGAN & HARTSON LLP ONE TABOR CENTER, SUITE 1500 1200 SEVENTEENTH ST DENVER, CO 80202

EYAMINED	
CAAMINGA	

THOMAS, SHANE M

PAPER NUMBER

2186 DATE MAILED: 07/26/2006

ART UNIT

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929

TITLE OF INVENTION: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

APPLN, TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	\$0	\$1700	10/26/2006

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED</u>. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:	If the SMALL ENTITY is shown as NO:
A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.	A. Pay TOTAL FEE(S) DUE shown above, or
B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or	B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: <u>Mail</u> Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 or <u>Fax</u> (571)-273-2885

CURRENT CORRESPONDEN	CE ADDRESS (Note: Use Blo	bock 1 for any change of address)		ote: A certificate of ee(s) Transmittal. Th	mailing can only is certificate cannot	be used for t be used for	r domestic mailings of the or any other accompanying at or formal drawing, must
25225 7	500 07/26/	2006		ave its own certificate	of mailing or trans	smission.	it of format drawing, must
HOGAN & HAI ONE TABOR CE 1200 SEVENTEE	RTSON LLP NTER, SUITE 150 NTH ST	2005	I S a ti	Cer hereby certify that th tates Postal Service v ddressed to the Mai ansmitted to the USP	tificate of Mailing is Fee(s) Transmitt vith sufficient posta Stop ISSUE FEI TO (571) 273-2885	tal is being age for firs E address 5, on the da	nission deposited with the United t class mail in an envelope above, or being facsimile ate indicated below.
DENVER, CO 80	202		ſ				(Depositor's name)
							(Signature)
							(Date)
APPLICATION NO.	FILING DATE		FIRST NAMED INVENT	DR	ATTORNEY DOCK	KET NO.	CONFIRMATION NO.
10/869,200	06/16/2004		Daniel Poznanovic	· -	SRC028		5929
TITLE OF INVENTION RECONFIGURABLE HAD	: SYSTEM AND M RDWARE	ETHOD OF ENHANG	CING EFFICIENCY A	ND UTILIZATION	OF MEMORY	BANDWI	DTH IN
APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DU	E PREV. PAID ISSU	E FEE TOTAL FI	EE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	\$0	\$1	700	10/26/2006
EXAMIN	ER	ART UNIT	CLASS-SUBCLASS				
THOMAS, SH	IANE M	2186	711-137000				
CFR 1.363). Change of correspondent Change o	dence address of indication (22) attached. (20) att	Indication form ed. Use of a Customer	 2. For printing of up or agents OR, altern (2) the name of a sir registered attorney of 2 registered patent a listed, no name will 	to 3 registered paten atively, ngle firm (having as a r agent) and the nam ttorneys or agents. If pe printed.	t attorneys 1 member a 2 es of up to no name is 3		· · · · · · · · · · · · · · · · · · ·
PLEASE NOTE: Unles recordation as set forth i (A) NAME OF ASSIGN	s an assignce is identi n 37 CFR 3.11. Comp IEE	fied below, no assignee letion of this form is NO	data will appear on the T a substitute for filing (B) RESIDENCE: (CI	patent. If an assign in assignment. IY and STATE OR C	ee is identified bel OUNTRY)	low, the do	ocument has been filed for
Please check the appropriat	e assignee category or	categories (will not be pl	rinted on the patent):		rporation or other	private gro	up enuty Government
4a. The following fee(s) are	e submitted:	41	b. Payment of Fee(s): (P A check is enclosed	ease first reapply ar	y previously paid	issue fee s	hown above)
Publication Fee (No	small entity discount p	ermitted)	Payment by credit	 ard. Form PTO-2038	is attached.		
Advance Order - # o	of Copies		The Director is here overpayment, to De	by authorized to char posit Account Numbe	ge the required fee	(s), any def (enclose an	ficiency, or credit any extra copy of this form).
5. Change in Entity Status	s (from status indicated SMALL ENTITY status	above) s. See 37 CFR 1.27.	b. Applicant is no l	onger claiming SMAI	L ENTITY status.	See 37 CF	R 1.27(g)(2).
NOTE: The Issue Fee and I interest as shown by the rec	Publication Fee (if requert ords of the United Stat	ired) will not be accepte es Patent and Trademark	d from anyone other that Office.	the applicant; a regi	stered attorney or a	igent; or the	e assignee or other party in
Authorized Signature	· · ·			Date			
Typed or printed name _				Registration N	0		
This collection of informati an application. Confidentia submitting the completed a this form and/or suggestion Box 1450, Alexandria, Virg Alexandria, Virginia 22313	on is required by 37 Cl lity is governed by 35 pplication form to the s for reducing this burn inia 22313-1450. DO -1450.	FR 1.311. The information U.S.C. 122 and 37 CFR USPTO. Time will vary den, should be sent to the NOT SEND FEES OR (on is required to obtain of 1.14. This collection is depending upon the in e Chief Information Off COMPLETED FORMS	r retain a benefit by t estimated to take 12 r lividual case. Any co cer, U.S. Patent and TO THIS ADDRESS	he public which is to ninutes to complete mments on the am Trademark Office, SEND TO: Com	to file (and e, including ount of tim U.S. Depa missioner f	by the USPTO to process) g gathering, preparing, and le you require to complete rtment of Commerce, P.O. or Patents, P.O. Box 1450,

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE OMB 0651-0033

Intel Exhibit 1002 - 228

	ITED STATES PATENT	AND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and ' Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	TMENT OF COMMERCE Frademark Office OR PATENTS 13-1450
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929
25235 75	90 07/26/2006		EXAM	INER
HOGAN & HAR	TSON LLP		THOMAS,	SHANE M
ONE TABOR CEN	NTER, SUITE 1500		ART UNIT	PAPER NUMBER
1200 SEVENTEEN	NTH ST		2186	······································
DEINVER, CO 802	.02		DATE MAILED: 07/26/200	6

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 0 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 0 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

	Application No.	Applicant(s)
	10/869,200	POZNANOVIC ET AL.
Notice of Allowability	Examiner	Art Unit
	Shane M. Thomas	2186
The MAILING DATE of this communication apper All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI of the Office or upon petition by the applicant. See 37 CFR 1.313	ears on the cover sheet with the c (OR REMAINS) CLOSED in this ap or other appropriate communication GHTS. This application is subject t and MPEP 1308.	orrespondence address plication. If not included n will be mailed in due course. THIS o withdrawal from issue at the initiative
1. X This communication is responsive to <u>RCE / Amendment fil</u>	ed 6/15/2006.	
2. X The allowed claim(s) is/are <u>1.4-12,15-23 (renumbered 1-19</u>	<u>9)</u> .	
 3. Acknowledgment is made of a claim for foreign priority ur a) All b) Some* c) None of the: 1. Certified copies of the priority documents have 	nder 35 U.S.C. § 119(a)-(d) or (f). e been received.	
2. Certified copies of the priority documents have	been received in Application No	·
3. Copies of the certified copies of the priority do	cuments have been received in this	national stage application from the
International Bureau (PCT Rule 17.2(a)).		
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE. 4. A SUBSTITUTE OATH OR DECLARATION must be subm	of this communication to file a reply IENT of this application. itted. Note the attached EXAMINER	complying with the requirements
INFORMAL PATENT APPLICATION (PTO-152) which give	es reason(s) why the oath or declara	ation is deficient.
5. CORRECTED DRAWINGS (as "replacement sheets") mus	t be submitted.	
(a) including changes required by the Notice of Draftspers	ion's Patent Drawing Review (PTO	-948) attached
1) hereto or 2) to Paper No./Mail Date (b) including changes required by the attached Examinar'	Amondmont / Commont or in the (Office extien of
Paper No./Mail Date	s Amendment / Comment of in the C	
Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in t	.84(c)) should be written on the drawi he header according to 37 CFR 1.121(ngs in the front (not the back) of (d).
 DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT 	sit of BIOLOGICAL MATERIAL I FOR THE DEPOSIT OF BIOLOGIC	must be submitted. Note the AL MATERIAL.
Attachment(s) 1. 🕅 Notice of References Cited (PTO-892)	5. 🗌 Notice of Informal F	Patent Application (PTO-152)
2. Notice of Draftperson's Patent Drawing Review (PTO-948)	6. Interview Summary	(PTO-413),
3. Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No /Mail Date	8), 7. 🗌 Examiner's Amendi	ment/Comment
 Examiner's Comment Regarding Requirement for Deposit of Biological Material 	8. 🛛 Examiner's Statem	ent of Reasons for Allowance
	9. 🗌 Other	

Application/Control Number: 10/869,200 Art Unit: 2186

REASONS FOR ALLOWANCE

Claims 1,4-12, and 15-23 are allowable over the prior art of record.

The following is an examiner's statement of reasons for allowance:

As per independent claims 1,11, and 17, the prior art of record does not teach or suggest, either alone or in combination, the every limitation of each claim. Specifically the prior art of record does not teach in combination a reconfigurable processor with a data prefetch unit only fetching computational data required by an algorithm in addition to a first memory and the prefetch unit being configurable to conform to the requirements (needs) of a particular algorithm where the data prefetch unit is configured to match format and location of the in the second memory (claim 1). Further regarding claims 11 and 17, the prior art of record does not teach the prefetch unit operating independent and in parallel with the logic blocks that are using computational data with the data prefetch unit only transferring data necessary for computations. Further regarding claim 17, the prior art of record does not specifically teach a computation unit, prefetch unit, and data access unit all being configurable in order to conform to the needs of an algorithm implemented on the computational unit.

Gibson et al. (U.S. Patent No. 6,507,898) teaches a reconfigurable cache controller but does not teach each limitation of the independent claims of Applicant.

Howard et al. (U.S. Patent Application Publication No. 2005/0044327) teaches a reconfigurable processor that may be reconfigured based on the algorithm being run (¶52 and ¶90).

Page 2

Application/Control Number: 10/869,200 Art Unit: 2186

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shane M. Thomas whose telephone number is (571) 272-4188. The examiner can normally be reached on M-F 8:30 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt M. Kim can be reached on (571) 272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Shane M. Thomas

MATTHEW KIN

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100

Intel Exhibit 1002 - 232

Notice of References Cited	Application/Control No. 10/869,200	Applicant(s)/P Reexaminatio POZNANOVI	'atent Under n C ET AL.
Monce of References Oned	Examiner	Art Unit	
	Shane M. Thomas	2186	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-6,507,898	01-2003	Gibson et al.	711/168
*	В	US-2005/0044327	02-2005	Howard et al.	711/147
	С	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	н	US-			
	Ι	US-			
	J	US-			
	к	US-			
	L	US-			
	м	ŲS-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R		_			
	S					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)	
	υ		-
	v		
	w		
	x		

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Part of Paper No. 20060724



Application/Control No. 10/869,200

Examiner Shane M. Thomas Applicant(s)/Patent under Reexamination POZNANOVIC ET AL. Art Unit 2186

						I	SSUE	ECI	LAS	SIF	ICAT	101	١						
ORIGINAL						INTERNATIONAL CLASSIFICATION													
	(CLASS			S	UBCLA	SS			C	LAIMED					NON-CL	AIMED		
		711				170		G	06	F	12		/00					1	
_		CI	ROSS R	EFEREN	ICES			1											
CLA	SS	SUB	CLASS	(ONE SU	BCLAS	S PER	BLOCK)	1				/						/	
71	1	154						1				1						1	
																		1	
					1			1	-			1	****************					1	
					1			1				1	·					1	
									A	1		1						1	
								1/1	P	-		1							
S	hane	мт	nomas	5 7/24	4/06	CUILE	MAT	THEV	V KHA	ر ا				Total	Claim	s Allov	ved: 1	9	
	(Assis	stant Ex	aminer) (Da	ate)		CHNOLO	(HATI	ENT EX	XAMII	VER								
T		5	R	7/	A.	<u> </u>	CHINOLO			1210)			(Drint	D.G.	c \		O	.G.
(Le	gal Ins	rumeni	ts Exan	niner)	(Date)	G	(Primary	Exam	iner)		(Date)			Prug	Claimi	5)			ι Fig.
					· · · ·					1'	7/06				1				4
	laims	s renu	mbere	d in th	e sam	e ord	ler as pr	esen	ted by	app	licant		PΔ		Пт	n			1 47
	<u>a</u>									57							[]		
inal	igin		inal	gin		inal	igin		inal	gin		inal	gin		inal	gin		inal	gin
ĻL.	ō			ð		ц.	ō		ш	ō		u.	ō		<u>ц</u>	ō		LL_	ō
1	1]		31			61			91] [121]		151	[181
	2	$\left \right $		32			62			92	- -		122			152			182
2	4	-		34			64			93	- -		123			153	í ŀ		184
3	5			35			65			95	1 [125	1		155	jt		185
4	6			36			66			96] [126			156			186
	7			37			67			97	- -		127			157			187
7	9	-		39			69			99			120			150	i F		189
8	10			40			70			100] [130			160			190
9	11	_		41			71			101] [131			161			191
10	12	-		42			72			102	- -	·	132			162			192
	13	1		43			74			103	┥┝		133			164			193
11	15	1		45			75			105	1 [135	1		165			195
12	16	4		46			76			106	4 F		136	ļ]	166	[196
17	17	-		47			77			107	- -		137			167			197
15	19	-		40			79			108	- -		130	1		169			198
16	20,	-		50			80			110			140			170	j t		200
17	21			51			81			111]		141			171	[201
18	22	-		52			82			112	- -		142			172			202
19	23	-		53			84			113	- -		143			173			203
	25	1		55			85			115	-		145			175			205
	26			56			86			116			146]		176			206
	27	-		57			87			117	- -		147			177	[207
	<u>28</u> 29	-		58 59			80			118	- -		148			178			208
	30	1		60			90			120	- +		150			180			210

U.S. Patent and Trademark Office

Part of Paper No. 20060724



Application/Control No.		Applicant(s)/Patent under Reexamination	
	10/869,200	POZNANOVIC ET AL.	
	Examiner	Art Unit	
	Shane M. Thomas	2186	

•	SEAR	CHED	
Class	Subclass	Date	Examiner
711	170	7/24/2006	SMT

INTERFERENCE SEARCHED									
Class	Subclass	Date	Examiner						
	i								
Interference interferen prin	Search (see ce search tout)	7/24/2006	SMT						

SEARCH NOTES (INCLUDING SEARCH STRATEGY)						
	DATE	EXMR				
Updated East Search	10/15/2005	SMT				
711/170-173 (text search only - see search printout)	10/15/2005	SMT				
Updated EAST Search (see attached printout)	7/24/2006	SMT				
712/207 (text search only - see search printout)	7/24/2006	SMT				
711/154 (text search only - see search printout)	7/24/2006	SMT				

Part of Paper No. /0060724



U.S. Patent and Trademark Office

Part of Paper No. 20060724



Bib Data Sheet

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandra, Viginia 22313-1450 www.upio.gov

BIBDATASHEET

CONFIRMATION NO. 5929

SERIAL NUME 10/869,200	BER	FILING OR 371(c) DATE 06/16/2004 RULE		CLASS 711	GRO	UP AR 2186	T UNIT	D	ATTORNEY OCKET NO. SRC028
APPLICANTS Daniel Poznanovic, Colorado Springs, CO; David E. Caliga, Colorado Springs, CO; Jeffrey Hammes, Colorado Springs, CO; ** CONTINUING DATA **********************************									
Foreign Priority Clain 35 USC 119 (a-d) co met Verified and Acknowledged	ned Indition	yes no s yes no Allowance iner's Signature Ini	STATE OR COUNTRY CO	SHE DRA\ 1	SHEETS DRAWING 12 24		AL MS	INDEPENDENT CLAIMS 4	
ADDRESS 25235							lan L τ ² τ _{. ΝΛ¹ Υγγοριακ}	- 2010.1	
TITLE System and met	hod o	f enhancing efficiency	and utili	zation of memo	ory ban	ıdwidth	in recon	figura	ble hardware
FILING FEE FEES: Authority has been given in Paper No.						i) essing Ext. of i) iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii			



Examiner Shane M. Thomas Applicant(s)/Patent under Reexamination POZNANOVIC ET AL. Art Unit 2186

					1	SSU	E CI	_AS	SIF	ICAT	ION	1						
ORIGINAL								INTERNATIONAL CLASSIFICATION										
CLASS SUBCLASS								С	LAIMED				NON-CLAIMED					
	711				170		G	G 06 F 12				/00					1	
	CR	OSS RE	FEREN	ICES							,						,	
CLASS	SUBC	LASS (ONE SU	BCLASS	S PER	BLOCK)					,							
711	154			<u> </u>													1	
				<u> </u>							/						/	
																	1	
	ļ										/						/	
					_						/							
Shan (Ass	e M. Th	iomas aminer)	7/24 (Da	4/06 ate)		P //	GA RIMA		ORTI XAM	KA IINER			Total	Claim	s Allov	ved: 1	9	
					\neg	Hur	2/	tith	en '	1 <i> 19p6</i>			(Print).G. Claim(s)		Prin	.G. t Eig
(Legal In	strument	s Exam	iner)	(Date)		(Primar	y exam	iner)		(Date)					3)			, in the second s
								, <u>.</u> .						1				4
Claim	ns renur	nbered	d in th	e sam	e ord	er as p	resen	ted by	/ app	licant	□c	PA		ПТ	.D.			.1.47
Final Vriginal		Final	Iriginal		Final	Driginal		Final	Driginal		Final	Driginal		Final	Driginal		Final	Driginal
	_		- 21						01	- -		121			151			181
2			32			62			92	- -		122			152			182
3			33			63			93			123			153			183
2 4			34			64			94	- -		124			154			184
3 5	-		35			65			95	- -		125			155			185
5 7			37			67			97	- -		127			157			187
6 8			38			68		•	98	1		128			158			188
7 9			39			69			99			129			159			189
8 10			40			70			100	_ _		130			160			190
9 11			41			71			101	- -		131			161			191
10 12			42			72			102	- -		132			162			192
13			43			74			103	- -		133			164			193
11 15			45		*********	75			104	- -		135			165			195
12 16			46			76			106	- -		136			166		<u> </u>	196
13 17			47			77			107	1 1		137	Í		167			197
14 18			48			78			108] [138]		168			198
15 19			49			79			109			139			169			199
16 20			50			80			110	-		140	ļ		170			200
17 21			51							- -		141	-					201
10 22			52			82			112	- -		142	1		172			202
23	<u> </u>		54			84			114	- -		143	1		174			203
25	,		55			85			115	-1 -		145	1		175			205
26	;		56		·····	86			116	-1 F		146	1		176			206
27			57			87			117			147]		177			207
28			58			88			118	_ [148			178			208
29	4		59			89			119	┥┡		149	-		179			209
30			60			90			120			150	htel	Ex	hih	it 1	002	210

U.S. Patent and Trademark Office

Part of Paper No. 20060724

PTO/SB/08a (08-03) Approved for use through 07/31/2006. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)

Application Number		10869200			
Filing Date		2004-06-16			
First Named Inventor Danie		el Poznanovic et al.			
Art Unit		2186			
Examiner Name	Thom	nas, Shane M.			
Attorney Docket Numb	er	SRC028			

U.S.PATENTS Remove											
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue D)ate	Name of Patentee or Applicant of cited Document			Columns, nt Passaç s Appear	Lines where ges or Relev	e vant
	1	6076152		2000-06	6-13	Huppenthal et al.					
	2	6247110		2001-06	6-12	Huppenthal et al.					
	3	6356963		2002-0:	3-12	Parks					
	4	6594736		2003-06	6-15	Parks					
If you wis	h to ao	d additional U.S. Pater	nt citatio	n inform	ation pl	ease click the	Add button.	•	Add		
	-	-	U.S.P	ATENT	APPLI	CATION PUBL		-	Remove		
Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publication Nam Date of cit		Name of Pate of cited Docu	entee or Applicant ment	Pages, Releva Figures	Columns, int Passaç s Appear	Lines where ges or Relev	e vant
	1										
If you wis	h to ac	d additional U.S. Publi	shed Ap	plication	n citatio	n information p	lease click the Add	d button	. Add		
				FOREIC	GN PAT	ENT DOCUM	ENTS		Remove		
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ²	y Kind i Code4		Publication Date	ublication ate Name of Patente Applicant of cited Document		Pages,Col vhere Rel Passages Figures Ap	umns,Lines evant or Relevant opear	T⁵

Intel Exhibit 1002 - 239

INFORMATION DISCLOSURE Application Number 10869200 Filing Date 2004-06-16 First Named Inventor Daniel Poznanovic et al. Art Unit 2186 Examiner Name Thomas, Shane M. Attorney Docket Number SRC028

	1								
If you wis	h to ac	dd add	litional Foreign	Patent Documen	t citatior	information pl	ease click the Add butt	on Add	•
				NON-PATE	NT LITE	ERATURE DO	CUMENTS	Remove	
Examiner Initials*	Examiner Initials* Cite No Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.							T5	
	1								
If you wis	h to ac	dd add	litional non-pate	ent literature docu	ument ci	tation informat	ion please click the Ado	button Add	
				E	XAMINE	R SIGNATUR	E		
Examiner	Signa	iture					Date Considered		
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.									
¹ See Kind Codes of USPTO Patent Documents at <u>www.USPTO.GOV</u> or MPEP 901.04. ² Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). ³ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁴ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark here if English language translation is attached.									

	Application Number		10869200		
	Filing Date		2004-06-16		
INFORMATION DISCLOSURE	First Named Inventor Danie		niel Poznanovic et al.		
(Not for submission under 37 CFR 1 99)	Art Unit		2186		
	Examiner Name	Thom	nas, Shane M.		
	Attorney Docket Numb	er	SRC028		

Please see 37 CFR 1.97 and 1.98 to make the appropriate selection(s):

That each item of information contained in the information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(1).

OR

That no item of information contained in the information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing the certification after making reasonable inquiry, no item of information contained in the information disclosure statement was known to any individual designated in 37 CFR 1.56(c) more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(2).

See attached certification statement.

Fee set forth in 37 CFR 1.17 (p) has been submitted herewith.

🖌 None

SIGNATURE

A signature of the applicant or representative is required in accordance with CFR 1.33, 10.18. Please see CFR 1.4(d) for the form of the signature.

Signature	/william j. kubida/	Date (YYYY-MM-DD)	2006-10-05
Name/Print	William J. Kubida	Registration Number	29664

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1 hour to complete, including gathering, preparing and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450**.

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether the Freedom of Information Act requires disclosure of these record s.
- 2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspections or an issued patent.
 - 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

EFS-Web Attorney Docket No. SRC028 Client/Matter No. 80404.0033.001

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869.200	Art Unit: 2186
Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes	Confirmation No.: 5929
Filed: June 16, 2004	Customer No.: 25235
Examiner: THOMAS, Shane M.	
Attorney Docket No. SRC028	
For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97

MAIL STOP ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.97(i), please place the attached Form PTO/SB/08A of the listed patents and non-patent publications in the above-referenced file. In submitting these references, no representation is made or implied that the references are or are not material to the examination of this application.

A Notice of Allowance was mailed in this case on July 26, 2006. The Issue Fee is due October 26, 2006, but has not yet been paid.

This Information Disclosure Statement is filed with no request for consideration of these references. Accordingly, no fee is believed due. However, any fee associated herewith may be charged to Deposit Account No. 50-1123.

for 2006

Respectfully submitted

William J. Kubida, Reg. No. 29,664 HOGAN & HARTSON LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5909 Tel (303) 899-7333 Fax

Electronic Acknowledgement Receipt						
EFS ID:	1241254					
Application Number:	10869200					
Confirmation Number:	5929					
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE					
First Named Inventor:	Daniel Poznanovic					
Customer Number:	25235					
Filer:	William J. Kubida/Julie Lange					
Filer Authorized By:	William J. Kubida					
Attorney Docket Number:	SRC028					
Receipt Date:	06-OCT-2006					
Filing Date:	16-JUN-2004					
Time Stamp:	17:50:02					
Application Type:	Utility					
International Application Number:						

Payment information:

Submitted with Payment no	
---------------------------	--

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part	Pages
1	Information Disclosure Statement (IDS) Filed	SRC028IDSform.pdf	720846	no	4
			Intol Evhil	sit 1002	2//

Intel Exhibit IUUZ

Warnings:						
Information	:			-		
2	Transmittal letter	DOC200.PDF	10564	no	1	
Warnings:						
Information	:					
		Total Files Size (in bytes):	7	31410		
This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503. <u>New Applications Under 35 U.S.C. 111</u> If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application. <u>National Stage of an International Application under 35 U.S.C. 371</u> If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application to the Filing Receipt, in due course						

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: <u>Mail</u> Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 or <u>Fax</u> (571)-273-2885

					-	-						
INSTRUCTIONS: This for appropriate. All further co indicated unless corrected maintenance fee notificatio	orm should be used for rrespondence including below or directed othe ns.	r transmitting th g the Patent, adv erwise in Block	ance or 1, by (a	E FEE and PUBLIC ders and notification) specifying a new c	CATIC of ma orresp	N FEE (aintenance ondence a	if requi fees w ddress;	red). B vill be n and/or	llocks 1 th mailed to t (b) indica	rough 5 he curren ting a se	shou nt cor parate	ld be completed where respondence address as "FEE ADDRESS" for
CURRENT CORRESPONDENCE	CE ADDRESS (Note: Use Bloc	ck 1 for any change of	address)	**************************************	Note: Fee(s) paper	A certific Transmit s. Each ad	cate of ttal. Thi ditiona	mailing s certif l paper.	can only icate canno such as ar	be used t be used assignn	for do for a nent o	omestic mailings of the any other accompanying or formal drawing, must
25235 7:	590 07/26/2	2006			navei		G	or mar		5111551011	v:	ia EFS-Web
HOGAN & HAF	RTSON LLP	0			I here States	by certify Postal Se	that th rvice w	tificate is Fee(s /ith sufi	of Mailing () Transmit ficient post	tal is bei age fo r f	ng de frst cl	sion posited with the United ass mail in an envelope
1200 SEVENTEE	NTH ST	0			addre transr	ssed to the nitted to the second	ne Mail ne USP	Stop TO (57	ISSUE [*] FE 1) 273-288:	E addres 5, on the	s abc date	ove, or being facsimile indicated below.
DENVER, CO 802	202				ļ		Jul	ie I	ange	and the second se		(Depositor's name)
							~ /	×	100/		- 1	(Signature)
			-				8 (<u> 00</u>	toper	10	96	(Date)
APPLICATION NO.	FILING DATE		H	FIRST NAMED INVEN	TOR			ATTO	RNEY DOCI	KET NO.	C	CONFIRMATION NO.
10/869,200	06/16/2004			Daniel Poznanovi	c				SRC028			5929
TITLE OF INVENTION RECONFIGURABLE HAR	SYSTEM AND MERDWARE	ETHOD OF EN	IHANC	ING EFFICIENCY	AND	UTILIZ	ATION	OF N	ИЕМОХҮ	BAND	VIDT	H IN
APPLN. TYPE	SMALL ENTITY	ISSUE FEE DU	JE	PUBLICATION FEE D	UE 1	PREV. PAI	D ISSUI	E FEE	TOTAL F	EE(S) DU	Е	DATE DUE
nonprovisional	NO	\$1400		\$300			\$0		\$1	700		10/26/2006
EXAMIN	ER	ART UNIT		CLASS-SUBCLASS	:							
THOMAS, SH	IANE M	2186	_	711-137000	_							
 Change of correspondenc CFR 1.363). Change of correspond Address form PTO/SB/1 "Fee Address" indica PTO/SB/47; Rev 03-02 	ee address or indication dence address (or Chang 22) attached. tion (or "Fee Address") or more recent) attached	of "Fee Address" ge of Correspond Indication form d. Use of a Custo	' (37 lence omer	 For printing on t the names of u or agents OR, alter the name of a s registered attorney registered patent 	the pat p to 3 native single or ag attorn	ent front p registered ly, firm (havi ent) and theys or age	bage, lis d paten ng as a he naments. If	t attorn membe es of up no name	eys 1W1 era 2M1 o to e is 3H0	illia ichae ogan	m J 1 C & H	. Kubida . Martensen artson LLP
Number is required.				listed, no name wil								
 ASSIGNEE NAME AND PLEASE NOTE: Unless recordation as set forth in (A) NAME OF ASSIGN 	D RESIDENCE DATA s an assignee is identifi n 37 CFR 3.11. Comple EE	TO BE PRINTE ed below, no ass etion of this form	D ON T signee d is NOT	HE PATENT (print o lata will appear on th a substitute for filing (B) RESIDENCE: (C	or type he pate g an as CITY a) ent. If an signment. nd STAT	assign E OR C	ee is id	entified be RY)	low, the	docur	nent has been filed for
SRC Compu	ters, Inc.			Colorado	Spi	rings,	, Col	lorad	lo			
Please check the appropriate	e assignee category or c	ategories (will no	ot be prin	nted on the patent) :		ndividual	K Co	rporatio	on or other	private g	roup	entity Government
4a. The following fee(s) are	submitted:		4b.	Payment of Fee(s): (Please	first rea	pply an	y prev	iously paid	issue fe	e shor	wn above)
X Issue Fee	mall antitu diagount no			A check is enclose	ed.	Form DT	0 2020	is atta	ahad			
Advance Order - # of	f Copies			The Director is he	reby a Denosit	uthorized Account	to char Numbe	$\frac{ge}{50^{-1}}$	equiradsfee	(s), any c	leficie	ency, or credit any
5. Change in Entity Status	(from status indicated a	above)			opoon					(enclose		
a. Applicant claims S	MALL ENTITY status.	See 37 CFR 1.2	7.	b. Applicant is no	longe	r claiming	SMAI	L ENT	TTY status.	See 37 (CFR 1	.27(g)(2).
note: The Issue Fee and a interest as shown by the reco	ords of the United States	s Patent and Trad	lemark (Office.	an the	applicant	; a regi	stered a	ttorney or a	igent; or	the as	signee or other party in
Authorized Signature	XII-	Ku	lu_	0		Date	18	· C	TOS	n	2.00	04
Typed or printed name	William S	F. Rus	AG1			Registr	ation N	0	29,6	64		
This collection of informatic an application. Confidential submitting the completed ap this form and/or suggestions Box 1450, Alexandria, Virg Alexandria, Virginia 22313-	on is required by 37 CFI ity is governed by 35 U oplication form to the U for reducing this burde inia 22313-1450. DO N 1450.	R 1.311. The info ,S.C. 122 and 37 JSPTO. Time will en, should be sen NOT SEND FEES	CFR 1 VCFR 1 Vary c t to the SOR CO	is required to obtain 14. This collection is lepending upon the in Chief Information Of OMPLETED FORMS	or reta s estim ndivid fficer, S TO	ain a bene lated to ta ual case. A U.S. Pate THIS ADI	fit by the ke 12 m Any cont and Cont DRESS	ne publi ninutes mments Fradem . SENE	c which is to complete on the am ark Office, TO: Com	to file (at e, includi ount of t U.S. Dep nissioner	nd by ing ga ime y partm for F	the USPTO to process) thering, preparing, and ou require to complete ent of Commerce, P.O. atents, P.O. Box 1450,

Intel Exhibit 1002 - 246

PTOL-85 (Rev. 07/06) Approved for use through 04/30/2007.

OMB 0651-0033 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Electronic Patent Application Fee Transmittal								
Application Number:	10	869200						
Filing Date:	16	-Jun-2004						
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE							
First Named Inventor/Applicant Name:	Daniel Poznanovic							
Filer:	William J. Kubida/Julie Lange							
Attorney Docket Number:	SRC028							
Filed as Large Entity								
Utility Filing Fees								
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)			
Basic Filing:								
Pages:								
Claims:								
Miscellaneous-Filing:								
Petition:								
Patent-Appeals-and-Interference:								
Post-Allowance-and-Post-Issuance:								
Utility Appl issue fee		1501	1	1400	1400			
Publ. Fee- early, voluntary, or normal		1504	Inte	el Exhibit	1002 ³⁰⁰ 247			

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Extension-of-Time:				
Miscellaneous:				
Total in USD (\$)				1700

Electronic Acknowledgement Receipt						
EFS ID:	1260781					
Application Number:	10869200					
International Application Number:						
Confirmation Number:	5929					
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE					
First Named Inventor/Applicant Name:	Daniel Poznanovic					
Customer Number:	25235					
Filer:	William J. Kubida/Julie Lange					
Filer Authorized By:	William J. Kubida					
Attorney Docket Number:	SRC028					
Receipt Date:	18-OCT-2006					
Filing Date:	16-JUN-2004					
Time Stamp:	17:29:10					
Application Type:	Utility					

Payment information:

Submitted with Payment	yes				
Payment was successfully received in RAM	\$ 1700				
RAM confirmation Number	475				
Deposit Account	501123				
The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:					
Charge any Additional Fees required under 37 C.F.R. Section 1.16 and 1.17					

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part /.zip	Pages (if appl.)		
1	Issue Fee Payment Recorded	DOC270.PDF	163656	no	1		
Warnings:							
Information:							
2	Fee Worksheet (PTO-875)	fee-info.pdf	8362	no	2		
Warnings:							
Information:							
		Total Files Size (in bytes):	1	72018			
This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503. New Applications Under 35 U.S.C. 111 If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application. National Stage of an International Application under 35 U.S.C. 371 If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application to the Filing Receipt, in due course							

	<u>ed States Patent</u>	AND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 22. www.uspto.gov	TMENT OF COMMERCE Trademark Office OR PATENTS 313-1450
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929
25235 7:	590 10/19/2006		EXAM	IINER
HOGAN & H	ARTSON LLP		THOMAS,	SHANE M
ONE TABOR (1200 SEVENT	CENTER, SUITE 1500 EENTH ST		ART UNIT	PAPER NUMBER
DENVER, CO	80202		2186	
			DATE MAILED: 10/19/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)						
Supplemental	10/860 200		1					
Notice of Allowability	Examiner	Art Unit	<u>L.</u> .					
	Shane M. Thomas	2186						
The MAILING DATE of this communication app All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT R of the Office or upon petition by the applicant. See 37 CFR 1.313	ears on the cover sheet with the co (OR REMAINS) CLOSED in this app or other appropriate communication IGHTS. This application is subject to 3 and MPEP 1308.	prrespondence addre plication. If not include will be mailed in due withdrawal from issue	ess ed course. THIS e at the initiative					
1. X This communication is responsive to IDS filed 10/6/2006, after Notice of Allowance.								
2. X The allowed claim(s) is/are <u>1,4-12 and 15-23 (renumbered</u>	<u>I 1-19)</u> .							
 3. Acknowledgment is made of a claim for foreign priority up a) All b) Some* c) None of the: 1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 3. Copies of the certified copies of the priority documents do International Bureau (PCT Rule 17.2(a)). 	nder 35 U.S.C. § 119(a)-(d) or (f). e been received. e been received in Application No cuments have been received in this		ion from the					
Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application. THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.								
4. A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which giv	itted. Note the attached EXAMINER es reason(s) why the oath or declara	'S AMENDMENT or Nation is deficient.	OTICE OF					
 5. CORRECTED DRAWINGS (as "replacement sheets") mutication (a) including changes required by the Notice of Draftspers 1) hereto or 2) to Paper No./Mail Date	st be submitted. son's Patent Drawing Review (PTO- s Amendment / Comment or in the C	948) attached Office action of	back) of					
each sheet. Replacement sheet(s) should be labeled as such in t	the header according to 37 CFR 1.121(d).	backy of					
 DEPOSIT OF and/or INFORMATION about the depo attached Examiner's comment regarding REQUIREMENT 	Sit of BIOLOGICAL MATERIAL r FOR THE DEPOSIT OF BIOLOGIC	nust be submitted. N AL MATERIAL.	lote the					
 Attachment(s) 1. □ Notice of References Cited (PTO-892) 2. □ Notice of Draftperson's Patent Drawing Review (PTO-948) 3. ☑ Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date 10/06/2006 4. □ Examiner's Comment Regarding Requirement for Deposit of Biological Material 	 5. Notice of Informal P 6. Interview Summary Paper No./Mail Dat 7. Examiner's Amendr 8. Examiner's Stateme 9. Other 	Patent Application (PTO-413), te nent/Comment ent of Reasons for Allo	wance					
U.S. Patent and Trademark Office		PIERRE BATAILL' PRIMARY EXAMIN	E ER wlizlow					

Notice of Allowability
.

PTO/SB/08a (08-03) Approved for use through 07/31/2006. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

INFORMATION DISCLOSURE	Application Number		10869200	
	Filing Date		2004-06-16	
	First Named Inventor Danie		iel Poznanovic et al.	
(Not for submission under 37 CER 1 99)	Art Unit		2186	
	Examiner Name Thom		omas, Shane M.	
	Attorney Docket Numb	er	SRC028	

	U.S.PATENTS						Remove			
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue D)ate	Name of Pate of cited Docu	entee or Applicant ment	Pages, Releva Figures	Columns,Lines where nt Passages or Rele s Appear	e vant
5m	1	6076152		2000-00	6-13	Huppenthal et al.				
- Am	2 [.]	6247110		2001-0	6-12	Huppenthal et al.				
	-3	-6356963		-2002-0	3-12	Parks				
5M	-4	6594736		2003-00	6-15	Parks				
If you wis	h to ac	dd additional U.S. Pater	nt citatio	n inform	ation pl	ease click the	Add button.		Add	
			U.S.P	ATENT	APPLI		ICATIONS		Remove	
Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publication Name Date of cite		Name of Patentee or Applicant of cited Document		Pages, Releva Figures	Columns,Lines where nt Passages or Relev s Appear	e vant
	1									
If you wisl	h to ac	dd additional U.S. Publi	shed Ap	plicatior	citatio	n information p	lease click the Add	d button	Add	
				FOREI	GN PAT	ENT DOCUM	ENTS		Remove	
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ²	/ i	Kind Code⁴	Publication Date	Name of Patented Applicant of cited Document	e or F V F	Pages,Columns,Lines where Relevant Passages or Relevan Figures Appear	t T ⁵

•

Intel Exhibit 1002 - 253

	Application Number		10869200	
	Filing Date		2004-06-16	
INFORMATION DISCLOSURE	First Named Inventor Danie		niel Poznanovic et al.	
(Not for submission under 37 CER 1.99)	Art Unit		2186	
	Examiner Name Thor		omas, Shane M.	
	Attorney Docket Number		SRC028	

.

.

.

	1							
If you wisl	h to ac	d additional Foreign P	atent Document	citation	information pl	ease click the Add butto	n Add	
			NON-PATE	NT LITE	RATURE DO	CUMENTS	Remove	
Examiner Initials*	Examiner Initials* Cite No linclude name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.						T5	
	1	1						
If you wish	n to ac	d additional non-paten	t literature docur	ment cit	tation informati	on please click the Add	button Add	
			EX	AMINE	R SIGNATUR	E		
Examiner	Signa	ture Shan	7 Chan			Date Considered	10/12/06	
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.								
¹ See Kind C Standard ST ⁴ Kind of doc English lang	¹ See Kind Codes of USPTO Patent Documents at <u>www.USPTO.GOV</u> or MPEP 901.04. ² Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). ³ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁴ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark here if English language translation is attached.							



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.iispto.gov

APPLICATION NO.		ISSUE DATE	PATENT NO.	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200		12/12/2006	7149867	SRC028	5929
25235	7590	11/22/2006			

HOGAN & HARTSON LLP ONE TABOR CENTER, SUITE 1500 1200 SEVENTEENTH ST DENVER, CO 80202

ISSUE NOTIFICATION

The projected patent number and issue date are specified above.

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment is 0 day(s). Any patent to issue from the above-identified application will include an indication of the adjustment on the front page.

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (571)-272-4200.

APPLICANT(s) (Please see PAIR WEB site http://pair.uspto.gov for additional applicants):

Daniel Poznanovic, Colorado Springs, CO; David E. Caliga, Colorado Springs, CO; Jeffrey Hammes, Colorado Springs, CO;

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page __1_ of __1__

PATENT NO: 7,149,867 APPLICATION NO.: 10/869,200 ISSUE DATE: Dec. 12, 2006 INVENTOR(S): Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 12, line 43, insert "first" after "coupled to the"

Column 12, line 57, insert "second" after "between the"

Column 13, line 6, "a" should be --the--

Column 14, line 4, the second occurrence of "the" should be --a--

Mailing Address of Sender: William J. Kubida Hogan & Hartson _{LLP} One Tabor Center 1200 17th Street, Suite 1500 Denver, CO 80202

Send to: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

Intel Exhibit 1002 - 256

Electronic Acl	Electronic Acknowledgement Receipt					
EFS ID:	1601087					
Application Number:	10869200					
International Application Number:						
Confirmation Number:	5929					
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE					
First Named Inventor/Applicant Name:	Daniel Poznanovic					
Customer Number:	25235					
Filer:	William J. Kubida/Julie Lange					
Filer Authorized By:	William J. Kubida					
Attorney Docket Number:	SRC028					
Receipt Date:	16-MAR-2007					
Filing Date:	16-JUN-2004					
Time Stamp:	21:01:40					
Application Type:	Utility					

Payment information:

Submitted with Payment r	no
--------------------------	----

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part /.zip	Pages (if appl.)
1		DOC001.PDF	24153	yes	3

Intel Exhibit 1002 - 257

	Multipart Description/PDF files in .	zip description	
	Document Description	Start	End
	Miscellaneous Incoming Letter	1	2
	Request for Certificate of Correction	3	3
Warnings:			
Information	:		
	Total Files Size (in bytes):	2	4153
similar to a <u>New Applic</u> If a new app 37 CFR 1.53 shown on t <u>National Sta</u> If a timely s of 35 U.S.C application in due cour <u>New Interna</u> If a new internationa course, sub Receipt will	Post Card, as described in MPEP 503. <u>ations Under 35 U.S.C. 111</u> plication is being filed and the application includes the necess B(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be i his Acknowledgement Receipt will establish the filing date of <u>age of an International Application under 35 U.S.C. 371</u> submission to enter the national stage of an international appl . 371 and other applicable requirements a Form PCT/DO/EO/90 as a national stage submission under 35 U.S.C. 371 will be is se. <u>ational Application Filed with the USPTO as a Receiving Office</u> ernational application is being filed and the international appli s for an international filing date (see PCT Article 11 and MPEF al Application Number and of the International Filing Date (For piect to prescriptions concerning national security, and the dat l establish the international filing date of the application.	ary components for ssued in due cours the application. ication is complian 03 indicating accep sued in addition to 2 cation includes the 7 1810), a Notification rm PCT/RO/105) will te shown on this A	or a filing date (see se and the date at with the conditions otance of the the Filing Receipt, e necessary on of the II be issued in due acknowledgement

Attorney Docket No.: SRC028 Client/Matter No: 80404.0033.001 EFS-Web

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Name of Patentee:

Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes

Patent No.: 7,149,867

Issued: Dec. 12, 2006

Title: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

ATTENTION: Certificate of Corrections Branch Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

REQUEST FOR CERTIFICATE OF CORRECTION OF PATENT FOR PTO Mistake (37 C.F.R. 1.322(a))

DEAR SIR:

An error appears in this patent. The error is a formatting mistake by the PTO. The error occurred in good faith. Correction thereof does not involve such changes in the patent as would constitute new matter or would require reexamination.

Attached hereto in duplicate is form PTO-1050, with at least one copy being suitable for printing.

Please send the certificate to:

William J. Kubida Hogan & Hartson LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, CO 80202

Although no fee is believed due, any fee deficiency associated with this transmittal may be charged to Deposit Account 50-1123.

Date: 16 Koncot 2007

Respectfully submitted,

B

William J. Kubida, Reg. No. 29,664 Hogan & Hartson LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5909 Tel (303) 899-7333 Fax

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.: 7,149,867 B2APPLICATION NO.: 10/869200DATED: December 12, 2006INVENTOR(S): Daniel Poznanovic, David E. Caliga and Jeffrey Hammes

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 12, line 43, insert -- first-- after "coupled to the"

Column 12, line 57, insert --second-- after "between the"

Column 13, line 6, "a" should be --the--

Column 14, line 4, the second occurrence of "the" should be --a--.

Signed and Sealed this

Page 1 of 1

Twenty-fourth Day of April, 2007

JON W. DUDAS Director of the United States Patent and Trademark Office

PATENT EFS-Web Attorney Docket No. SRC028 Client/Matter No. 80404.0033.001

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200	Art Unit: 2186
Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes	Confirmation No.: 5929
Filed: June 16, 2004	Examiner: THOMAS, Shane M.
Attorney Docket No. SRC028	Customer No.: 25235
For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97

MAIL STOP AMENDMENT Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.97(i), please place the attached Form 1449 and the enclosed copy of the listed non-patent reference in the above-referenced file. In submitting these references, no representation is made or implied that the references are or are not material.

This Information Disclosure Statement is filed with no request for consideration of this reference. Accordingly, no fee is believed due. However, any fee associated herewith may be charged to Deposit Account No. 50-1223.

2008

Respectfully submitted,

William J. Kubida, Reg. No. 29,664 HOGAN & HARTSON LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5909 Tel (303) 899-7333 Fax

Intel Exhibit 1002 - 262

Doc description: Information Disclosure Statement (IDS) Filed

PTO/SB/08a (08-08) Approved for use through 08/31/2008. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

	Application Number		10869200	
	Filing Date		2004-06-16	
INFORMATION DISCLOSURE	First Named Inventor Danie		niel Poznanovic et al.	
(Not for submission under 37 CER 1 99)	Art Unit		2186	
	Examiner Name	Thom	as, Shane M.	
	Attorney Docket Number		SRC028	

U.S.PATENTS											
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue Da	ate	Name of Patentee or Applicant of cited Document			Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear		
	1	5941981		1999-08-2	24	Tran Thang M.			Abstract, fig. 1; col. 2, line 31 - 59; col. 3, line 6 - 18; col. 4, line 10 - 24.		
If you wis	h to a	dd additional U.S. Pater	nt citatio	n informa	tion pl	ease click the	Add button.				
			U.S.P	ATENT A	PPLIC	CATION PUB					
Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publication ¹ Date		Name of Patentee or Applicant of cited Document		Pages,Columns,Lines where Relevant Passages or Relevar Figures Appear		e vant	
	1										
If you wisl	h to ac	d additional U.S. Publis	shed Ap	plication of	citatior	n information p	lease click the Add	d butto	on.		
				FOREIGI	ΝΡΑΤ		ENTS	******			
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ²	i F	Kind Code4	Publication Date	Name of Patentee or Applicant of cited Document		Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear	T ⁵	
	1										
If you wish	n to ac	ld additional Foreign Pa	itent Do	cument ci	itation	information pl	ease click the Add	buttor	<u>ו</u>		
			NON	-PATENT	I LITE	RATURE DO	CUMENTS				
Examiner Initials*	Cite No	Include name of the au (book, magazine, journ publisher, city and/or c	ithor (in al, seria ountry w	CAPITAL II, sympos /here pub	. LETT sium, c olished	ERS), title of t catalog, etc), d	the article (when a late, pages(s), volu	opropr ime-is	iate), title of the item sue number(s),	T₂	

INFORMATION DISCLOSURE	Application Number		10869200
	Filing Date		2004-06-16
	First Named Inventor Dani		Janiel Poznanovic et al.
(Not for submission under 37 CER 1 99)	Art Unit		2186
	Examiner Name	Thom	as, Shane M.
	Attorney Docket Numb	er	SRC028

1 HAUCK S. ED, Association for Computing Machinery: "Configuration Prefetch for Single Context Reconfigurable Coprocessors", ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA '98, Monterey, CA, New York, NY, ACM, US, vol. 6th Conf., XP000883989, ISBN: 978-0-89791-978-4, Feb. 22-24, 1998, the whole document.								
If you wis	sh to a	add ad	ditional non-patent literature document citation information plea	ase click the Add b	outton			
			EXAMINER SIGNATURE					
Examiner Signature		Da	ate Considered					
*EXAMIN citation if	IER: I not ir	nitial if 1 confo	reference considered, whether or not citation is in conformanc rmance and not considered. Include copy of this form with nex	ce with MPEP 609. xt communication	Draw line through a to applicant.			
¹ See Kind Standard S ⁴ Kind of do English lang	Codes T.3). ³ ocumen guage 1	of USPT For Jap It by the translatio	O Patent Documents at <u>www.USPTO.GOV</u> or MPEP 901.04. ² Enter office th anese patent documents, the indication of the year of the reign of the Emperor appropriate symbols as indicated on the document under WIPO Standard ST. on is attached.	nat issued the documer r must precede the ser 16 if possible. ⁵ Applic	nt, by the two-letter code (W ial number of the patent doc ant is to place a check mark	IPO ument. . here if		

	CERTIFICATION STA	TEMEI	NT	
	Attorney Docket Numl	ber	SRC028	
	Examiner Name	Thom	nas, Shane M.	
(Not for submission under 37 CFR 1 99)	Art Unit		2186	
	First Named Inventor Da		el Poznanovic et al.	
	Filing Date	· · · · · · · · · · · · · · · · · · ·	2004-06-16	
	Application Number		10869200	

That each item of information contained in the information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(1).

OR

That no item of information contained in the information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing the certification after making reasonable inquiry, no item of information contained in the information disclosure statement was known to any individual designated in 37 CFR 1.56(c) more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(2).

See attached certification statement.

Fee set forth in 37 CFR 1.17 (p) has been submitted herewith.

X None

SIGNATURE

A signature of the applicant or representative is required in accordance with CFR 1.33, 10.18. Please see CFR 1.4(d) for the form of the signature

ionn of the signature.				
Signature	All-the	Date (YYYY-MM-DD)	2008-08-13	
Name/Print	WILLIAM J. KUSIDA	Registration Number	29 664	
			1	

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1 hour to complete, including gathering, preparing and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

Electronic Acknowledgement Receipt							
EFS ID:	3806167						
Application Number:	10869200						
International Application Number:							
Confirmation Number:	5929						
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE						
First Named Inventor/Applicant Name:	Daniel Poznanovic						
Customer Number:	25235						
Filer:	William J. Kubida/Julie Lange						
Filer Authorized By:	William J. Kubida						
Attorney Docket Number:	SRC028						
Receipt Date:	19-AUG-2008						
Filing Date:	16-JUN-2004						
Time Stamp:	17:39:18						
Application Type:	Utility under 35 USC 111(a)						

Payment information:

Submitted wi	th Payment	r	no						
File Listing:									
Document Number	Document Description		File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)			
1			DOC054.PDF	60647	ves	4			
				9ad95e65d8c889ad17b6a787bb23c023e5a 2d777	,				

Intel Exhibit 1002 - 266

	Document Des	scription	Start	E	nd
	Information Disclosure :	Statement Letter	1	1	
	Information Disclosure Staten	nent (IDS) Filed (SB/08)	2		4
Warnings:					
Information:					
2			52578		,
2	Foreign Reference	DOC052.PDF	483c68d61cdf9d33c70d3647c09b2e80a5c 1d15d	no	4
Warnings:					
Information:					
			233575		
3	NPL Documents	DOC055.PDF	f36a0ebb84e8d70d3ca57a5115fcbde50f58 ee04	no	10
Warnings:			·		
Information:					
		Total Files Size (in bytes)	: 34	6800	
This Acknowledge characterized by the Post Card, as desce New Applications If a new application 1.53(b)-(d) and Mi Acknowledgement National Stage of If a timely submiss U.S.C. 371 and othe national stage submiss Mew International If a new internation an international f and of the Internation national security,	ement Receipt evidences receip the applicant, and including page tribed in MPEP 503. <u>Under 35 U.S.C. 111</u> on is being filed and the applica PEP 506), a Filing Receipt (37 CF of Receipt will establish the filin <u>an International Application un</u> sion to enter the national stage her applicable requirements a F omission under 35 U.S.C. 371 wi <u>I Application Filed with the USP</u> onal application is being filed an iling date (see PCT Article 11 an ational Filing Date (Form PCT/RC and the date shown on this Ack	t on the noted date by the U ge counts, where applicable. Trion includes the necessary of R 1.54) will be issued in due g date of the application. The application of an international application of an international application orm PCT/DO/EO/903 indication orm PCT/DO/EO/903 indication orm PCT/DO/EO/903 indication of the international application of the international application d MPEP 1810), a Notification D/105) will be issued in due of anowledgement Receipt will be	SPTO of the indicated It serves as evidence components for a filing course and the date sl ion is compliant with t ing acceptance of the a e Filing Receipt, in due ion includes the neces of the International A ourse, subject to press establish the internati	documents of receipt s g date (see hown on th the condition e course. ssary comp opplication criptions co	s, imilar to a 37 CFR is ons of 35 as a onents for Number oncerning date of

PATENT EFS-Web Attorney Docket No. SRC028 Client/Matter No. 80404.0033.001

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97

MAIL STOP AMENDMENT Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.97(i), please place the attached Form 1449 and the enclosed copy of the listed non-patent reference in the above-referenced file. In submitting these references, no representation is made or implied that the references are or are not material.

This Information Disclosure Statement is filed with no request for consideration of this reference. Accordingly, no fee is believed due. However, any fee associated herewith may be charged to Deposit Account No. 50-1223.

<u>3 Sptr. 6 2009</u> Date

Respectfully submitted,

Michael/C. Martensen, Reg. No. 46,901 HOGAN & HARTSON LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5910 Tel (303) 899-7333 Fax

PTO/SB/08a (07-09) Approved for use through 07/31/2012. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Doc description: Information Disclosure Statement (IDS) Filed U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office; U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office; U.S. Patent

	Application Number		10869200	
	Filing Date		2004-06-16	
INFORMATION DISCLOSURE	First Named Inventor Danie		niel Poznanovic	
STATEMENT BY APPLICANT	Art Unit		2186	
	Examiner Name	Thom	as, Shane M	
	Attorney Docket Number		SRC028	

U.S.PATENTS											
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue D)ate	Name of Patentee or Applicant of cited Document			Pages,Columns,Lines where Relevant Passages or Relevar Figures Appear		
	1										
If you wis	h to ac	d additional U.S. Pater	nt citatio	n inform	ation pl	ease click the	Add button.				
	U.S.PATENT APPLICATION PUBLICATIONS										
Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publication Date		Name of Patentee or Applicant of cited Document		Pages,Columns,Lines where Relevant Passages or Relev Figures Appear		e vant	
	1										
If you wis	h to ac	d additional U.S. Publi	shed Ap	plication	citation	n information p	lease click the Add	d butto	on.		
				FOREIC	GN PAT	ENT DOCUM	ENTS				
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ²	/ i	Kind Code⁴	Publication Date	Name of Patentee or Applicant of cited Document		Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear	t T ⁵	
	1										
If you wis	h to ac	d additional Foreign Pa	atent Do	cument	citation	information pl	ease click the Add	buttor	1		
			NON	I-PATEN	IT LITE	RATURE DO	CUMENTS				
Examiner Initials*	Cite No	Include name of the au (book, magazine, journ publisher, city and/or o	uthor (in nal, seria country v	CAPITA al, sympo where pu	L LET osium, ublished	ERS), title of catalog, etc), c l.	the article (when a late, pages(s), volu	ppropi ime-is	riate), title of the item sue number(s),	T2	

	Application Number		10869200	
	Filing Date		2004-06-16	
INFORMATION DISCLOSURE	First Named Inventor Danie		niel Poznanovic	
(Not for submission under 37 CER 1 99)	Art Unit		2186	
	Examiner Name	Thom	as, Shane M	
	Attorney Docket Numb	er	SRC028	

	1	Japa	nese Office Action for JPN application no. 517452/2006, English trar	nslation mailed June	16, 2009, pgs. 24.				
	2	NAKAZATO Gaku et al., "Architecture and evaluation of OCHANOMIZ-1", Special Interest Group on Information Processing Society of Japan Report, Special Interest Group on Computer Architecture Report, Information Processing Society of Japan, September 20, 1993, IPSJ SIG Notes 93(71), pp. 57-64.							
If you wis	h to a	dd ado	ditional non-patent literature document citation information ple	ase click the Add t	outton	<u> </u>			
			EXAMINER SIGNATURE						
Examine	Signa	ature	C	Date Considered					
*EXAMIN citation if	ER: Ir not in	nitial if confo	reference considered, whether or not citation is in conformant rmance and not considered. Include copy of this form with ne	ice with MPEP 609 ext communication	. Draw line through a to applicant.				
¹ See Kind Standard S ⁴ Kind of do English lan	Codes c T.3). ³ F cument guage tr	of USPT For Japa by the ranslatio	O Patent Documents at <u>www.USPTO.GOV</u> or MPEP 901.04. ² Enter office t anese patent documents, the indication of the year of the reign of the Emperc appropriate symbols as indicated on the document under WIPO Standard ST on is attached.	that issued the docume or must precede the ser T.16 if possible. ⁵ Applic	nt, by the two-letter code (Wi rial number of the patent doci cant is to place a check mark	IPO ument. here if			

Electronic Acl	knowledgement Receipt
EFS ID:	6015127
Application Number:	10869200
International Application Number:	
Confirmation Number:	5929
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE
First Named Inventor/Applicant Name:	Daniel Poznanovic
Customer Number:	25235
Filer:	Michael Christian Martensen/Julie Lange
Filer Authorized By:	Michael Christian Martensen
Attorney Docket Number:	SRC028
Receipt Date:	03-SEP-2009
Filing Date:	16-JUN-2004
Time Stamp:	21:43:09
Application Type:	Utility under 35 USC 111(a)

Payment information:

Submitted with Payment no					
File Listin	g:				
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1	Information Disclosure Statement (IDS) Filed (SB/08)	DOC020.PDF	96023	no	3
			6b83ca4ec629510903a40e499d76e14eb48 031d3		
Warnings:					
Information:			Intel Exhib	oit 1002	2 - 271

2	Foreign Reference	DOC021.PDF5e	801918	no	24
2	l'oleign neleiche		5e89790c17d3b3e38524e471f92e0f7f9cce c5b0	110	
Warnings:					
Information:					
3	NPL Documents	DOC022.PDF	355915	no	8
			078d6c5f1e50cbec5b6df5a5130a80a6b56e 2848		-
Warnings:					
Information:					
		Total Files Size (in bytes):	12	53856	
1.53(b)-(d) and Acknowledgen National Stage	MPEP 506), a Filing Receipt (37 Cl nent Receipt will establish the filir of an International Application u	FR 1.54) will be issued in due on the second s	course and the date s	hown on th	ie

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Confirmation No.: 5929		
Art Unit: 2186		
Examiner: Thomas, Shane M.		
Customer No.: 25235		

TRANSMITTAL OF NOTIFICATION OF ENTITLEMENT TO SMALL ENTITY STATUS PURSUANT TO 37 C.F.R. § 1.27(c)(2)

MAIL STOP - OFFICE OF PETITIONS Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

By this communication, Applicant hereby notifies the Commissioner of Patents that large

entity status is no longer appropriate for the above-identified application, and we assert that

Applicant is entitled to small entity status.

A Certification of Small Entity Status, signed by Applicant, is attached.

Respectfully submitted,

December 17, 2014

Peter J. Meza, No 32,920 Hogan Lovells US LLP 2 North Cascade Avenue, Suite 1300 Colorado Springs, Colorado 80903 (719) 448-5906 Tel (719) 448-5922 Fax

SMALL ENTITY STATUS

The Patent Office allows "Small Entities" to pay lower Patent Office fees. However, improperly claiming small entity status can invalidate your patent. Section A below will help you determine if you or your business qualify as a small entity. Section B includes a certification for small entity status. If after reviewing the following materials you determine that you qualify for small entity status, please complete the certification and return it to us. If we do not receive the signed certification from you, we will not claim small entity status for the application identified below, and you will not qualify for the lower Patent Office fees. If you do complete the certification, we may ask you to confirm your small entity status at various points during the prosecution of the application and the life of the issued patent.

A. Definition of Small Entity

A small entity means any "person," "small business concern," "nonprofit organization," or a combination of these, that holds the rights in the invention <u>and</u> (a) has not assigned or licensed the rights to another who is not a small entity, <u>and</u> (b) is not obligated to assign or license the rights to another who is not a small entity.

- (1) *Person.* An inventor or other individuals who hold the rights in an invention.
- (2) Nonprofit organization. A nonprofit organization is either:
 - (i) A university or institution of higher education in any country;
 - (ii) An organization described in section 501(c)(3), and exempt from taxation under section 501(a) of the Internal Revenue Code;
 - (iii) Any nonprofit scientific or educational organization qualified under a state's nonprofit organization statute; or
 - (iv) Any nonprofit organization located in a foreign country, that would otherwise qualify as a "nonprofit organization" if it were located in the U.S.A.

(3) Small business concern. Any business concern whose number of employees, (part-time and full-time), including affiliates, does not exceed 500 persons.

B. Certification

Applicant or Patentee: <u>SRC Computers, LLC</u>

Assignee: SRC Computers, LLC

Application No(s). SEE EXHIBIT A

SRC Computers, LLC

STATEMENT CONCERNING SMALL ENTITY STATUS

I hereby certify that the owner of the application/patent identified above qualifies for small entity status because the owner has not assigned or licensed the rights in the invention to another who is not a small entity, and is not obligated to assign or license the rights in the invention to another who is not a small entity, and because:

The owner is a small business concern:

Business Name <u>SRC Computers, LLC</u>	
Signor's NameJon Huppenthal	Signature In than
Title President and CEO	Date 10/10/14
Business Address <u>4240 N. Nevada Avenue, Co</u>	olorado Springs, CO 80907

Intel Exhibit 1002 - 275

SRC Computers, LLC EXHIBIT A

Docket Number	Application Date	Application Number	Grant Date	Patent Number	Title
SRC001	12/17/1997	08/992,763	06/13/2000	6,076,152	MULTIPROCESSOR COMPUTER ARCHITECTURE
SRC001 CON	01/12/2000	09/481,902	06/12/2001	6,247,110	MULTIPROCESSOR COMPUTER ARCHITECTURE
SRC001 CON/DIV	01/05/2001	09/755,744		다. 다양 1843년 1943년 - 1943년 - 194 1943년 - 1943년 - 1943년 1943년 - 1943년 -	MULTIPROCESSOR COMPUTER ARCHITECTURE
SRC001 CON2	01/08/2003	10/339,133	11/01/2005	6,961,841	MULTIPROCESSOR COMPUTER ARCHITECTURE
SRC001 CON3	10/20/2004	10/969,635	06/26/2007	7,237,091	MULTIPROCESSOR COMPUTER ARCHITECTURE
SRC002	01/20/1998	09/008,871		an an an Anna an Anna. An	SCALABLE SINGLE SYSTEM IMAGE OPERATING
SRC003	02/03/1998	09/018,032	02/15/2000	6,026,459	SYSTEM AND METHOD FOR DYNAMIC PRIORITY
SRC004	06/30/1998	09/108,088	09/25/2001	6,295,598	SPLIT DIRECTORY-BASED CACHE COHERENCY
SRC006	07/25/2000	09/624,788	03/12/2002	6,356,983	SYSTEM AND METHOD PROVIDING CACHE
SRC007	08/15/2000	09/638,365	07/15/2003	6,594,736	SYSTEM AND METHOD FOR SEMAPHORE AND
SRC008	05/03/2000	09/563,561	01/15/2002	6,339,819	MULTIPROCESSOR WITH EACH PROCESSOR
SRC009	11/05/2001	10/008,128	12/28/2004	6,836,823	BANDWIDTH ENHANCEMENT FOR UNCACHED
SRC010	06/22/2001	09/888,276	08/13/2002	6,434,687	SYSTEM AND METHOD FOR ACCELERATING WEB
SRC011	12/05/2001	10/011,835	12/26/2006	7,155,602	INTERFACE FOR INTEGRATING
SRC011 CON	05/31/2005	11/140,718	01/23/2007	7,167,976	AN INTERFACE FOR INTEGRATING
SRC011 PRO	04/30/2001	60/286,979		A. 5. 3 197 1999.	DELIVERING ACCELERATION: THE POTENTIAL
SRC012	08/17/2001	09/932,330	05/13/2008	7,373,440	SWITCH/NETWORK ADAPTER PORT FOR
SRC012 CIP	01/10/2003	10/340,390	03/27/2007	7,197,575	SWITCH/NETWORK ADAPTER PORT COUPLING A
SRC012 CIP2	08/15/2005	11/203,983	07/21/2009	7,565,461	SWITCH/NETWORK ADAPTER PORT COUPLING A
SRC012 DIV	11/23/2004	10/996,016	09/02/2008	7,421,524	SWITCH/NETWORK ADAPTER PORT FOR
SRC013	10/23/2002	10/278,345	10/17/2006	7,124,211	SYSTEM AND METHOD FOR EXPLICIT
SRC014	05/09/2002	10/142,045		n e festar fisis in	ADAPTIVE PROCESSOR ARCHITECTURE
SRC014 DIV	05/02/2005	11/119.598			ADAPTIVE PROCESSOR ARCHITECTURE
SRC014 DIV/CIP	09/08/2005	11/222.417	07/29/2008	7.406.573	RECONFIGURABLE PROCESSOR ELEMENT
SRC015	10/31/2002	10/285.318	05/29/2007	7.225.324	MULTI-ADAPTIVE PROCESSING SYSTEMS AND
SRC015 CON	04/09/2007	11/733.064	11/17/2009	7.620.800	MULTI-ADAPTIVE PROCESSING SYSTEMS AND
SRC016	10/29/2002	10/282,986	02/21/2006	7.003.593	COMPUTER SYSTEM ARCHITECTURE AND
SRC017	10/31/2002	10/284.994	02/07/2006	6.996.656	SYSTEM AND METHOD FOR PROVIDING AN
SRC017 CON	07/22/2005	11/187.534			SYSTEM AND METHOD FOR PROVIDING AN
SRC018	10/31/2002	10/285.401	09/06/2005	6.941.539	EFFICIENCY OF RECONFIGURABLE HARDWARF
SRC019	10/31/2002	10/285.299	01/03/2006	6.983.456	PROCESS FOR CONVERTING PROGRAMS IN
SRC019 CON	10/04/2005	11/243,498	04/20/2010	7,703,085	PROCESS FOR CONVERTING PROGRAMS IN
SRC020 PRO	10/31/2002	60/422.722			GENERAL PURPOSE RECONFIGURABLE
SRC021	10/31/2002	10/285.399	11/20/2007	7 299 458	SYSTEM AND METHOD FOR CONVERTING
SRC022	10/31/2002	10/285 298	11/08/2005	6 964 029	SYSTEM AND METHOD FOR PARTITIONING
SRC023	10/31/2002	10/285 389	12/26/2006	7 155 708	DEBUGGING AND PERFORMANCE PROFILING
SRC024	01/10/2003	10/340 400			SYSTEM AND METHOD FOR SCALABLE
SRC025	01/14/2003	10/345 082	11/07/2006	7 134 120	
SRC026	011112000	10,010,002			HANDLING OF NON-NUMERIC VARIABLES
SRC027	07/11/2003	10/618 041	09/09/2008	7 424 552	SWITCH/NETWORK ADAPTER PORT
SRC027 CIP	06/16/2004	10/869 199	20,00/2000	, 1 1271002	SWITCH/NETWORK ADAPTER PORT
SRC027 CIP/DIV	08/06/2007	11/834 439	03/16/2010	7 680 968	SWITCH/NETWORK ADAPTER PORT
>SRC028	06/16/2004	10/869 200	12/12/2006	7 149 867	SYSTEM AND METHOD OF ENHANCING
SRC028 PRO	06/18/2003	60/479 339		11101001	
SRC029	10/17/2005	11/252 341	02/15/2011	7 890 686	DYNAMIC PRIORITY CONFLICT RESOLUTION
SRC030	07/10/2006	11/456,466	11/19/2013	8,589,666	ELIMINATION OF STREAM CONSUMER LOOP

SRC Computers, LLC EXHIBIT A

SRC031 PRO 11/05/2010	61/410,676	SNAP INTERFACE USING MEMORY BUFFI	ERS
SRC032 PRO 11/10/2010	61/412,124	COMPUTATIONAL UNIFICATION	
SRC033 PRO 12/16/2011	61/576,846	MOBILE DEVICE UTLITIZING RECONFIGU	RABLE
SRC031 11/01/2011	13/286,996	HETEROGENEOUS COMPUTING SYSTEM	i
SRC032 11/02/2011	13/287,322	04/29/2014 8,713,518 SYSTEM AND METHOD FOR COMPUTATIO	ONAL
SRC033 02/02/2012	13/365,090	MOBILE ELECTRONIC DEVICES UTILIZING	3
SRC036 05/27/2014	14/288,094	SYSTEM AND METHOD FOR RETAINING D	JRAM
SRC037 05/22/2014	14/284,616	SYSTEM AND METHOD FOR THERMALLY	
SRC035 05/28/2013	13/903,720	MULTI-PROCESSOR COMPUTER ARCHITI	ECTURE
SRC032 CON 03/10/2014	14/203,035	SYSTEM AND METHOD FOR COMPUTATION	ONAL

Electronic Ac	knowledgement Receipt
EFS ID:	21130575
Application Number:	10869200
International Application Number:	
Confirmation Number:	5929
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE
First Named Inventor/Applicant Name:	Daniel Poznanovic
Customer Number:	25235
Filer:	Peter John Meza/Joyce Medrano-Paywa
Filer Authorized By:	Peter John Meza
Attorney Docket Number:	SRC028
Receipt Date:	06-JAN-2015
Filing Date:	16-JUN-2004
Time Stamp:	14:20:38
Application Type:	Utility under 35 USC 111(a)

Payment information:

Submitted wi	th Payment	no			
File Listin	g:				
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1	Assertion of entitlement to small entity status	DOC037.pdf	218665	no	5
			a1abf77f811eb797c152ff6bcb1c067efa822 f22	10	
Warnings:			· · ·		
Information:			Intel Exhib	oit 1002	2 - 278

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

PTO/AIA/81A (02-15)

Approved for use through 01/31/2018. OMB 0651-0035

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless it displays a valid OMB control number

PATENT - POWER OF ATTORNEY OR REVOCATION OF POWER OF ATTORNEY WITH A NEW POWER OF ATTORNEY

CHANGE OF CORRESPONDENCE ADDRESS

AND

Patent Number	7,149,867
Issue Date	12-12-2006
First Named Inventor	Daniel Poznanovic
Title	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE
Attorney Docket No.	

I hereby revoke	all previous powers of attorn	ey given in the above-ident	tified patent.					
A Power of A	Attorney is submitted herewi	th.						
OR I hereby app attorney(s) o States Pater OR	point Practitioner(s) associate or agent(s) with respect to th nt and Trademark Office conn	d with the Customer Numb e patent identified above, a lected therewith:	per identified and to transad	in the box all busir	at right as my/o ness in the United	ur 23	3452	
all business	in the United States Patent a	elow as my/our attorney(s) nd Trademark Office conne) or agent(s) w ected therewit	h:	ct to the patent id	dentified abo	ove, and to	transact
	Practitioner(s) N	Name		R	Registration Numb	per]
								-
								-
]
Firm or Individual Ni Address	ame			State		7;	n	
Country							h l	
Telephone			1	Email				
I am the: Applicant. OR Patent owne Statement u	er. Inder 37 CFR 3.73(c) (Form P1	rO/AIA/96) submitted herev	with or filed o	n				
Signatura	/Todd Booko/		cant or Patent	Owner	Data	March 9, 2016	:	
Name	Todd Booke				Telephone	iviation 3, 2016	,	
Title and Comna	Inv CEO, SRC Labs, LLC				Telephone			
<u>NOTE</u> : Signature is required, subr	es of all the applicants or pate nit multiple forms, check the forms ar	ent owners of the entire int box below, and identify the e submitted.	terest or their e total numbe	represen er of form:	tative(s) are requ s submitted in the	ired. If more e blank belov	e than one s w.	ignature
	nformation is required by 37 CER	1 31 1 32 and 1 33 The inform	mation is requir	ed to obtai	n or retain a henefit	by the nublic	which is to u	undate

This collection of information is required by 37 CFR 1.31, 1.32, and 1.33. The information is required to obtain or retain a benefit by the public, which is to update (and by the USPTO to process) the file of a patent or reexamination proceeding. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 3 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

Privacy Act Statement

The **Privacy Act of 1974 (P.L. 93-579)** requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- 1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (*i.e.*, GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

PTO/AIA/96 (08-12) Approved for use through 01/31/2013. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

	STATEMENT UNDER 37 CFR 3.73(c)
Applicant/Patent	Owner: SRC Labs, LLC
Application No./P	atent No.: 7,149,867 Filed/Issue Date: 12-12-2006
Titled: SYSTEM A	AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE
SRC Labs, LLC	, a Limited Liability Company
(Name of Assignee)	(Type of Assignee, e.g., corporation, partnership, university, government agency, etc.)
states that, for the	e patent application/patent identified above, it is (choose one of options 1, 2, 3 or 4 below):
1. 🔽 The assig	nee of the entire right, title, and interest.
2. 🗌 An assigr	nee of less than the entire right, title, and interest (check applicable box):
L The ex holding th	tent (by percentage) of its ownership interest is%. Additional Statement(s) by the owners he balance of the interest must be submitted to account for 100% of the ownership interest.
There right, title	are unspecified percentages of ownership. The other parties, including inventors, who together own the entire and interest are:
Additio right, title	onal Statement(s) by the owner(s) holding the balance of the interest <u>must be submitted</u> to account for the entire , and interest.
3. The assignment of the other parties.	nee of an undivided interest in the entirety (a complete assignment from one of the joint inventors was made). , including inventors, who together own the entire right, title, and interest are:
Addition right, title	nal Statement(s) by the owner(s) holding the balance of the interest <u>must be submitted</u> to account for the entire , and interest.
4. The recipi complete transfer	ient, via a court proceeding or the like (<i>e.g.</i> , bankruptcy, probate), of an undivided interest in the entirety (a of ownership interest was made). The certified document(s) showing the transfer is attached.
The interest ident	ified in option 1, 2 or 3 above (not option 4) is evidenced by either (choose one of options A or B below):
A. 🖌 An assigr the United thereof is	ment from the inventor(s) of the patent application/patent identified above. The assignment was recorded in d States Patent and Trademark Office at Reel <u>037820</u> , Frame <u>0147</u> , or for which a copy attached.
B. 🗌 A chain o	f title from the inventor(s), of the patent application/patent identified above, to the current assignee as follows:
1. From:	То:
	The document was recorded in the United States Patent and Trademark Office at
	Reel, Frame, or for which a copy thereof is attached.
2. From:	То:
	The document was recorded in the United States Patent and Trademark Office at
	Reel, Frame, or for which a copy thereof is attached.
	[Page 1 of 2]

This collection of information is required by 37 CFR 3.73(b). The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450**.

STATEMENT UNDER 37 CFR 3.73(c)						
3. From:			То:			
	The document was recorded in the United States Patent and Trademark Office at					
	Reel	, Frame	, or for which a copy thereo	of is attached.		
4. From:			To:			
	The docume	ent was recorded in the L	United States Patent and Trademark Office at			
	Reel	, Frame	, or for which a copy thereo	of is attached.		
5. From:			To:			
	The docume	ent was recorded in the L	Inited States Patent and Tradema	rk Office at		
	Reel	, Frame	, or for which a copy thereo	of is attached.		
6. From:			To:			
	The document was recorded in the United States Patent and Trademark Office at					
	Reel	, Frame	, or for which a copy thereo	of is attached.		
Ade 🗌	ditional document	s in the chain of title are	listed on a supplemental sheet(s).			
As required by 37 CFR 3.73(c)(1)(i), the documentary evidence of the chain of title from the original owner to the assignee was, or concurrently is being, submitted for recordation pursuant to 37 CFR 3.11.						
[NOTE: A separate copy (i.e., a true copy of the original assignment document(s)) must be submitted to Assignment Division in accordance with 37 CFR Part 3, to record the assignment in the records of the USPTO. See MPEP 302.08]						
The undersigned (whose title is supplied below) is authorized to act on behalf of the assignee.						
/Todd R. Fronek/			March 3, 2016			
Signature Date			Date			
Todd R.	Todd R. Fronek			48516		
Printed or Ty	ped Name			Title or Registration Number		

[Page 2 of 2]

Privacy Act Statement

The **Privacy Act of 1974 (P.L. 93-579)** requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- 1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- 2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. À record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (*i.e.*, GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

Electronic Acknowledgement Receipt			
EFS ID:	25097226		
Application Number:	10869200		
International Application Number:			
Confirmation Number:	5929		
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE		
First Named Inventor/Applicant Name:	Daniel Poznanovic		
Customer Number:	25235		
Filer:	Todd Ryan Fronek/Kathryn Becker		
Filer Authorized By:	Todd Ryan Fronek		
Attorney Docket Number:	SRC028		
Receipt Date:	03-MAR-2016		
Filing Date:	16-JUN-2004		
Time Stamp:	17:37:15		
Application Type:	Utility under 35 USC 111(a)		

Payment information:

Submitted with	Payment	no	no			
File Listing:						
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)	
1	Power of Attorney	867 ndf	135744	20	2	
I	rower of Attorney	607.pu	e5e01686913fc660c171a378ebf41bbf7f8e 450a	110	2	
Warnings:						
Information:			Intel Exhib	oit 1002	2 - 285	

2	Assignee showing of ownership per 37 CFR 3.73	867_373c.pdf	106717	no	3
			743ecb081c478faf31aff1b41b4f571874ece 84c		
Warnings:	· · ·				
Information	:				
		Total Files Size (in bytes)	24	42461	
This Acknow characterize Post Card, a New Applic	wledgement Receipt evidences receipt ed by the applicant, and including pag is described in MPEP 503. ations Under 35 U.S.C. 111	on the noted date by the US e counts, where applicable.	SPTO of the indicated It serves as evidence	l document of receipt s	s, imilar to
This Acknow characterize Post Card, a <u>New Applic</u> If a new app	wledgement Receipt evidences receipt ed by the applicant, and including pag is described in MPEP 503. <u>ations Under 35 U.S.C. 111</u> plication is being filed and the applicat	on the noted date by the US e counts, where applicable. ion includes the necessary c	SPTO of the indicated It serves as evidence components for a filin	l document of receipt s og date (see	s, imilar to 37 CFR
This Acknow characterize Post Card, a <u>New Applic</u> If a new app 1.53(b)-(d) a	wledgement Receipt evidences receipt ed by the applicant, and including pag is described in MPEP 503. ations Under 35 U.S.C. 111 blication is being filed and the applicat and MPEP 506), a Filing Receipt (37 CFF	on the noted date by the US e counts, where applicable. ion includes the necessary of ? 1.54) will be issued in due	SPTO of the indicated It serves as evidence components for a filin course and the date s	l document of receipt s ng date (see hown on th	s, imilar to 37 CFR iis

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

United St	ates Patent and Tradema	ARK OFFICE UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS PO. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov		
APPLICATION NUMBER	FILING OR 371(C) DATE	FIRST NAMED APPLICANT	ATTY. DOCKET NO./TITLE	
10/869,200	06/16/2004	Daniel Poznanovic		
23452 LARKIN HOFFMAN DALY & LINDGREN, LTD. 8300 Norman Center Drive Suite 1000 Minneapolis, MN 55437		CONFIRMATION NO. 5929 POA ACCEPTANCE LETTER		

NOTICE OF ACCEPTANCE OF POWER OF ATTORNEY

This is in response to the Power of Attorney filed 03/03/2016.

The Power of Attorney in this application is accepted. Correspondence in this application will be mailed to the above address as provided by 37 CFR 1.33.

Questions about the contents of this notice and the requirements it sets forth should be directed to the Office of Data Management, Application Assistance Unit, at (571) 272-4000 or (571) 272-4200 or 1-888-786-0101.

/rmturner myles/

United St	ates Patent and Tradema	ARK OFFICE UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS PO. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov		
APPLICATION NUMBER	FILING OR 371(C) DATE	FIRST NAMED APPLICANT	ATTY. DOCKET NO./TITLE	
10/869,200	06/16/2004	Daniel Poznanovic		
25235 HOGAN LOVELLS US LLP - Colorado Springs TWO NORTH CASCADE AVENUE SUITE 1300 COLORADO SPRINGS, CO 80903		CONFIRMATION NO. 5929 POWER OF ATTORNEY NOTICE		
			Date Mailed: 03/08/2016	

NOTICE REGARDING CHANGE OF POWER OF ATTORNEY

This is in response to the Power of Attorney filed 03/03/2016.

• The Power of Attorney to you in this application has been revoked by the applicant. Future correspondence will be mailed to the new address of record(37 CFR 1.33).

Questions about the contents of this notice and the requirements it sets forth should be directed to the Office of Data Management, Application Assistance Unit, at (571) 272-4000 or (571) 272-4200 or 1-888-786-0101.

/rmturner myles/
Trials@uspto.gov Tel: 571-272-7822

Paper No. 22 Entered: May 10, 2019

UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

AMAZON WEB SERVICES, INC., AMAZON.COM, INC., and VADATA, INC., Petitioner,

v.

SAINT REGIS MOHAWK TRIBE, Patent Owner.

Case IPR2019-00103 Patent 7,149,867 B2

Before KALYAN K. DESHPANDE, JUSTIN T. ARBES, and CHRISTA P. ZADO, *Administrative Patent Judges*.

ZADO, Administrative Patent Judge.

DECISION Denying Inter Partes Review 35 U.S.C. § 314

Intel Exhibit 1002 - 289

I. INTRODUCTION

A. Overview

Amazon Web Services, Inc., Amazon.com, Inc., and VADATA, Inc. (collectively, "Petitioner")¹ filed a petition requesting *inter partes* review of claims 1, 3–9, and 11–19 (the "challenged claims") of U.S. Patent No. 7,149,867 B2 (Ex. 1001, "the '867 patent"). Paper 1 ("Pet."). Saint Regis Mohawk Tribe ("Patent Owner")² filed a Preliminary Response. Paper 20 ("Prelim. Resp.").

35 U.S.C. § 314 provides that an *inter partes* review must not be instituted "unless . . . the information presented in the petition . . . shows that there is a reasonable likelihood that the petitioner would prevail with respect to at least 1 of the claims challenged in the petition." 35 U.S.C. § 314(a). Upon considering the evidence and arguments presented, we determine the Petition does not demonstrate a reasonable likelihood that Petitioner would prevail with respect to at least one of the challenged claims.

Accordingly, we do not institute an *inter partes* review.

B. Related Proceeding

The parties advise that the '867 patent has been subject to, or relates to, the following district court proceeding: *SRC Labs and Saint Regis Mohawk Tribe v. Amazon Web Services, Inc., Amazon.com, Inc., and VADATA, Inc.*, No. 2:18-cv-00317 (W.D. Wash.). Pet. 2; Paper 17, 1.

¹ Petitioner identifies only itself as real parties-in-interest to the Petition. Pet. 1–2.

² Patent Owner identifies only itself as a real party-in-interest to this proceeding. Paper 17, 1.

C. The '867 Patent

The '867 patent, titled "System and Method of Enhancing Efficiency and Utilization of Memory Bandwidth in Reconfigurable Hardware," generally relates to "implementing explicit memory hierarchies in reconfigurable processors that make efficient use of off-board, on-board, on-chip storage and available algorithm locality." Ex. 1001, 1:18–21.

The '867 patent explains that microprocessors "énjoyed annual performance gains averaging about 50% per year," wherein most of the gains were attributable to higher clock processor speeds, more memory bandwidth, and increasing utilization of instruction level parallelism ("ILP") at execution time. *Id.* at 1:26–30. However, as microprocessor speeds increased, challenges arose to designing memory hierarchies that could keep up. *Id.* at 1:31–33. The '867 patent identifies two measures of the gap between microprocessor and memory hierarchy speeds—bandwidth efficiency and bandwidth utilization. *Id.* at 1:35–37. Because potential performance gains from using a faster microprocessor were reduced or negated by corresponding drops in bandwidth efficiency and bandwidth utilization, significant effort had been spent, according to the '867 patent, on development of memory hierarchies that could maintain high bandwidth efficiency and utilization. *Id.* at 1:45–50.

The '867 explains that one approach to bridging the gap was the utilization of cache memories. *Id.* at 1:51–53. In designing cache memories, a number of considerations had to be taken into account. *Id.* at 59–60. For example, for programs that exhibit a high degree of spatial locality (i.e., it is likely that other data within the same cache line will be needed), wide cache lines are efficient. *Id.* at 1:64–2:4. However, for programs that have low levels of spatial locality, narrow cache lines are

Patent 7,149,867 B2

more efficient. *Id.* at 2:4–7. The '867 patent provides additional examples of considerations in cache design. *Id.* at 2:14–3:40. The '867 patent states that the various considerations and tradeoffs made cache design challenging for a multipurpose computer that executes a wide variety of programs. *Id.* at 3:30–32. Cache designers tried to derive the program behavior of the "average" program, and optimize the cache for the "average" program. *Id.* at 3:32–36. As a result, the cache was sub-optimal for most programs, because most programs that actually run on the microprocessor are not "average." *Id.* at 3:36–39.

Because of the above-discussed issues, there was a growing need, according to the '867 patent, to develop improved memory hierarchies that limited overhead of a memory hierarchy without also reducing bandwidth efficiency and utilization. *Id.* at 3:57–60. To address the need, the '867 patent describes a system including a memory hierarchy and a reconfigurable processor that includes a data prefetch unit. *Id.* at 4:4–10, 5:60–62, 6:9–13, 7:34–48. "Unlike conventional static hardware platforms," the memory hierarchy is reconfigurable so that computational demands and memory bandwidth can be matched. *Id.* at 7:17–22. The '867 patent explains:

An important feature of the present invention is that many types of data prefetch units can be defined so that the prefetch hardware can be configured to conform to the needs of the algorithms currently implemented by the computational logic. The specific characteristics of the prefetch can be matched with the needs of the computational logic and the format and location of data in the memory hierarchy.

Id. at 7:49–55. The '867 patent provides an example of configuring the data prefetch unit depending on the needs of the computational logic. For

Patent 7,149,867 B2

example, Figures 9A and 9B show an external memory organized into a 128 byte (16 word) block structure that is optimized for stride 1 access of a cache. *Id.* at 7:56–59. However, the data prefetch unit can be configured to extract only 8 bytes of data in the memory block, discarding the remaining 120 bytes if only the 8 bytes are needed. *Id.* at 8:3–11. In another example relating to a computational intensive matrix multiplication problem, the '867 patent explains that

On a conventional microprocessor with static execution resources, these loops [representing matrix multiplication] would be arranged to give stride-one data access where possible and also block or tile these uses to facilitate data cache hits on the B and A matrices, which are read many times. With the configurable memory hierarchy of the present invention, matrix B may be stored in on-board BRAM memory 307 and rows of matrix A in registers.

Id. at 10:33-40.

D. Asserted Grounds of Unpatentability

Petitioner challenges claims 1, 3–9, and 11–19 of the '867 patent on the following grounds. Pet. 3.

Reference	Ground	Claims
Lange ³	§ 103(a)	1, 3–9, 11–19
Zhong ⁴	§ 103(a)	1, 4, 6, 7, 9

³ Holger Lange & Andreas Koch, "Memory Access Schemes for Configurable Processors," *Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing*, 10th International Conference, FPL 2000, Villach, Austria, 615–25 (Aug. 27–30, 2000) (Ex. 1003) ("Lange").

⁴ Peixin Zhong & Margaret Martonosi, "Using Reconfigurable Hardware to Customize Memory Hierarchies," *High-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic*, SPIE—The International Society for Optical Engineering, Boston, MA, 237–248 (Nov.

Petitioner relies on the declaration of Brad L. Hutchings, Ph.D., to support the Petition. Ex. 1002 ("Hutchings Declaration").

E. Challenged Claims

Of the challenged claims, claims 1, 9, and 13 are independent.

Claim 1, reproduced below, is illustrative.

1. A reconfigurable processor that instantiates an algorithm as hardware, comprising:

a first memory having a first characteristic memory bandwidth and/or memory utilization; and

a data prefetch unit coupled to the memory, wherein the data prefetch unit retrieves only computational data required by the algorithm from a second memory of second characteristic memory bandwidth and/or memory utilization and places the retrieved computational data in the first memory wherein the data prefetch unit operates independent of and in parallel with logic blocks using the computational data, and wherein at least the first memory and data prefetch unit are configured to conform to needs of the algorithm, and the data prefetch unit is configured to match format and location of data in the second memory.

II. DISCUSSION

A. Level of Ordinary Skill

Petitioner asserts that a person of ordinary skill in the art in the field of the '867 patent in the relevant time frame would have had a bachelor's degree in electrical engineering, computer engineering, or a related field, with two to three years of experience working with reconfigurable systems. Pet. 3 (citing Ex. 1002 \P 24). Petitioner asserts that "[w]ith more education,

^{20-21, 1996) (}Ex. 1004) ("Zhong").

Patent 7,149,867 B2

such as additional graduate degrees or study, less experience is needed to attain the ordinary level of skill." *Id.*

The Preliminary Response provides no assessment of the level of ordinary skill in the art.

For purposes of this decision and based on the record before us, we adopt Petitioner's assessment of the level of ordinary skill in the art.

B. Claim Construction

In an *inter partes* review involving a petition filed before November 13, 2018, claim terms in an unexpired patent are given their broadest reasonable construction in light of the specification of the patent. 37 C.F.R. § 42.100(b) (2016). Consistent with this standard, we assign claim terms their ordinary and customary meaning, as would be understood by one of ordinary skill in the art at the time of the invention, in the context of the entire patent disclosure. *See In re Translogic Tech., Inc.*, 504 F.3d 1249, 1257 (Fed. Cir. 2007). Only those terms that are in controversy need be construed, and only to the extent necessary to resolve the controversy. *See Nidec Motor Corp. v. Zhongshan Broad Ocean Motor Co.*, 868 F.3d 1013, 1017 (Fed. Cir. 2017) (citing *Vivid Techs., Inc. v. Am. Sci. & Eng'g, Inc.*, 200 F.3d 795, 803 (Fed. Cir. 1999)). We determine that the term "data prefetch unit" requires construction.

Each of the challenged independent claims recites a "data prefetch unit." Claim 1 recites

a data prefetch unit coupled to the memory, wherein the data prefetch unit retrieves only computational data required by the algorithm from a second memory of second characteristic memory bandwidth and/or memory utilization and places the retrieved computational data in the first memory wherein the data prefetch unit operates independent of and in parallel with logic blocks using the

computational data, and wherein at least the first memory and data prefetch unit are configured to conform to needs of the algorithm, and the data prefetch unit is configured to match format and location of data in the second memory

Ex. 1001, 12:43-54.

Claim 9 recites one or more reconfigurable processors,

wherein at least one of the reconfigurable processors includes a data prefetch unit to read and write only data required for computations by the algorithm between the data prefetch unit and the common memory wherein the data prefetch unit operates independent of and in parallel with logic blocks using the computational data, and wherein the data prefetch unit is configured to conform to needs of the algorithm and match format and location of data in the common memory.

Id. at 13:17-26.

Claim 13 recites "transferring data between a memory and a data prefetch unit in a reconfigurable processor," *id.* at 14:2–3, and further recites that the data prefetch unit is

configured to conform to needs of an algorithm implemented on the computational unit and transfer only data necessary for computations by the computational unit, and wherein the prefetch unit operates independent of and in parallel with the computational unit.

Id. at 14:6-11.

Petitioner proposes to construe the term "data prefetch unit" as "a functional unit that retrieves computational data needed to complete the algorithm instantiated on the reconfigurable processor during processing." Pet. 6–8. Petitioner states that this construction was proposed by Patent Owner in the related district court proceeding, and asserts that for purposes of the Petition, Patent Owner's construction should be used. *Id.* Petitioner does not explain why this construction is correct, or provide any arguments

or evidence to support this claim construction. *See generally id.*; Prelim. Resp. 17.

Patent Owner responds that Petitioner's proposed construction is incorrect. Prelim. Resp. 16–17. Patent Owner argues that the '867 patent expressly defines the term "data prefetch unit," and therefore the term should be construed in accordance with the express definition provided in the patent. *Id.* Patent Owner asserts that the '867 patent provides a heading labeled "Definitions" in the Detailed Description, and under this heading, defines "data prefetch unit." *Id.* at 16. Patent Owner argues, therefore, that "the patentee has clearly set forth a definition of the disputed term with reasonable clarity, deliberateness, and precision." *Id.* at 17.

When the specification of a patent provides a special definition for a claim term, even if it differs from the term's ordinary meaning, then the inventor's lexicography governs. *In re Morris*, 127 F.3d 1048, 1054 (Fed. Cir. 1997) (applying "the broadest reasonable meaning of the words in their ordinary usage as they would be understood by one of ordinary skill in the art, taking into account whatever enlightenment by way of definitions or otherwise that may be afforded by the written description contained in the applicant's specification"); *see also Thorner v. Sony Computer Entm't Am. LLC*, 669 F.3d 1362, 1365 (Fed. Cir. 2012) ("To act as its own lexicographer, a patentee must 'clearly set forth a definition of the disputed claim term," and "clearly express an intent' to redefine the term.").

We are persuaded that the '867 patent clearly sets forth a definition for the term "data prefetch unit." The '867 patent provides an express definition for "data prefetch unit" under the heading "Definitions," thereby indicating the patentee intended to accord a special definition to the term. Ex. 1001, 5:18, 5:40–43. The definition provides "Data prefetch Unit—is a

IPR2019-00130 Patent 7 149 867 1

Patent 7,149,867 B2

functional unit that moves data between members of a memory hierarchy. The movement may be as simple as a copy, or as complex as an indirect indexed strided copy into a unit stride memory," wherein a memory hierarchy "is a collection of memories." *Id.* at 5:39–43.

Petitioner's argument that its construction is the same as that proposed by Patent Owner in district court is not persuasive. Pet. 6–8. Petitioner does not cite any intrinsic or extrinsic evidence to support its proposed construction, much less explain why its construction is correct. *See generally id.* Petitioner has not explained, nor do we discern, a reason to deviate from the express definition for "data prefetch unit" provided in the '867 patent.

Therefore, on the record before us, we construe "data prefetch unit" in accordance with the definition set forth in the '867 patent, namely as "a functional unit that moves data between members of a memory hierarchy. The movement may be as simple as a copy, or as complex as an indirect indexed strided copy into a unite stride memory," wherein a "memory hierarchy" is "a collection of memories." Ex. 1001, 5:39–43.

C. Lange (Ex. 1003)

Lange, titled "Memory Access Schemes for Configurable Processors," generally describes a scalable, device-independent memory interface that supports both irregular access (via configurable caches) and regular access (via pre-fetching stream buffers). Ex. 1003, 615. Lange states that "[b]y hiding specifics behind a consistent abstract interface, it is suitable as a target environment for automatic hardware compilation." *Id.* Lange explains that reconfigurable compute elements can achieve considerable performance gains over standard central processing units ("CPUs"). *Id.* According to Lange, these reconfigurable elements often are combined with

a conventional processor, which provides control and I/O services that are more efficiently implemented with fixed logic. *Id.* In combined systems, design tools address hardware and software issues separately. *Id.* According to Lange, whereas the level of support for software is suitable, the same level of support is not provided for hardware. *Id.* Lange states that it therefore presents a "hardware target" for hardware compilers that is analogous to a software target for conventional computers. *Id.* The hardware target is a Memory Architecture for Reconfigurable Computers ("MARC"). *Id.* Figure 4 of Lange, reproduced below, shows an overview of the MARC architecture.



Figure 4. MARC architecture

Id. at 618. Figure 4 shows a MARC core with a caching port interfaced with front-end ports (CachePorts and StreamPorts) that interface with User Logic, and a streaming port interfaced with back-end ports interfaced with dynamic random access memory (DRAM) and n static random access memories (SRAMs). *Id.* The MARC core also interfaces, through a Back-End port,

Patent 7,149,867 B2

with a bus interface unit ("BIU") to an I/O bus. *Id.* The MARC core includes a First-In First-Out ("FIFO") buffer and Random Access Memory ("RAM").

D. Zhong (Ex. 1004)

Zhong, titled "User Reconfigurable Hardware to Customize Memory Hierarchies," generally describes implementing mechanisms like victim caches and prefetch buffers in reconfigurable hardware to improve application memory behavior. Ex. 1004, 237. Zhong states that microprocessor speeds have increased much more quickly than memory speeds. Id. As a result, there is a processor-memory performance gap such that many significant applications suffer from substantial memory bottlenecks, according to Zhong. Id. Zhong explains that typically cache memories are used to bridge the performance gap, but that cache memory still fails to provide high performance for certain applications. Id. To address issues with cache performance, Zhong states that prefetching techniques and use of victim caches (e.g., memory for storing data recently evicted from cache) may hide some latencies, but that these techniques result in waste of transistor space on CPU chips. Id.; see also id. at 239 (describing victim caches). Zhong proposes to address these issues by using programmable logic, such as field-programmable gate arrays (FPGAs), that can be reconfigured and customized for different functions during different sessions. Id. at 237. Part of Figure 1 of Zhong is reproduced below.

IPR2019-00130 Patent 7,149,867 B2



Id. at 239. The portion of Figure 1 reproduced above illustrates a computer architecture that includes configurable logic C1 on the same chip as a conventional Processor. *Id.* Applying one possible chip boundary, the chip is shown as including a Processor, C1, and an L1 cache, whereas the L2 cache and additional configurable processor C2 are off-chip. *Id.* The figure also shows an alternative chip boundary, in which the chip also includes the L2 cache and C2. *Id.* In both alternatives, the L2 cache is connected to Memory and I/O Bus. *Id.*

Zhong also discloses a prefetch buffer "to initiate main memory accesses in advance, so that the data will be closer to the processor when referenced." *Id.* at 240–241. The prefetch buffer comprises several independent slots, each of which holds several cache lines of data and works like a FIFO buffer. *Id.* at 241.

E. Principles of Law

Section 103(a) forbids issuance of a patent when "the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains." In *Graham v. John Deere Co.*, 383 U.S. 1 (1966), the Court set out a framework for applying the statutory language of § 103: under § 103, the scope and content of the prior art are to be determined; differences between the prior art and the claims at issue are to be ascertained; and the level of ordinary skill in the pertinent art resolved.

The Supreme Court has made clear that we apply "an expansive and flexible approach" to the question of obviousness. *KSR Int'l Co. v. Teleflex, Inc.*, 550 U.S. 398, 415 (2007). Whether a patent claiming the combination of prior art elements would have been obvious is determined by whether the improvement is more than the predictable use of prior art elements according to their established functions. *KSR Int'l Co.*, 550 U.S. at 417. Reaching this conclusion, however, requires more than a mere showing that the prior art includes separate references covering each separate limitation in a claim under examination. *Unigene Labs., Inc. v. Apotex, Inc.*, 655 F.3d 1352, 1360 (Fed. Cir. 2011). Rather, obviousness requires the additional showing that a person of ordinary skill at the time of the invention would have selected and combined those prior art elements in the normal course of research and development to yield the claimed invention. *Id.*

F. Patentability

As we discussed above, *supra* Sec. II.B, each of the challenged independent claims recites a "data prefetch unit." Petitioner's arguments, however, are based on a construction that we do not adopt. Petitioner does

not provide any arguments under the construction set forth above. For the reasons discussed below, Petitioner has not demonstrated a reasonable likelihood that Petitioner would prevail with respect to at least one of the challenged claims.

1. Asserted Obviousness over Lange

Petitioner asserts that, for purposes of the Petition, "the broadest reasonable interpretation of 'a data prefetch unit' is 'a functional unit that retrieves computational data needed to complete the algorithm instantiated on the reconfigurable processor during processing." Pet. 17. However, as we discussed above, we interpret "data prefetch unit," in accordance with the definition set forth expressly in the '867 patent, as "a functional unit that moves data between members of a memory hierarchy. The movement may be as simple as a copy, or as complex as an indirect indexed strided copy into a unit stride memory." *Supra* Sec. II.B; *see also* Ex. 1001, 5:40–43. In addition, in accordance with the '867 patent's express disclosure, we interpret a "memory hierarchy" as "a collection of memories." *Supra* Sec. II.B; Ex. 1001, 5:39.

Patent Owner argues that the Petition is based on an erroneous claim construction. Prelim. Resp. 22. Patent Owner argues that "[t]he Board is not required to 'play archeologist with the record' or endeavor to discover a challenge that might have been asserted had the Petitioner identified the correct claim construction." *Id.* at 22 (citing *United Microelectronics Corp. v. Lone Star Silicon Innovations LLC*, Case IPR2017-01513, slip op. at 9 (PTAB May 22, 2018) (Paper 10)). We agree.

Applying its proposed construction of "data prefetch unit," Petitioner argues that Lange's MARC core with its front-end port interfaces incorporates data prefetch units. Pet. 17. Petitioner argues that the MARC

core, when used with the front-end ports, performs the function of prefetching the computational data needed to complete the algorithm instantiated in Lange's user logic. *Id.* at 17–18.

The Petition, however, does not specify with particularity how Lange teaches a memory hierarchy, and moving data between members of a memory hierarchy, as required under our interpretation of the term "data prefetch unit." Our rules require that a petition specify with particularity where each element of a claim is found in the prior art, and include a detailed explanation of the relevance of the prior art to the claim. 37 C.F.R. § 42.104(b)(4) ("[t]he petition must specify where each element of the claim is found in the prior art patents or printed publications relied upon"); id. § 42.22(a)(2) ("[e]ach petition . . . must include . . . a detailed explanation of the significance of the evidence including material facts"); id. § 42.104(b)(5) (the petition must "identify . . . the relevance of the evidence to the challenge raised, including identifying specific portions of the evidence that support the challenge"). As the Federal Circuit has explained, "[i]n an IPR, the petitioner has the burden from the onset to show with particularity why the patent it challenges is unpatentable." Harmonic Inc. v. Avid Tech., Inc., 815 F.3d 1356, 1363 (Fed. Cir. 2016).

In its contentions regarding independent claims 1, 9, and 13, Petitioner does not identify a memory hierarchy in Lange, much less assert that Lange teaches moving data between members of a hierarchy. With regard to claim 1, Petitioner asserts that Lange discloses a first memory (i.e., either the FIFO memory in the MARC core or BlockSelectRAM in the FPGA) and a second memory (i.e., SRAM and/or DRAM accessed by the MARC core back-end ports), as recited in the claim, but Petitioner does not specify that these memories comprise a memory hierarchy or explain why

Patent 7,149,867 B2

that would be the case. Pet. 15–17 (asserting a first memory); *id.* at 21–22 (asserting second memory); *see generally id.* at 15–22 (failing to specify a memory hierarchy). With regard to claim 9, Petitioner identifies a memory, asserting that Lange discloses a "common memory" (i.e., DRAM in Figure 5), as recited in the claim, but Petitioner does not specify a memory hierarchy comprising a collection of memories. *Id.* at 33–34. With regard to claim 13, Petitioner asserts that Lange discloses a "memory" (i.e., the second memory of claim 1), as recited in claim 13, but Petitioner does not specify a memory hierarchy comprising a collection of memories. *Id.* at 37–39.

Similarly, the Petition does not address whether Lange teaches moving data between members of a memory hierarchy. *See generally id.* at 13–26, 33–34, 37–39.

By failing to address whether Lange teaches a memory hierarchy, and movement of data between members of the memory hierarchy, Petitioner has placed the burden on the Board to ascertain how the prior art allegedly reads on the challenged claims—a task that we do not undertake. The burden is on Petitioner, not the Board, to specify with particularity how Lange teaches a memory hierarchy, and moving data between members of a memory hierarchy.

For the reasons stated above, on this record, we are not persuaded that Petitioner has demonstrated a reasonable likelihood that it will prevail in showing unpatentability of claims 1, 3–9, and 11–19 as obvious over Lange.

2. Asserted Obviousness over Zhong

As we discussed above, we interpret "data prefetch unit," in accordance with the definition set forth expressly in the '867 patent, as "a functional unit that moves data between members of a memory hierarchy. The movement may be as simple as a copy, or as complex as an indirect

indexed strided copy into a unit stride memory," wherein a "memory hierarchy" is "a collection of memories." *Supra* Sec. II.B; *see also* Ex. 1001, 5:39–43. The Petition, however, applies a different claim construction. Pet. 48. As we discussed above with regard to Lange, *supra* Sec. II.F, Patent Owner argues that the Petition is based on an erroneous claim construction. Prelim. Resp. 22. We agree with Patent Owner.

The Petition does not specify with particularity how Zhong teaches a memory hierarchy, and moving data between members of a memory hierarchy, as required under our interpretation of the term "data prefetch unit." As we discussed above, our rules require that a petition specify with particularity where each element of a claim is found in the prior art, and include a detailed explanation of the relevance of the prior art to the claim. 37 C.F.R. §§ 42.104(b)(4), 42.22(a)(2), 42.104(b)(5); *see also Harmonic*, 815 F.3d at 1363 (explaining that "[i]n an IPR, the petitioner has the burden from the onset to show with particularity why the patent it challenges is unpatentable").

Applying its proposed construction of "data prefetch unit," Petitioner relies on Zhong's disclosure of a prefetch generator depicted in Figure 4 of Zhong and Zhong's "prefetching engine" for disclosure of a "data prefetch unit." Pet. 48. However, Petitioner does not identify a memory hierarchy in Zhong, much less assert that Zhong teaches moving data between members of a hierarchy. With regard to claim 1, Petitioner asserts that Zhong discloses a first memory (i.e., prefetch buffers) and a second memory (i.e., main memory or L2 cache), as recited in the claim, but Petitioner does not specify that these memories comprise a memory hierarchy or explain why that would be the case. Pet. 47 (asserting a first memory); *id.* at 52 (asserting second memory); *see generally id.* at 46–53 (failing to specify a

Patent 7,149,867 B2

memory hierarchy). With regard to claim 9, Petitioner identifies a memory, asserting that Zhong discloses a "common memory" (i.e., main memory in Zhong Figure 1), as recited in the claim, but Petitioner does not specify a memory hierarchy comprising a collection of memories. *Id.* at 60.

Similarly, the Petition does not address whether Zhong teaches moving data between members of a memory hierarchy. *See generally id.* at 44–56, 59–61.

By failing to address whether Zhong teaches a memory hierarchy, and movement of data between members of the memory hierarchy, Petitioner has placed the burden on the Board to ascertain how the prior art allegedly reads on the challenged claims—a task that we do not undertake. The burden is on Petitioner, not the Board, to specify with particularity how Zhong teaches a memory hierarchy, and moving data between members of a memory hierarchy.

For the reasons stated above, on this record, we are not persuaded that Petitioner has demonstrated a reasonable likelihood that it will prevail in showing unpatentability of claims 1, 4, 6, 7, and 9 as obvious over Zhong.

G. Additional Arguments by Patent Owner

Patent Owner argues that we should exercise our discretion to deny the Petition under 35 U.S.C. § 314(a). Prelim. Resp. 5–12. Patent Owner also argues that we should deny the Petition for failure to satisfy the requirement of 37 C.F.R. § 42.104(b)(3) that the petition set forth how the challenged claims are to be construed. *Id.* at 18–21. Because we deny the Petition on other grounds, we need not, and do not, address Patent Owner's arguments regarding § 314(a) and § 42.104(b)(3).

III. CONCLUSION

For the foregoing reasons, we determine that Petitioner has not demonstrated a reasonable likelihood it will prevail in showing unpatentability of at least one claim of the '867 patent. Because Petitioner has not satisfied the threshold for institution as to at least one claim, we do not institute *inter partes* review.

IV. ORDER

Accordingly, it is ORDERED that the Petition is denied and no trial is instituted.

PETITIONER:

J. David Hadden Saina Shamilov FENWICK & WEST LLP dhadden-ptab@fenwick.com sshamilov-ptab@fenwick.com

PATENT OWNER:

Alfonso Chan Joseph DePumpo SHORE CHAN DEPUMPO LLP achan@shorechan.com jdepumpo@shorechan.com

.

505488139 05/22/2019

PATENT ASSIGNMENT COVER SHEET

Electronic Version v1.1 Stylesheet Version v1.2 EPAS ID: PAT5534943

SUBMISSION TYPE:	NEW ASSIGNMENT	
NATURE OF CONVEY	ANCE: ASSIGNMENT	
CONVEYING PARTY	DATA	
	Name	Execution Date
SAINT REGIS MOHAV	WK TRIBE	05/21/2019
RECEIVING PARTY D	ΑΤΑ	
RECEIVING PARTY D	ΔΤΑ	
RECEIVING PARTY E Name:	DATA DIRECTSTREAM, LLC	
RECEIVING PARTY D Name: Street Address:	DATA DIRECTSTREAM, LLC 9925 FEDERAL DRIVE	
RECEIVING PARTY E Name: Street Address: Internal Address:	DATA DIRECTSTREAM, LLC 9925 FEDERAL DRIVE SUITE 130	
RECEIVING PARTY E Name: Street Address: Internal Address: City:	DATA DIRECTSTREAM, LLC 9925 FEDERAL DRIVE SUITE 130 COLORADO SPRINGS	
RECEIVING PARTY E Name: Street Address: Internal Address: City: State/Country:	DATA DIRECTSTREAM, LLC 9925 FEDERAL DRIVE SUITE 130 COLORADO SPRINGS COLORADO	

PROPERTY NUMBERS Total: 42

Property Type	Number
Patent Number:	6026459
Patent Number:	6076152
Patent Number:	6247110
Patent Number:	6295598
Patent Number:	6339819
Patent Number:	6434687
Patent Number:	6594736
Patent Number:	6836823
Patent Number:	6941539
Patent Number:	6961841
Patent Number:	6964029
Patent Number:	6983456
Patent Number:	6996656
Patent Number:	7003593
Patent Number:	7124211
Patent Number:	7134120
Patent Number:	7149867
Patent Number:	7155602
Patent Number:	7155708

Property Type	Number	
Patent Number:	7167976	
Patent Number:	7197575	
Patent Number:	7225324	
Patent Number:	7237091	
Patent Number:	7299458	
Patent Number:	7373440	
Patent Number:	7406573	
Patent Number:	7421524	
Patent Number:	7424552	
Patent Number:	7565461	
Patent Number:	7620800	
Patent Number:	7680968	
Patent Number:	7703085	
Patent Number:	7890686	
Patent Number:	8589666	
Patent Number:	8713518	
Patent Number:	8930892	
Patent Number:	9153311	
Patent Number:	9530483	
Patent Number:	9727269	
Application Number:	13365090	
Application Number:	14284616	
Application Number:	13903720	
CORRESPONDENCE DATA Fax Number: Correspondence will be sent using a fax number, if provide	(214)593-9111 to the e-mail address first; if that i ed: if that is unsuccessful, it will b	is unsucce sent via
Phone:	214-593-9110	e sent via
Email:	cevans@shorechan.com	
Correspondent Name:	CHRISTOPHER EVANS	
Address Line 1:	901 MAIN STREET	
Address Line 2:	SUITE 3300	
Address Line 4:	DAELAS, TEXAS 75202	
NAME OF SUBMITTER:	CHRISTOPHER EVANS	
SIGNATURE:	/Christopher Evans/	
DATE SIGNED:	05/22/2019	
	This document serves as an	Oath/D
Total Attachments: 6		

Patent Assignment Agreement

THIS PATENT ASSIGNMENT AGREEMENT is entered into on May 10, 2019 by and between Saint Regis Mohawk Tribe, a federally recognized American Indian Tribe (Assignor) and DirectStream LLC, a Delaware limited liability company (Assignee).

WHEREAS, Assignor is the sole and exclusive owner of the U.S. Patents and pending patent applications identified in Schedule A (the "Patents"); and

WHEREAS, Assignee desires to acquire all rights, title and interest in and to the Patents;

NOW, THEREFORE, the parties agree as follows:

- 1. Assignment. Be it known that for good and valuable consideration, the receipt and sufficiency of which is hereby acknowledged, Assignor hereby irrevocably conveys, transfers, and assigns to Assignee, and Assignee hereby accepts, all of Assignor's right, title, and interest in and to the following
 - (a) the patents and patent applications set forth in Schedule A hereto and all issuances, divisions, continuations, continuations-in-part, reissues, extensions, reexaminations, and renewals thereof (the "Patents");
 - (b) all rights of any kind whatsoever of Assignor accruing under any of the foregoing provided by applicable law of any jurisdiction, by international treaties and conventions, and otherwise throughout the world;
 - (c) any and all royalties, fees, income, payments, and other proceeds now or hereafter due or payable with respect to any and all of the foregoing, past, present and future; and
 - (d) any and all claims and causes of action with respect to any of the foregoing, whether accruing before, on, or after the date hereof, including all rights to and claims for damages, restitution, and injunctive and other legal and equitable relief for past, present, and future infringement, misappropriation, violation, misuse, breach, or default, with the right but no obligation to sue for such legal and equitable relief and to collect, or otherwise recover, any such damages.
- 2. Covenants. Assignor covenants and agrees and warrants that it has a full and unencumbered title to the invention hereby assigned, and further covenants and agrees that it has the right to grant such rights to said Patents and that it will, at any time upon request without cost or further compensation, execute and deliver any and all papers or instruments that, in the opinion of the Assignee, may be necessary or

desirable to secure said Assignee the full enjoyment of the rights and properties herein conveyed or intended to be conveyed by this instrument.

- 3. Recordation and Further Actions. Assignor hereby authorizes the Commissioner for Patents in the United States Patent and Trademark Office to record and register this Patent Assignment upon request by Assignee. Following the date hereof, Assignor shall take such steps and actions, and provide such cooperation and assistance to Assignee and its successors, assigns, and legal representatives, including the execution and delivery of any affidavits, declarations, oaths, exhibits, assignments, powers of attorney, or other documents, as may be necessary to effect, evidence, or perfect the assignment of the Assigned Patents to Assignee, or any assignee or successor thereto.
- 4. Counterparts. This Patent Assignment Agreement may be executed in counterparts, each of which shall be deemed an original, but all of which together shall be deemed one and the same agreement. A signed copy of this Patent Assignment Agreement delivered by facsimile, e-mail, or other means of electronic transmission shall be deemed to have the same legal effect as delivery of an original signed copy of this Patent Assignment Agreement.
- 5. Successors and Assigns. This Patent Assignment shall be binding upon and shall inure to the benefit of the parties hereto and their respective successors and assigns.
- 6. Governing Law. This Patent Assignment and any claim, controversy, dispute, or cause of action (whether in contract, tort, or otherwise) based upon, arising out of, or relating to this Patent Assignment Agreement and the transactions contemplated hereby shall be governed by, and construed in accordance with, the laws of the United States and the State of New York, without giving effect to any choice or conflict of law provision or rule (whether of the State of New York or any other jurisdiction).

IN WITNESS WHEREOF, Assignor has duly executed and delivered this Patent Assignment as of the date first above written.

SAINT REGIS MOHAWK TRIBE

By: Beverly Cook, Tribal Chief 5-21-19 Date:____ By: Michael Conners, Tribal Chief 5-21-19 Date:____ By: Eric Thompson, Tribal Chief 5-21-19 Date: AGREED TO AND ACCEPTED:

DirectStream, LLC

Signature: Brandon, Freeman, Chairman of DirectStream, LLC

- 2/-/1

Date:

Schedule A

Jurisdiction	Title	Status	Patent No./Serial No.	Issued/Filing Date
U.S.	System and method for dynamic priority conflict resolution in a multi-processor computer system having shared memory resources	Issued	6,026,459	2/15/2000
<u>U.S.</u>	Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem		6,076,152	6/13/2000
U.S.	Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem	Issued	6,247,110	6/12/2001
U.S.	Split directory-based cache coherency technique for a multi-processor computer system	Issued	6,295,598	9/25/2001
U.S.	Multiprocessor with each processor element accessing operands in loaded input buffer and forwarding results to FIFO output buffer	Issued	6,339,819	1/15/2002
U.S .	System and method for accelerating web site access and processing utilizing a computer system incorporating reconfigurable processors operating under a single operating system image	Issued	6,434,687	8/13/2002
U.S.	System and method for semaphore and atomic operation management in a multiprocessor	Issued	6,594,736	7/15/2003
U.S.	Bandwidth enhancement for uncached devices	Issued	6,836,823	12/28/2004
U.S.	Efficiency of reconfigurable hardware	Issued	6,941,539	9/6/2005
U.S.	Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem	Issued	6,961,841	11/1/2005
U.S.	System and method for partitioning control- dataflow graph representations	Issued	6,964,029	11/8/2005
U.S.	Process for converting programs in high-level programming languages to a unified executable for hybrid computing platforms	Issued	6,983,456	1/3/2006
U.S.	System and method for providing an arbitrated memory bus in a hybrid computing system	Issued	6,996,656	2/7/2006
U.S.	Computer system architecture and memory controller for close-coupling within a hybrid processing system utilizing an adaptive processor		7,003,593	2/21/2006
U.S.	System and method for explicit communication of messages between processes running on different nodes in a clustered multiprocessor system	Issued	7,124,211	10/17/2006
U.S.	Map compiler pipelined loop structure	Issued	7,134,120	11/7/2006

TIC	System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable bactware	Terned	7 140 065	13/12/2004
0.5.	Interface for internating provedimental approximate	135060	/,149,80/	12/12/2006
U.S.	into a general purpose computing system	Issued	7,155,602	12/26/2006
U.S.	Debugging and performance profiling using control-dataflow graph representations with reconfigurable hardware emulation	Issued	7.155,708	12/26/2006
U.S.	Interface for integrating reconfigurable processors into a general purpose computing system	Issued	7,167,976	1/23/2007
U.S.	Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers	Issued	7,197,575	3/27/2007
U.S.	Multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions	Issued	7,225,324	3/29/2007
U.S.	Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem	Issued	7,237,091	6/26/2007
U.S.	System and method for converting control flow graph representations to control-dataflow graph representations	Issued	7,299,458	11/20/2007
TT C	Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module	Barry and	7 299 440	5 (12 (2000
0.5.	Iormat	Issuea	7,373,440	5/13/2008
U.S.	coarse and fine grained reconfigurable elements	Issued	7,406,573	7/29/2008
U.S.	Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory modulc format	Issued	7,421,524	9/2/2008
U.S.	Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices	Issued	7,424,552	9/9/2008
U.S.	Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers	Issued	7,565,461	7/21/2009
U.S.	Multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions	Issued	7,620,800	11/17/2009
U.S.	Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM)	Issued	7,680,968	3/16/2010

U.S.	Process for converting programs in high-level programming languages to a unified executable for hybrid computing platforms	Issued	7 703 085	4/20/2010
U.S.	Dynamic priority conflict resolution in a multi- processor computer system having shared resources	Issued	7.890.686	2/15/2011
U.S.	Elimination of stream consumer loop overshoot effects	Issued	8,589,666	11/19/2013
U.S.	System and method for computational unification of heterogeneous implicit and explicit processing elements	Issued	8,713,518	4/29/2014
U.S.	System and method for computational unification of heterogeneous implicit and explicit processing elements	Issued	8,930,892	1/6/2015
U.S.	System and method for retaining DRAM data when reprogramming reconfigurable devices with DRAM memory controllers	Issued	9,153,311	3/27/2014
U.S.	System and method for retaining dram data when reprogramming reconfigurable devices with DRAM memory controllers incorporating a data maintenance block colocated with a memory module or subsystem	Issued	9,530,483	12/27/2016
U.S.	System and method for retaining DRAM data when reprogramming reconfigurable devices with DRAM memory controllers incorporating a data maintenance block colocated with a memory module or subsystem	Issued	9,727,269	8/8/2017
U.S.	Mobile electronic devices utilizing reconfigurable processing techniques to enable higher speed applications with lowered power consumption	Pending	13/365,090	2/2/2012
U.S.	System and method for thermally coupling memory devices to a memory controller in a computer memory board	Pending	14/284,616	3/22/2014
U.S.	Multi-processor computer architecture incorporating distributed multi-ported common memory modules	Pending	13/903,720	5/28/2013

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Appl. of:	Daniel Poznanovic et al.	Atty. Docket:	39193.10021US02
Serial No.:	10/869,200	Patent No.:	7,149,867
Filing Date:	June 16, 2004	Issue Date:	December 12, 2006
Ear	SYSTEM AND METHOD OF ENH	ANCING EFFIC	

For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

REQUEST FOR CERTIFICATE OF CORRECTION OF OFFICE MISTAKE (37 CFR 1.322)

Commissioner for Patents Office of Data Management Attention: Certificates of Correction Branch P.O. Box 1450 Alexandria, VA 22313-1450

Sir

Pursuant to 37 CFR 1.322, Applicant requests a Certificate of Correction in the above

referenced patent. Attached hereto is Form PTO/SB/44, with at least one copy being suitable for

printing. Upon approval, please send the certificate to the undersigned attorney of record.

REMARKS

No fee is believed due as the identified error occurred during the process of printing the

patent; however, the Commissioner is authorized to charge any additional fees necessitated by

this correspondence to Deposit Account No. 12-0449.

Respectfully submitted,

Date: 12 March 2020

/Todd R. Fronek/ Todd R. Fronek Registration No. 48516 Customer No. 23452 Phone No.: 952-896-3295 Email: tfronek@larkinhoffman.com

Intel Exhibit 1002 - 319

PTO/SB/44 (09-07) Approved for use through 01/31/2020, OMB 0651-0033 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. (Also Form PTO-1050)

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page 1 of 1

PATENT NO. : 7,149,867 B2

APPLICATION NO.: 10/869,200

ISSUE DATE : December 12, 2006

INVENTOR(S) : Daniel Poznanovic et al.

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In the Claims

Claim 11, Column 13, Line 32, after "least" and before "of" insert ---one---.

Claim 11, Column 13, Line 33, after "to" and before "data" change "the" to ---a---.

MAILING ADDRESS OF SENDER (Please do not use Customer Number below): Larkin Hoffman c/o Todd R. Fronek 8300 Norman Center Drive, Suite 1000 Minneapolis, MN 55437

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

Electronic Acknowledgement Receipt				
EFS ID:	38844025			
Application Number:	10869200			
International Application Number:				
Confirmation Number:	5929			
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE			
First Named Inventor/Applicant Name:	Daniel Poznanovic			
Customer Number:	23452			
Filer:	Todd Ryan Fronek/Sarah Duklet			
Filer Authorized By:	Todd Ryan Fronek			
Attorney Docket Number:				
Receipt Date:	12-MAR-2020			
Filing Date:	16-JUN-2004			
Time Stamp:	11:25:23			
Application Type:	Utility under 35 USC 111(a)			

Payment information:

Submitted wi	th Payment	no			
File Listin	g:				
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
			127666		
1	Request for Certificate of Correction	Request_COC.pdf	b7d97d02cb37ac9985819b230e05306799 26de90	no	1
Warnings:			Intel Exhib	oit 1002	2 - 321

Intel Exhibit 1002 - 321

Information:					
2	Request for Certificate of Correction	COC.pdf	64624 231a5faca7ede5b78c44f4bd939f12e51e43 8e18	no	1
Warnings:					
Information:					
		Total Files Size (in bytes)	19	92290	
This Acknow characterized Post Card, as <u>New Applica</u> If a new appl 1.53(b)-(d) an Acknowledg <u>National Stac</u> If a timely su U.S.C. 371 an national stac <u>New International stace</u> If a new inter an international second the application	ledgement Receipt evidences receip d by the applicant, and including pag described in MPEP 503. tions Under 35 U.S.C. 111 ication is being filed and the applica and MPEP 506), a Filing Receipt (37 CF ement Receipt will establish the filin ge of an International Application un bmission to enter the national stage of other applicable requirements a F ge submission under 35 U.S.C. 371 wi tional Application Filed with the USP mational application is being filed an onal filing date (see PCT Article 11 an ternational Filing Date (Form PCT/RC urity, and the date shown on this Ack on.	t on the noted date by the Us ge counts, where applicable. (R 1.54) will be issued in due of g date of the application. (der 35 U.S.C. 371) of an international applicati orm PCT/DO/EO/903 indicati II be issued in addition to the <u>TO as a Receiving Office</u> and the international applicat d MPEP 1810), a Notification D/105) will be issued in due convoledgement Receipt will	SPTO of the indicated It serves as evidence components for a filin course and the date s on is compliant with t ng acceptance of the e Filing Receipt, in du ion includes the nece of the International <i>I</i> ourse, subject to pres establish the internat	document of receipt s g date (see hown on th the condition application e course. ssary comp Application criptions co ional filing	s, imilar to a 37 CFR is ons of 35 n as a onents for Number oncerning date of

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.: 7,149,867 B2APPLICATION NO.: 10/869200DATED: December 12, 2006INVENTOR(S): Daniel Poznanovic et al.

Page 1 of 1

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In the Claims

Claim 11, Column 13, Line 32, after "least" and before "of" insert --one--.

Claim 11, Column 13, Line 33, after "to" and before "data" change "the" to ---a---.

Signed and Sealed this Seventh Day of April, 2020

ndiei an

Andrei Iancu Director of the United States Patent and Trademark Office

Intel Exhibit 1002 - 323