UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

INTEL CORPORATION,

Petitioner

v.

FG SRC LLC,

Patent Owner

CASE NO.: UNASSIGNED
PATENT NO. 7,149,867

DECLARATION OF JACOB ROBERT MUNFORD

Mail Stop **PATENT BOARD**
Patent Trial and Appeal Board
U.S. Patent and Trademark Office
P.O. Box 1450
Alexandria, VA 22313-1450

1. My name is Jacob Robert Munford. I am over the age of 18, have personal knowledge of the facts set forth herein, and am competent to testify to the same.

2. I earned a Master of Library and Information Science (MLIS) from the University of Wisconsin-Milwaukee in 2009. I have over ten years of experience in the library/information science field. Beginning in 2004, I have served in various positions in the public library sector including Assistant Librarian, Youth Services Librarian and Library Director. I have attached my Curriculum Vitae as Appendix A.

3. During my career in the library profession, I have been responsible for materials acquisition for multiple libraries. In that position, I have cataloged, purchased, and processed incoming library works. That includes purchasing materials directly from vendors, recording publishing data from the material in question, creating detailed material records for library catalogs and physically preparing that material for circulation. In addition to my experience in acquisitions, I was also responsible for analyzing large collections of library materials, tailoring library records for optimal catalog search performance and creating lending agreements between libraries during my time as a Library Director.

4. I am not a lawyer and I am not rendering an opinion on the legal question of whether a particular document is, or is not, a “printed publication” under

the law. I am, however, rendering my opinion on the authenticity of the documents referenced herein and when and how each document was disseminated or otherwise made available to the extent that persons interested and ordinarily skilled in the subject matter or art, exercising reasonable diligence, could have located the document.

5. I am informed by counsel that an item is considered authentic if there is sufficient evidence to support a finding that the item is what it is claimed to be. I am also informed that authenticity can be established based on the contents of the documents themselves, such as the appearance, content, substance, internal patterns, or other distinctive characteristics of the item.

6. I am informed by counsel that a given reference qualifies as "publicly accessible" if it was disseminated or otherwise made available such that a person interested in and ordinarily skilled in the relevant subject matter could locate it through the exercise of ordinary diligence.

7. While I understand that the determination of public accessibility under the foregoing standard rests on a case-by-case analysis of the facts particular to an individual publication, I also understand that a printed publication is rendered "publicly accessible" if it is cataloged and indexed by a library such that a person interested in the relevant subject matter could locate it (*i.e.*, I understand that cataloguing and indexing by a library is sufficient though there are other ways that

a printed publication may qualify as "publicly accessible"). One manner of sufficient indexing is indexing according to subject matter. I understand that it is not necessary to prove someone actually looked at the printed publication in order to show it was publicly accessible by virtue of a library's cataloging and indexing thereof. I understand that cataloging and indexing by a single library of a single instance of a particular printed publication is sufficient. I understand that, even if access to a library is restricted, a printed publication that has been cataloged and indexed therein is publicly accessible so long as a presumption is raised that the portion of the public concerned with the relevant subject matter would know of the printed publication. I also understand that the cataloging and indexing of information that would guide a person interested in the relevant subject matter to the printed publication, such as the cataloging and indexing of an abstract for the printed publication, is sufficient to render a printed publication publicly accessible.

8. I understand that evidence showing the specific date when a printed publication became publicly accessible is not necessary. Rather, routine business practices, such as general library cataloging and indexing practices, can be used to establish an approximate date on which a printed publication became accessible.

9. I have been informed by counsel that a "person of ordinary skill in the art at the time of the inventions" (POSITA) is a hypothetical person who is presumed to be familiar with the relevant field and its literature at the time of the inventions.

This hypothetical person is also a person or ordinary creativity, capable of understanding the scientific principles applicable to the pertinent field.

10. I have been informed by counsel to assume that persons of ordinary skill in this subject matter or art would have included someone with at least (1) an undergraduate degree in electrical engineering or related field together with three years of experience in computer processor architecture and field programmable gate arrays ("FPGAs") ; or (2) a master's degree in electrical engineering or related field with two or more years of experience in computer processor architecture and FGPAs.

11. It is my opinion that such a person would have been actively engaged in academic research and learning through obtaining their degree and practice in the field, and possibly through formal instruction through the bibliographic resources relevant to his or her research. Such a person would have had access to a vast array of print resources, including at least the documents referenced below.

12. I am fully familiar with the catalog record creation process in the library sector. In preparing a material for public availability, a library catalog record describing that material would be created. These records are typically written in Machine Readable Catalog (herein referred to as "MARC") code and contain information such as a physical description of the material, metadata from the material's publisher, and date of library acquisition. In particular, the 008 field of

the MARC record is reserved for denoting the date of creation of the library record itself. As this typically occurs during the process of preparing materials for public access, it is my experience that an item's MARC record indicates the date of an item's public availability.

13. In my experience, the vast majority of library books cataloged and prepared for public availability in this fashion are made publicly available within 1 to 10 weeks of initial record creation. This window of time accounts for the standard library practices of purchasing the material, waiting for a shipment, designating in which collection the book will be housed, creating a MARC record, denoting the physical copies of the book with the library's markings and uploading the finished record to the public-facing library catalog. Claims of public availability in this declaration are based upon the 008 fields of the MARC record in question as well as quantity of library holdings. When a material is held by multiple libraries, comparing the 008 fields of those records provides a specific window for public availability.

14. This declaration is being drafted as of July 21, 2020, in the midst of the COVID pandemic. While I would normally seek to scan the library materials used for authentication in this document, all libraries within my usual travel range have been closed since March 2020. I live in Pittsburgh, Pennsylvania and Allegheny County is under a travel advisory, making it unsafe for me to pursue these materials in person.

15. I have reviewed Exhibit 1003 an article entitled "Architectural Adaptation of Application-Specific Locality Optimizations" by X. Zhang et al. as published in *International Conference on Computer Design VLSI in Computers and Processors, Oct 12 - 15 1997* by IEEE (hereto referred to as 'Zhang').

16. Attached hereto as Appendix ZHANG01 is a true and correct copy of the MARC record describing *International Conference on Computer Design VLSI in Computers and Processors, Oct 12 - 15 1997* as held by the University of Cincinnati. I secured this record myself from the University of Cincinnati's library's online catalog. The 008 field of this MARC record indicates *International Conference on Computer Design VLSI in Computers and Processors, Oct 12 - 15 1997* was first cataloged by the University of Cincinnati library as of November 18, 1997.

17. Attached hereto as Appendix ZHANG02 is a true and correct copy of the MARC record describing *International Conference on Computer Design VLSI in Computers and Processors, Oct 12 - 15 1997* as held by Cornell University. I secured this record myself from the Cornell University library's online catalog. The 008 field of this MARC record indicates *International Conference on Computer Design VLSI in Computers and Processors, Oct 12 - 15 1997* was first cataloged by the Cornell University library as of August 1, 2002.

18. Attached hereto as Appendix ZHANG03 is a true and correct copy of the MARC record describing *International Conference on Computer Design VLSI in Computers and Processors, Oct 12 - 15 1997* as held by Michigan State University. I secured this record myself from the Michigan State University library's online catalog. The 008 field of this MARC record indicates *International Conference on Computer Design VLSI in Computers and Processors, Oct 12 - 15 1997* was first cataloged by the Michigan State University library as of November 18, 1997.

19. The MARC records included within Appendices ZHANG01, ZHANG02 and ZHANG03 all accurately describe *International Conference on Computer Design VLSI in Computers and Processors, Oct 12 - 15 1997.* All three MARC records accurately describe this publication's title, publisher and ISBN. As such, it is my determination that these records accurately describe *International Conference on Computer Design VLSI in Computers and Processors, Oct 12 - 15 1997.* In comparing Exhibit 1003 to these three MARC records, it is my determination that Exhibit 1003 is a true and correct copy of *International Conference on Computer Design VLSI in Computers and Processors, Oct 12 - 15 1997.*

20. The MARC records included within Appendices ZHANG01, ZHANG02 and ZHANG03 all contain 008 fields that designate the date of record

creation, indicating a range of public availability via these libraries and institutions. The 008 fields of ZHANG01 and ZHANG03 have an 008 field entry of November 18, 1997. The 008 field of ZHANG02 has an 008 field entry of August 1, 2002. Considering this information, it is my determination that *International Conference on Computer Design VLSI in Computers and Processors, Oct 12 - 15 1997* and therefore 'Zhang' was made available and accessible to the public by shortly after November 18, 1997 and certainly no later than August 1, 2002.

21. I have reviewed Exhibit 1004 an article entitled "Architectural Adaptation in AMRM Machines" by R. Gupta as published in *IEEE Computer Society Workshop on VLSI 2000: Proceedings* by IEEE (hereto referred to as 'Gupta').

22. Attached hereto as Appendix GUPTA01 is a true and correct copy of the MARC record describing *IEEE Computer Society Workshop on VLSI 2000: Proceedings* as held by Georgia Tech. I secured this record myself from the Georgia Tech library's online catalog. The 008 field of this MARC record indicates *IEEE Computer Society Workshop on VLSI 2000: Proceedings* was first cataloged by the Georgia Tech library as of May 15, 2000

23. Attached hereto as Appendix GUPTA02 is a true and correct copy of the MARC record describing *IEEE Computer Society Workshop on VLSI 2000: Proceedings* as held by Notre Dame University. I secured this record myself from

the Notre Dame library's online catalog. The 008 field of this MARC record indicates *IEEE Computer Society Workshop on VLSI 2000: Proceedings* was first cataloged by the Notre Dame library as of May 15, 2000.

24. Attached hereto as Appendix GUPTA03 is a true and correct copy of the MARC record describing *IEEE Computer Society Workshop on VLSI 2000: Proceedings* as held by the Linda Hall Library. I secured this record myself from the Linda Hall Library's online catalog. The 008 field of this MARC record indicates *IEEE Computer Society Workshop on VLSI 2000: Proceedings* was first cataloged by the Linda Hall Library as of May 15, 2000.

25. The MARC records included within Appendices GUPTA01, GUPTA02 and GUPTA03 all accurately describe *IEEE Computer Society Workshop on VLSI 2000: Proceedings, 19-20 April 2001.* All three MARC records accurately describe this publication's title, publisher and ISBN. As such, it is my determination that these records accurately describe *IEEE Computer Society Workshop on VLSI 2000: Proceedings, 19-20 April 2001.* In comparing Exhibit 1004 to these three MARC records, it is my determination that Exhibit 1004 is a true and correct copy of *IEEE Computer Society Workshop on VLSI 2000: Proceedings, 19-20 April 2001.*

26. The MARC records included within Appendices GUPTA01, GUPTA02 and GUPTA03 all contain 008 fields that designate the date of record creation, indicating a range of public availability via these libraries and institutions.

The 008 fields of GUPTA01, GUPTA02 and GUPTA03 have an 008 field entry of May 15, 2000. Considering this information, it is my determination that *IEEE Computer Society Workshop on VLSI 2000: Proceedings, 19-20 April 2001* and therefore 'Gupta' was made available and accessible to the public by shortly after May 15, 2000.

27. I have reviewed Exhibit 1005 an article entitled "MORPH: A System Architecture for Robust Higher Performance Using Customization" by A. Chien and R. Gupta as published in *Proceedings of 6th Symposium on the Frontiers of Massively Parallel Computation (Frontiers '96)* by IEEE (hereto referred to as 'Chien').

28. Attached hereto as Appendix CHIEN01 is a true and correct copy of the MARC record describing *Proceedings of 6th Symposium on the Frontiers of Massively Parallel Computation (Frontiers '96)* as held by Cornell University. I secured this record myself from the Cornell University library's online catalog. The 008 field of this MARC record indicates *Proceedings of 6th Symposium on the Frontiers of Massively Parallel Computation (Frontiers '96)* was first cataloged by the Cornell University library as of November 22, 1996.

29. Attached hereto as Appendix CHIEN02 is a true and correct copy of the MARC record describing *Proceedings of 6th Symposium on the Frontiers of Massively Parallel Computation (Frontiers '96)* as held by the University of Dayton.

I secured this record myself from the University of Dayton library's online catalog. The 008 field of this MARC record indicates *Proceedings of 6th Symposium on the Frontiers of Massively Parallel Computation (Frontiers '96)* was first cataloged by the University of Dayton library as of November 18, 1996.

30. Attached hereto as Appendix CHIEN03 is a true and correct copy of the MARC record describing *Proceedings of 6th Symposium on the Frontiers of Massively Parallel Computation (Frontiers '96)* as held by Indiana University. I secured this record myself from the Indiana University library's online catalog. The 008 field of this MARC record indicates *Proceedings of 6th Symposium on the Frontiers of Massively Parallel Computation (Frontiers '96)* was first cataloged by the Indiana University library as of November 18, 1996.

31. The MARC records included within Appendices CHIEN01, CHIEN02 and CHIEN03 all accurately describe *Proceedings of 6th Symposium on the Frontiers of Massively Parallel Computation (Frontiers '96).* All three MARC records accurately describe this publication's title, publisher and ISBN. As such, it is my determination that these records accurately describe *Proceedings of 6th Symposium on the Frontiers of Massively Parallel Computation (Frontiers '96).* In comparing Exhibit 1005 to these three MARC records, it is my determination that Exhibit 1005 is a true and correct copy of *Proceedings of 6th Symposium on the Frontiers of Massively Parallel Computation (Frontiers '96).*

32. The MARC records included within Appendices CHIEN01, CHIEN02 and CHIEN03 all contain 008 fields that designate the date of record creation, indicating a range of public availability via these libraries and institutions. The 008 field of CHIEN01 has an 008 field entry of November 22, 1996. The 008 fields of CHIEN02 and CHIEN03 have an 008 field entry of November 18, 1996. Considering this information, it is my determination that *Proceedings of 6th Symposium on the Frontiers of Massively Parallel Computation (Frontiers '96)* and therefore 'Chien' was made available and accessible to the public by shortly after November 18, 1996.

33. I have reviewed Exhibit 1011, an article entitled "Safe and Protected Execution for the Morph/AMRM Reconfigurable Processor" by Andrew A. Chien & Jay H. Byun as published in *Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines: FCCM '99* by IEEE (hereto referred to as 'Byun').

34. Attached hereto as Appendix BYUN01 is a true and correct copy of the MARC record describing *Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines: FCCM '99* as held by Carnegie Mellon University. I secured this record myself from the Carnegie Mellon University library's online catalog. The 008 field of this MARC record indicates *Seventh Annual IEEE*

Symposium on Field-Programmable Custom Computing Machines: FCCM '99 was first cataloged by the Carnegie Mellon library as of December 7, 1999.

35. Attached hereto as Appendix BYUN02 is a true and correct copy of the MARC record describing *Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines: FCCM '99* as held by Notre Dame University. I secured this record myself from the Notre Dame University library's online catalog. The 008 field of this MARC record indicates S*eventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines: FCCM '99* was first cataloged by the Notre Dame library as of December 7, 1999.

36. Attached hereto as Appendix BYUN03 is a true and correct copy of the MARC record describing *Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines: FCCM '99* as held by University of Pennsylvania - Franklin. I secured this record myself from the University of Pennsylvania – Franklin library's online catalog. The 008 field of this MARC record indicates *Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines: FCCM '99* was first cataloged by the University of Pennsylvania - Franklin library as of September 30, 2000.

37. The MARC records included within Appendices BYUN01, BYUN02 and BYUN03 all accurately describe *Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines: FCCM '99*. All three MARC records

accurately describe this publication's title, publisher and ISBN. As such, it is my determination that these records accurately describe *Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines: FCCM '99*. In comparing Exhibit 1011 to these three MARC records, it is my determination that Exhibit 1011 is a true and correct copy of *Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines: FCCM '99*.

38. The MARC records included within Appendices BYUN01, BYUN02 and BYUN03 all contain 008 fields that designate the date of record creation, indicating a range of public availability via these libraries and institutions. The 008 fields of BYUN01 and BYUN02 have an 008 field entry of December 7, 1999. The 008 field of BYUN03 has an 008 field entry of September 30, 2000. Considering this information, it is my determination that *Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines: FCCM '99* and therefore 'Byun' was made available and accessible to the public by shortly after December 7, 1999 and certainly no later than September 30, 2000.

39. I have reviewed Exhibit B to Exhibit 1006, a textbook entitled "Computer Architecture: A Quantitative Approach" by John L. Hennessy and David A Patterson as published by Morgan Kaufman Publishers, Inc.

40. Attached hereto as Appendix HENNESSY01 is a true and correct copy of the MARC record describing "Computer Architecture: A Quantitative Approach"

as held by Case Western University. I secured this record myself from the Case Western University library's online catalog. The 008 field of this MARC record indicates "Computer Architecture: A Quantitative Approach" was first cataloged by the Case Western library as of July 12, 1989.

41. Attached hereto as Appendix HENNESSY02 is a true and correct copy of the MARC record describing "Computer Architecture: A Quantitative Approach" as held by Marietta College. I secured this record myself from the Marietta College library's online catalog. The 008 field of this MARC record indicates "Computer Architecture: A Quantitative Approach" was first cataloged by the Marietta College library as of July 12, 1989.

42. Attached hereto as Appendix HENNESSY03 is a true and correct copy of the MARC record describing "Computer Architecture: A Quantitative Approach" as held by Gettysburg College. I secured this record myself from the Gettysburg College library's online catalog. The 008 field of this MARC record indicates "Computer Architecture: A Quantitative Approach" was first cataloged by the Gettysburg College library as of November 20, 1990.

43. The MARC records included within Appendices HENNESSY01, HENNESSY02 and HENNESSY03 all accurately describe "Computer Architecture: A Quantitative Approach". All three MARC records accurately describe this publication's title, publisher and ISBN. As such, it is my determination that these

records accurately describe “Computer Architecture: A Quantitative Approach”. In comparing Exhibit 1006 to these three MARC records, it is my determination that Exhibit 1006 is a true and correct copy of “Computer Architecture: A Quantitative Approach”.

44. The MARC records included within Appendices HENNESSY01, HENNESSY02 and HENNESSY03 all contain 008 fields that designate the date of record creation, indicating a range of public availability via these libraries and institutions. The 008 fields of HENNESSY01 and HENNESSY02 have an 008 field entry of July 12, 1989. The 008 field of HENNESSY03 has an 008 field entry of November 20, 1990. Considering this information, it is my determination that “Computer Architecture: A Quantitative Approach” was made available and accessible to the public by shortly after July 12, 1989 and certainly no later than November 20, 1990.

45. I have been retained on behalf of the Petitioner to provide assistance in the above-illustrated matter in establishing the authenticity and public availability of the documents discussed in this declaration. I am being compensated for my services in this matter at the rate of $100.00 per hour plus reasonable expenses. My statements are objective, and my compensation does not depend on the outcome of this matter.

46. I declare under penalty of perjury that the foregoing is true and correct. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code.

Date: August 7, 2020 Respectfully submitted

_____

Jacob Robert Munford

Appendix A - Curriculum Vitae

Education

University of Wisconsin-Milwaukee - MS, Library & Information Science, 2009
Milwaukee, WI

- Coursework included cataloging, metadata, data analysis, library systems, management strategies and collection development.
- Specialized in library advocacy and management.

Grand Valley State University - BA, English Language & Literature, 2008
Allendale, MI

- Coursework included linguistics, documentation and literary analysis.
- Minor in political science with a focus in local-level economics and government.

Professional Experience

Researcher / Expert Witness, October 2017 – present
Freelance
Pittsburgh, Pennsylvania

- Material authentication and public accessibility determination. Declarations of authenticity and/or public accessibility provided upon research completion. Depositions provided on request.
- Research provided on topics of public library operations, material publication history, digital database services and legacy web resources.
- Past clients include Apple, Fish & Richardson, Erise IP, Baker Botts and other firms working in patent law.

Library Director, February 2013 - March 2015
Dowagiac District Library
Dowagiac, Michigan

- Executive administrator of the Dowagiac District Library. Located in Southwest Michigan, this library has a service area of 13,000, an annual

operating budget of over $400,000 and total assets of approximately $1,300,000.
- Developed careful budgeting guidelines to produce a 15% surplus during the 2013-2014 & 2014-2015 fiscal years.
- Using this budget surplus, oversaw significant library investments including the purchase of property for a future building site, demolition of existing buildings and building renovation projects on the current facility.
- Led the organization and digitization of the library's archival records.
- Served as the public representative for the library, developing business relationships with local school, museum and tribal government entities.
- Developed an objective-based analysis system for measuring library services - including a full collection analysis of the library's 50,000+ circulating items and their records.

November 2010 - January 2013
Librarian & Branch Manager, Anchorage Public Library
Anchorage, Alaska

- Headed the 2013 Anchorage Reads community reading campaign including event planning, staging public performances and creating marketing materials for mass distribution.
- Co-led the social media department of the library's marketing team, drafting social media guidelines, creating original content and instituting long-term planning via content calendars.
- Developed business relationships with The Boys & Girls Club, Anchorage School District and the US Army to establish summer reading programs for children.

June 2004 - September 2005, September 2006 - October 2013
Library Assistant, Hart Area Public Library
Hart, MI

- Responsible for verifying imported MARC records and original MARC cataloging for the local-level collection as well as the Michigan Electronic Library.
- Handled OCLC Worldcat interlibrary loan requests & fulfillment via ongoing communication with lending libraries.

Professional Involvement

Alaska Library Association - Anchorage Chapter

- Treasurer, 2012

Library Of Michigan

- Level VII Certification, 2008
- Level II Certification, 2013

Michigan Library Association Annual Conference 2014

- New Directors Conference Panel Member

Southwest Michigan Library Cooperative

- Represented the Dowagiac District Library, 2013-2015

Professional Development

Library Of Michigan Beginning Workshop, May 2008
Petoskey, MI

- Received training in cataloging, local history, collection management, children's literacy and reference service.

Public Library Association Intensive Library Management Training, October 2011
Nashville, TN

- Attended a five-day workshop focused on strategic planning, staff management, statistical analysis, collections and cataloging theory.

Alaska Library Association Annual Conference 2012 - Fairbanks, February 2012
Fairbanks, AK

- Attended seminars on EBSCO advanced search methods, budgeting, cataloging, database usage and marketing.

Appendix ZHANG01

```
LEADER 00000cam  2200000Ia 4500
001    37956155
003    OCoLC
005    19980303073923.0
008    971118s1997    caua     b    101 0 eng d
020    |z081868026X
020    0818682078 (case)
020    0818682086 (microfiche)
040    NAT|cNAT|dUIU
111 2  IEEE International Conference on Computer Design|d(1997 :
       |cAustin, Tex.)
245 10 International Conference on Computer Design :|bVLSI in
       Computers and Processors, October 12-15, 1997, Austin,
       Texas /|csponsored by IEEE Computer Society Technical
       Committee on Design Automation, IEEE Circuits and Systems
       Society
246 14 1997 IEEE International Conference on Computer Design
246 30 VLSI in Computers and Processors
246 30 ICCD'97
260    Los Alamitos, Calif :|bIEEE Computer Society Press,|cc1997
300    xix, 761 p. :|bill. ;|c28 cm
500    "IEEE Computer Society Press order number PR08026"--T.p.
       verso
500    "IEEE Order Plan catalog number 97CB36149"--T.p. verso
504    Includes bibliographical references and index
533    Microfiche.|b[Piscataway, N.J. :|cIEEE Service Center,
       Institute of Electrical and Electronic Engineers,|d1997].
       |e9 microfiches ; 11 x 15 cm
650  0 Electronic digital computers|xCircuits|vCongresses
650  0 Integrated circuits|xVery large scale integration
       |vCongresses
650  0 Computer engineering|vCongresses
710 2  IEEE Computer Society.|bDesign Automation Technical
       Committee
710 2  IEEE Circuits and Systems Society
910    MARS
```

LOCATION	CALL NO.	STATUS
CEAS Microforms	microfiche 64 97CM 3614-9	Click & Collect

Appendix ZHANG02

Librarian View

```
LEADER 02466cam a22005412 b4500
001 9882610
005 20190715042220.0
006 m     o  d
007 cr  n
008 020801s1997uuuucau     o|||||||| 2|eng|d
020       ǂa 9780818682063
020       ǂa 081868206X (Trade Paper) ǂc USD 24.95 Retail Price (Publisher)
024 3     ǂa 9780818682063
035       ǂa (WaSeSS)OCM1ssj0000451958
035       ǂa (OCoLC)812622195
035       ǂa 9882610
037       ǂb 00029433
040       ǂa BIP US ǂb eng ǂd WaSeSS ǂd NIC
245 0 0   ǂa Computer Design (ICCD '97), VLSI in Computers and Processors 1997: ǂb Proceedings of the International
          Conference
260       ǂa Los Alamitos : ǂb IEEE Computer Society Press ǂc Jan. 1997
300       ǂa 1 online resource.
336       ǂa text ǂ2 rdacontent
337       ǂa computer ǂ2 rdamedia
338       ǂa online resource ǂ2 rdacarrier
506       ǂa License restrictions may limit access.
650   4   ǂa Integrated Circuits ǂx Very Large Scale Integration
650   4   ǂa Electronic Digital Computers ǂx Circuits
650   4   ǂa Computer Engineering
650   4   ǂa Microcomputers ǂx Design and Construction
652   4   ǂa Technology & Engineering ǂx Electronics ǂx Circuits ǂx Vlsi & Ulsi
652   4   ǂa Technology & Engineering ǂx Electronics ǂx Digital
652   4   ǂa Computers ǂx Computer Engineering
652   4   ǂa Computers ǂx Hardware ǂx Personal Computers ǂx General
650   0   ǂa Electronic digital computers ǂx Circuits ǂv Congresses.
650   0   ǂa Integrated circuits ǂx Very large scale integration ǂv Congresses.
650   0   ǂa Computer engineering ǂv Congresses.
655   0   ǂa Electronic books.
650   7   ǂa Computer engineering. ǂ2 fast ǂ0 (OCoLC)fst00872078
650   7   ǂa Electronic digital computers ǂx Circuits. ǂ2 fast ǂ0 (OCoLC)fst00907124
650   7   ǂa Integrated circuits ǂx Very large scale integration. ǂ2 fast ǂ0 (OCoLC)fst00975602
856 4 0   ǂ3 Full text available from IEEE/IET Electronic Library (IEL) ǂi ssid=ssj0000451958; dbcode=RIE;
          providercode=PRVIEE ǂu http://proxy.library.cornell.edu/login?
          url=https://ieeexplore.ieee.org/servlet/opac?punumber=4973 ǂz Connect to text.
899 2     ǂa PRVIEE_RIE
948 2     ǂa 20180515 ǂb m ǂd batch ǂe lts
948 3     ǂa 20180515 ǂh SerialSolutions ǂi COO_360MARC_Update_20180514_monographs_changed.mrc.uc
948 0     ǂa 20170411 ǂb i ǂd batch ǂe lts
948 1     ǂa 20170411 ǂb s ǂd batch ǂe lts ǂf ebk
948 3     ǂa 20170411 ǂh SerialSolutions ǂi COO_360MARC_Update_20170410_monographs_new.mrc.uc
948 2     ǂa 20190715 ǂb m ǂd batch ǂe lts ǂx WorldShare
```

Appendix ZHANG03

```
LEADER 00000cam a2200421 a 4500
001    37956155
003    OCoLC
005    20160530125734.0
008    971118t19971997caua     b    101 0 eng d
020    |z081868026X
020    0818682078 (case)
020    0818682086 (microfiche)
040    NAT|cNAT|dUIU|dEEM|dUtOrBLW
049    EEME
090    TK7888.4 .I23 1997
090    TK7888.4|b.I23 1997
111 2  IEEE International Conference on Computer Design|d(1997 :
       |cAustin, Tex.)|0http://id.loc.gov/authorities/names/
       n82235954
245 10 International Conference on Computer Design :|bVLSI in
       Computers and Processors, October 12-15, 1997, Austin,
       Texas /|csponsored by IEEE Computer Society Technical
       Committee on Design Automation, IEEE Circuits and Systems
       Society.
246 14 1997 IEEE International Conference on Computer Design.
246 30 VLSI in Computers and Processors.
246 30 ICCD'97.
260    Los Alamitos, Calif. :|bIEEE Computer Society Press,
       |c[1997], ©1997.
300    xix, 761 pages :|billustrations ;|c28 cm
336    text|btxt|2rdacontent
337    unmediated|bn|2rdamedia
338    volume|bnc|2rdacarrier
500    "IEEE Computer Society Press order number PR08026"--Title
       page verso.
500    "IEEE Order Plan catalog number 97CB36149"--Title page
       verso.
504    Includes bibliographical references and index.
650  0 Electronic digital computers|xCircuits|vCongresses.|0http:
       //id.loc.gov/authorities/subjects/sh2009124809
650  0 Integrated circuits|xVery large scale integration
       |vCongresses.|0http://id.loc.gov/authorities/subjects/
       sh2008104263
650  0 Computer engineering|vCongresses.|0http://id.loc.gov/
       authorities/subjects/sh2009121192
710 2  IEEE Computer Society.|bDesign Automation Technical
       Committee.|0http://id.loc.gov/authorities/names/n91109047
710 2  IEEE Circuits and Systems Society.|0http://id.loc.gov/
       authorities/names/n79143117
935    BEV3077
```

LOCATION	CALL #	STATUS
MSU REMOTE STORAGE	TK7888.4 .I23 1997	AVAILABLE

Appendix GUPTA01

```
Leader 01392cam a2200301Ia 4500
001    995029553402947
005    20140710155115.0
008    000515s2000    caua     b    101 0 eng d
010    ##$a   99069215
020    ##$a0769505341
020    ##$a0769505368 (microfiche)
035    ##$a(OCoLC)ocm44050278
035    ##$a(GAT)502955-gtechdb-Voyager
049    ##$aGATT
090    ##$aTK7874.75$b.I354 2000
111    2#$aIEEE Computer Society Workshop on VLSI$d(2000 :$cOrlando, Fla.)
245    10$aIEEE Computer Society Workshop on VLSI 2000 :$bsystem design for a system-on-chip era : proceedings : 27-28 April 2000, Orlando, Florida /
246    30$aSystem design for a system-on-chip era
260    ##$aLos Alamitos, Calif. :$bIEEE Computer Society,$cc2000.
300    ##$axv, 161 p. :$bill. ;$c28 cm.
500    ##$a"IEEE Computer Society order number PR00534"--T.p. verso.
504    ##$aIncludes bibliographical references and index.
650    #0$aIntegrated circuits$xVery large scale integration$xDesign and construction$vCongresses.
650    #0$aComputers$xCircuits$xDesign and construction$vCongresses.
650    #0$aSystem design$vCongresses.
700    1#$aSmailagic, Asim,$d1950-
700    1#$aBrodersen, Robert W.,$d1945-
700    1#$aDe Man, H.
710    2#$aIEEE Computer Society.$bTechnical Committee on VLSI.
950    ##$agatech
AVA    ##$0995029553402947$822255385310002947$a01GALI_GIT$bGTLSC$cGeneral Collection$dTK7874.75 .I354 2000$eavailable$f1$g0$iOFF_CAMPUS$jGENERAL$k0$p
INST   ##$a01GALI_GIT
INT    ##$aP
PLK    ##$aAdditional Form.$b9914167917502947
```

Appendix GUPTA02

```
Leader 01436nam  2200325Ia 45e0
005    20000829161549.0
008    000515s2000    caua     b    101 0 eng d
010    ##$a99069215
020    ##$a0769505341
020    ##$a0769505368 (microfiche)
035    ##$a(OCoLC)44050278
035    9#$aR0181583
040    ##$aGAT$cGAT$dIND
049    ##$aINDU
090    ##$aTK 7874.75$b.I354 2000
111    2#$aIEEE Computer Society Workshop on VLSI$d(2000 :$cOrlando, Fla.)
245    10$aIEEE Computer Society Workshop on VLSI 2000 :$bsystem design for a system-on-chip era : proceedings : 27-28 April 2000, Orlando, Florida /$cedited by Asim Smailagic, Robert Brodersen, and Hugo De Man ; sponsored by the IEEE Computer Society Technical Committee on VLSI.
246    30$aSystem design for a system-on-chip era
260    ##$aLos Alamitos, Calif. :$bIEEE Computer Society,$cc2000.
300    ##$axv, 161 p. :$bill. ;$c28 cm.
500    ##$a"IEEE Computer Society order number PR00534"--T.p. verso.
504    ##$aIncludes bibliographical references and index.
650    #0$aIntegrated circuits$xVery large scale integration$xDesign and construction$vCongresses.
650    #0$aComputers$xCircuits$xDesign and construction$vCongresses.
650    #0$aSystem design$vCongresses.
700    1#$aSmailagic, Asim,$d1950-
700    1#$aBrodersen, Robert W.,$d1945-
700    1#$aDe Man, H.
710    2#$aIEEE Computer Society.$bTechnical Committee on VLSI.
852    00$aInNd$bANNEX$cHESB$hTK 7874.75$i.I354 2000
AUT    ##$aDe Man, Hugo
AUT    ##$aMan, H. de
AUT    ##$aIEEE Technical Committee on VLSI
AVA    ##$aNDU50$bANNEX$dTK 7874.75 .I354 2000$eavailable$tAvailable$f1$g0$hN$i0$jHESB$k0
BAR    ##$b00000019569375
FMT    BK
LDR    ##$aConference
TYP    ##$aBook
XYZ    ##$aChips (Electronics)
XYZ    ##$aCircuits, Integrated
XYZ    ##$aMicrochips
XYZ    ##$aComputer chips
XYZ    ##$aSystems design
XYZ    ##$aDesign, System
XYZ    ##$aAutomatic data processors
XYZ    ##$aElectronic computers
XYZ    ##$aElectronic calculating-machines
XYZ    ##$aComputing machines (Computers)
XYZ    ##$aAutomatic computers
XYZ    ##$aComputer hardware$7Computers
XYZ    ##$aElectronic brains$7Computers
XYZ    ##$aHardware, Computer$7Computers
```

BOOK

IEEE Computer Society Workshop on VLSI 2000 : system design for a system-on-chip era : proceedings : 27-28 April 2000, Orlando, Florida

IEEE Computer Society Workshop on VLSI [2000 : Orlando, Fla.], Asim Smailagic 1950-, Robert W. Brodersen 1945-, H De Man, IEEE Computer Society. Technical Committee on VLSI.
Los Alamitos, Calif. : IEEE Computer Society, c2000

TOP
EXPORT
PRINT COPIES
REQUEST
DETAILS
MORE LINKS
VIRTUAL SHELF

Export

EXPORT BIBTEX EXPORT RIS REFWORKS MENDELEY ENDNOTE EASYBIB
CITATION PERMALINK PRINT E-MAIL

Print Copies

Please sign in to request this item, or use link below to request a scanned chapter or article Sign in

LOCATIONS

Notre Dame, Annex
Available by request only • Use Request

TK 7874.75 .I354 2000

Request

IEEE/IET Electronic Library

Request an electronic copy of an article or book chapter

Details

Title	IEEE Computer Society Workshop on VLSI 2000 : system design for a system-on-chip era : proceedings : 27-28 April 2000, Orlando, Florida
Author	IEEE Computer Society Workshop on VLSI [2000 : Orlando, Fla.]
Contributor	Asim Smailagic 1950- Robert W. Brodersen 1945- H De Man IEEE Computer Society. Technical Committee on VLSI.
Published	Los Alamitos, Calif. : IEEE Computer Society c2000 xv, 161 p. : ill. ; 28 cm..

Language	English
General Notes	"IEEE Computer Society order number PR00534"--T.p. verso.
Subjects	Integrated circuits -- Very large scale integration -- Design and construction -- Congresses › Computers -- Circuits -- Design and construction -- Congresses › System design -- Congresses ›
Identifier	ISBN: 0769505341 ISBN: 0769505368 (microfiche) OCLC : 44050278
Record ID	ndu_aleph001747700
Type	Book

Report a problem with this record ›

More Links

Notre Dame Catalog ›
This item in WorldCat ›
This item in Google Books ›
Staff MARC View ›

Virtual Shelf

-SoC:
ard-
ing
ds in IC
Systems ...
2

Proceedings : IEEE Computer Society Workshop on ...
c1998

IEEE Computer Society Workshop on VLSI '99 : ...
c1999

IEEE Computer Society Workshop on VLSI 2000 : ...
c2000

IEEE/IFIP ... International Conference on VLSI and System-on- ...
2010

Appendix GUPTA03

```
leader  01576cam a2200373Ia 4500
001     993369243405961
005     20020117203800.0
008     000515s2000    caua     b    101 0 eng d
010     ##$a   99069215
020     ##$a9780769505343
020     ##$a0769505341
020     ##$a9780769505367 (microfiche)
020     ##$a0769505368 (microfiche)
035     ##$a(OCoLC)44050278
035     ##$9461012
035     ##$a(MoKL)336924-lhalldb
035     ##$a(lhalldb)336924-lhalldb
040     ##$aGAT $cGAT $dLHL
049     ##$aLHLA
090     ##$aTK7874 $b.I122 2000
111     2#$aIEEE Computer Society Workshop on VLSI $d(2000 : $cOrlando, Fla.)
245     10$aIEEE Computer Society Workshop on VLSI 2000 : $bsystem design for a system-on-chip era : proceedings : 27-28 April 2000, Orlando, Florida
246     31$aSystem design for a system-on-chip era
260     ##$aLos Alamitos, California : $bIEEE Computer Society, $cc2000.
300     ##$axv, 161 p. : $bill. ; $c28 cm.
500     ##$a"IEEE Computer Society order number PR00534"--T.p. verso.
504     ##$aIncludes bibliographical references and author index.
650     #0$aIntegrated circuits $xVery large scale integration $xDesign and construction $vCongresses
650     #0$aComputers $xCircuits $xDesign and construction $vCongresses.
650     #0$aSystem design $vCongresses
700     1#$aSmailagic, Asim, $d1950-
700     1#$aBrodersen, Robert W., $d1945-
700     1#$aDe Man, H.
710     2#$aIEEE Computer Society. $bTechnical Committee on VLSI
948     ##$aLTI 09/01/2008
994     ##$aE0 $bLHL
```

Appendix CHIEN01

Librarian View

```
LEADER 01759cam a2200385 a 4500
001 2885867
005 20161201161646.0
008 961122s1996    caua     b    101 0 eng d
020       ‡a 0818675519 (pbk.)
020       ‡a 0818675535 (microfiche)
035       ‡a (NIC)notisAPD7092
035       ‡a (OCoLC)35954060
035       ‡a 2885867
040       ‡a GAT ‡c GAT ‡d NIC
050   4   ‡a QA76.5 ‡b .S988 1996
111 2     ‡a Symposium on the Frontiers of Massively Parallel
          Computations ‡n (6th : ‡d 1996 : ‡cAnnapolis, Md.)
245 1 0   ‡a Frontiers '96, the Sixth Symposium on the Frontiers of
          Massively Parallel Computing :‡b October 27-31, 1996, Annapolis,
          Maryland : proceedings / ‡c sponsored by IEEE Computer Society ;
          in cooperation with NASA Goddard Space Flight Center,
          USRA/CESDIS.
246 3 0   ‡a Sixth Symposium on the Frontiers of Massively Parallel
          Computation
246 1 8   ‡a Frontiers'96
246 3 0   ‡a Proceedings, Frontiers '96
260       ‡a Los Alamitos, Calif. : ‡b IEEE Computer Society
          Press, ‡c c1996.
300       ‡a xiv, 372 p. : ‡b ill. ; ‡c 28 cm.
500       ‡a "IEEE Computer Society Press order number PR07551"--T.p.
          verso.
500       ‡a "IEEE order plan catalog number 96TB100062"--T.p. verso.
504       ‡a Includes bibliographical references and index.
650   0   ‡a Parallel processing (Electronic computers) ‡x Congresses.
650   7   ‡a Parallel processing (Electronic
          computers) ‡2 fast ‡0 (OCoLC)fst01052928
655   7   ‡a Conference papers and
          proceedings ‡2 fast ‡0 (OCoLC)fst01423772
710 2     ‡a IEEE Computer Society.
710 2     ‡a Goddard Space Flight Center.
710 2     ‡a Universities Space Research Association.
710 2     ‡a CESDIS.
905       ‡a 19961213120000.0
948 2     ‡a 20141211 ‡b m ‡d batch ‡e lts ‡x addfast
948 2     ‡a 20161201 ‡b m ‡d batch ‡e lts ‡x fix655fast
```

Frontiers '96, the Sixth Symposium on the Frontiers of Massively Parallel Computing

October 27-31, 1996, Annapolis, Maryland : proceedings

sponsored by IEEE Computer Society ; in cooperation with NASA Goddard Space Flight Center, USRA/CESDIS.

Author, etc.:	Symposium on the Frontiers of Massively Parallel Computations (6th : 1996 : Annapolis, Md.)
Format:	Book
Language:	English.
Published:	Los Alamitos, Calif. : IEEE Computer Society Press, c1996.
Subject:	Parallel processing (Electronic computers) > Congresses.
Description:	xiv, 372 p. : ill. ; 28 cm.
ISBN:	0818675519 (pbk.) 0818675535 (microfiche)
Other contributor:	IEEE Computer Society. Goddard Space Flight Center. Universities Space Research Association. CESDIS.
Other title:	Sixth Symposium on the Frontiers of Massively Parallel Computation Frontiers'96 Proceedings, Frontiers '96
Notes:	"IEEE Computer Society Press order number PR07551"--T.p. verso. "IEEE order plan catalog number 96TB100062"--T.p. verso. Includes bibliographical references and index.

Availability

✔Online

Connect to full text. Access limited to authorized subscribers.

Notes: Available by special arrangement in response to the COVID-19 outbreak. Simultaneous access is limited.

Information for users about temporary access

Library Annex Hours/Map

QA76.5 .S988 1996 Text

✔ Available

Browse related items by call number

QA76.5 .S988 1996

Librarian View

Appendix CHIEN02

University of Dayton

Libraries Catalog

START OVER | REGULAR DISPLAY | (Search History)

```
LEADER 00000cam  2200000Ia 4500
001    35954060
003    OCoLC
005    19970228130418.0
008    961118s1996    caua     b    101 0 eng d
020    0818675519
020    0818675519 (pbk.)
020    0818675535 (microfiche)
040    GAT|cGAT|dUIU|dDAY
049    DAYY
090    QA76.58|b.S95 1996
090    QA76.58|b.S95 1996
092 0  004.35|bSy68p, 1996|221
111 2  Symposium on the Frontiers of Massively Parallel
       Computations|n(6th :|d1996 :|cAnnapolis, Md.)
245 10 Frontiers'96, the Sixth Symposium on the Frontiers of
       Massively Parallel Computation : October 27-31, 1996,
       Annapolis, Maryland : proceedings /|csponsored by IEEE
       Computer Society ; in cooperation with NASA Goddard Space
       Flight Center, USRA/CESDIS
246 3  Frontiers '96
246 30 Sixth Symposium on the Frontiers of Massively Parallel
       Computation
260    Los Alamitos, Calif. :|bIEEE Computer Society Press,
       |cc1996
300    xiv, 372 p. :|bill. ;|c28 cm
500    "IEEE Computer Society Press order number PR7551"--T.p.
       verso
500    "IEEE order plan catalog number 96TB100062"--T.p. verso
504    Includes bibliographical references and index
650  0 Parallel processing (Electronic computers)|xCongresses
710 2  IEEE Computer Society
710 2  Goddard Space Flight Center
710 2  Universities Space Research Association
710 2  CESDIS
970 01 |tMessage from the General Chair
970 01 |tMessage from the Program Chair
970 01 |tConference Committee
970 01 |tReferees
970 21 |tFrom ASCI to Teraflops|cJohn Hopson|fHopson, John
       |p[s.n.]
970 21 |tGang Scheduling for Highly Efficient Distributed
       Multiprocessor Systems|cH. Franke|fFranke, H.|cP. Pattnaik
       |fPattnaik, P.|cL. Rudolph|fRudolph, L.|p4
970 21 |tIntegrating Polling, Interrupts, and Thread Management
       |cK. Langendoen|fLangendoen, K.|cJ. Romein|fRomein, J.|cR.
       Bhoedjang [et al.]|fBhoedjang, R.|p13
970 21 |tA Practical Processor Design for Multithreading|cM.
       Amamiya|fAmamiya, M.|cT. Kawano|fKawano, T.|cH. Tomiyasu
       [et al.]|fTomiyasu, H.|p23
970 21 |tAnalysis of Deadlock-Free Path-Based Wormhole
       Multicasting in Meshes in Case of Contentions|cE. Fleury
       |fFleury, E.|cP. Fraigniaud|fFraigniaud, P.|p34
970 21 |tEfficient Multicast in Wormhole-Routed 2D Mesh/Torus
       Multicomputers: A Network-Partitioning Approach|cS.-Y.
       Wang|fWang, S.-Y.|cY.-C. Tseng|fTseng, Y.-C.|cC.-W. Ho|fHo,
       C.-W.|p42
970 21 |tTurn Grouping for Efficient Multicast in Wormhole Mesh
       Networks|cK.-P. Fan|fFan, K.-P.|cC.-T. King|fKing, C.-T.
       |p50
970 21 |tA[superscript 3]: A Simple and Asymptotically Accurate
       Model for Parallel Computation|cA. Grama|fGrama, A.|cV.
       Kumar|fKumar, V.|cS. Ranka [et al.]|fRanka, S.|p60
970 21 |tFault Tolerant Matrix Operations Using Checksum and
       Reverse Computation|cY. Kim|fKim, Y.|cJ. S. Plank|fPlank,
       J. S.|cJ. J. Dongarra [et al.]|fDongarra, J. J.|p70
970 21 |tA Statistically-Based Multi-Algorithmic Approach for
       Load-Balancing Sparse Matrix Computations|cS. Nastea
       |fNastea, S.|cT. El-Ghazawi|fEl-Ghazawi, T.|cO. Frieder
       |fFrieder, Ophir.|p78
970 21 |tPursuing a Petaflop: Point Designs for 100 TF Computers
       Using PIM Technologies|cP. M. Kogge|fKogge, Peter M., 1946
       -|cS. C. Bass|fBass, Steven C.|cJ. B. Brockman [et al.]
       |fBrockman, J. B.|p88
970 21 |tHybrid Technology Multithreaded Architecture|cG. Gao
       |fGao, G.|cK. K. Likharev|fLikharev, K. K. (Konstantin
       Konstantinovich)|cP. C. Messina [et al.]|fMessina, P. C.
       (Paul C.), 1943-|p98
```

970 21 |tThe Illinois Aggressive Coma Multiprocessor Project (I-ACOMA)|cJ. Torrellas|fTorrellas, J.|cD. Padua|fPadua, D.|p106
970 21 |tLargest-Job-First-Scan-All Scheduling Policy for 2D Mesh-Connected Systems|cS.-M. Yoo|fYoo, S.-M.|cH. Y. Youn|fYoun, H. Y.|p118
970 21 |tScheduling for Large-Scale Parallel Video Servers|cM.-Y. Wu|fWu, M.-Y.|cW. Shu|fShu, W.|p126
970 21 |tEffect of Variation in Compile Time Costs on Scheduling Tasks on Distributed Memory Systems|cS. Darbha|fDarbha, S.|cS. Pande|fPande, S.|p134
970 21 |tProcessor Autonomy and Its Effect on Parallel Program Execution|cD. M. Hawver|fHawver, D. M.|cG. B. Adams III|fAdams, G. B.|p144
970 21 |tParticle-Mesh Techniques on the MasPar|cP. MacNeice|fMacNeice, P.|cC. Mobarry|fMobarry, C. M.|cK. Olson|fOlson, K.|p154
970 21 |tMIMD Programs on SIMD Architectures|cM.-Y. Wu|fWu, M.-Y.|cW. Shu|fShu, W.|p162
970 21 |tIntelligent, Adaptive File System Policy Selection|cT. M. Madhyastha|fMadhyastha, T. M.|cD. A. Reed|fReed, D. A.|p172
970 21 |tAn Abstract-Device Interface for Implementing Portable Parallel-I/O Interfaces|cR. Thakur|fThakur, R.|cW. Gropp|fGropp, W.|cE. Lusk|fLusk, E.|p180
970 21 |tPMPIO - A Portable Implementation of MPI-IO|cS. A. Fineberg|fFineberg, S. A.|cP. Wong|fWong, P.|cB. Nitzberg [et al.]|fNitzberg, B.|p188
970 21 |tDisk Resident Arrays: An Array-Oriented I/O Library for Out-Of-Core Computations|cJ. Nieplocha|fNieplocha, J.|cI. Foster|fFoster, I.|p196
970 21 |tHardware-Controlled Prefeching in Directory-Based Cache Coherent Systems|cW. Hu|fHu, W.|cP. Xia|fXia, P.|p206
970 21 |tPreliminary Insights on Shared Memory PIC Code Performance on the Convex Exemplar SPP1000|cP. MacNeice|fMacNeice, P.|cC. M. Mobarry|fMobarry, C. M.|cJ. Crawford [et al.]|fCrawford, J.|p214
970 21 |tScalability of Dynamic Storage Allocation Algorithms|cA. Iyengar|fIyengar, A.|p223
970 21 |tAn Interprocedural Framework for Determining Efficient Data Redistributions in Distributed Memory Machines|cS. K. S. Gupta|fGupta, S. K. S.|cS. Krishnamurthy|fKrishnamurthy, S.|p233
970 21 |tIndependence Day|cSteven Wallach|fWallach, Steven|p[s.n.]
970 21 |tA Fair Fast Distributed Concurrent-Reader Exclusive-Writer Synchronization|cT. J. Johnson|fJohnson, T. J.|cH. Yoon|fYoon, H.|p246
970 21 |tLock Improvement Technique for Release Consistency in Distributed Shared Memory Systems|cS. S. Fu|fFu, S. S.|cN.-F. Tzeng|fTzeng, N.-F.|p255
970 21 |tA Quasi-Barrier Technique to Improve Performance of an Irregular Application|cH. V. Shah|fShah, H. V.|cJ. A. B. Fortes|fFortes, Jose Antonio Baptista.|p263
970 21 |tPerformance Analysis and Fault Tolerance of Randomized Routing on Clos Networks|cM. Bhatia|fBhatia, M.|cA. Youssef|fYoussef, A.|p272
970 21 |tPerforming BMMC Permutations in Two Passes through the Expanded Delta Network and MasPar MP-2|cL. F. Wisniewski|fWisniewski, L. F.|cT. H. Cormen|fCormen, Thomas H.|cT. Sundquist|fSundquist, T.|p282
970 21 |tMacro-Star Networks: Efficient Low-Degree Alternatives to Star Graphs for Large-Scale Parallel Architectures|cC.-H. Yeh|fYeh, C.-H.|cE. Varvarigos|fVarvarigos, E.|p290
970 21 |tModeling and Identifying Bottlenecks in EOSDIS|cJ. Demmel|fDemmel, J.|cM. Y. Ivory|fIvory, M. Y.|cS. L. Smith|fSmith, S. L.|p300
970 21 |tTools-Supported HPF and MPI Parallelization of the NAS Parallel Benchmarks|cC. Clemencon|fClemencon, C.|cK. M. Decker|fDecker, K. M. (Karsten M.), 1953-|cV. R. Deshpande [et al.]|fDeshpande, V. R.|p309
970 21 |tA Comparison of Workload Traces from Two Production Parallel Machines|cK. Windisch|fWindisch, K.|cV. Lo|fLo, V.|cD. Feitelson [et al.]|fFeitelson, D.|p319
970 21 |tMorphological Image Processing on Three Parallel Machines|cM. D. Theys|fTheys, M. D.|cR. M. Born|fBorn, R. M.|cM. D. Allemang [et al.]|fAllemang, M. D.|p327
970 21 |tMORPH: A System Architecture for Robust High Performance Using Customization (An NSF 100 TeraOps Point Design Study)|cA. A. Chien|fChien, A. A.|cR. K. Gupta|fGupta, R. K.|p336
970 21 |tArchitecture, Algorithms and Applications for Future Generation Supercomputers|cV. Kumar|fKumar, V.|cA. Sameh|fSameh, A.|cA. Grama [et al|fGrama, A.|p346
970 21 |tHierarchical Processors-and-Memory Architecture for High Performance Computing|cZ. B. Miled|fMiled, Z. B.|cR. Eigenmann|fEigenmann, R.|cJ. A. B. Fortes [et al.]|fFortes, Jose Antonio Baptista.|p355
970 21 |tA Low-Complexity Parallel System of Gracious, Scalable Performance, Case Study for Near PetaFLOPS Computing|cS. G. Ziavras|fZiavras, S. G.|cH. Grebel|fGrebel, H.|cA. Chronopoulos|fChronopoulos, A.|p363
970 21 |tAuthor Index|p371

```
970 01 |tAuthor Index|p371
971    |d19980821
```

Location	CALL NUMBER	Status
Remote Storage (Inquire at Information Point)	QA76.58 .S95 1996 Nearby Items	CHECK SHELVES

Appendix CHIEN03

LEADER 00000cam a2200000Ia 45 0			
001			6349278
003			OCoLC
005			20051015015046.6
007			cr|unu|||||||||||||||
008			961118s1996 caua b 101 0 eng d
035			a| (Sirsi)6349278
035			a| (OCoLC)ocm35954060
040			a| GAT c| GAT d| UIU d| OCL d| E9X d| OCLCQ d| BAKER
020			a| 0818675519 (pbk.)
020			a| 0818675535 (microfiche)
090			a| QA76.58 b| .S95 1996
092	0		a| 004.35 b| Sy68p, 1996 2| 21
049			a| IUPB
111	2		a| Symposium on the Frontiers of Massively Parallel Computations n| (6th : d| 1996 : c| Annapolis, Md.) ?| UNAUTHORIZED
245	1	0	a| Frontiers'96, the Sixth Symposium on the Frontiers of Massively Parallel Computation : b| October 27-31, 1996, Annapolis, Maryland : proceedings / c|sponsored by IEEE Computer Society ; in cooperation with NASA Goddard Space Flight Center, USRA/CESDIS.
246	3	0	a| Sixth Symposium on the Frontiers of Massively Parallel Computation
246	3	0	a| Frontiers '96
260			a| Los Alamitos, Calif. : b| IEEE Computer Society Press, c| c1996.
300			a| xiv, 372 p. : b| ill. ; c| 28 cm.
500			a| "IEEE Computer Society Press order number PR7551"--T.p. verso.
500			a| "IEEE order plan catalog number 96TB100062"--T.p. verso.
504			a| Includes bibliographical references and index.
530			a| Also available via the World Wide Web with additional title: Frontiers of Massively Parallel Computing, 1996, proceedings "Frontiers '96", Sixth Symposium on the.
650		0	a| Parallel processing (Electronic computers) v| Congresses. =| ^A1162193
710	2		a| IEEE Computer Society. =| ^A91367
710	2		a| Goddard Space Flight Center. =| ^A140054
710	2		a| Universities Space Research Association. =| ^A690693
710	2		a| CESDIS. =| ^A2208940
740	0		a| Frontiers of Massively Parallel Computing, 1996, proceedings "Frontiers '96", Sixth Symposium on the.
856	4	1	a| IUPUI u| http://opac.ieeecomputersociety.org/opac?year=1996&volume=00&catalog=7551&acronym=frontiers z| Available on campus and off-campus with authorized logon
596			a| 42
999			a| XX(6349278.1) i| 6349278-1001 j| XX(6349278.000001) l| WWW m| I-UNIVLIB n| WWW w| AUTO z| CAT;11-01-2005;UL012

Request Delivery services are currently unavailable during the COVID-19 outbreak. Contact individual campus libraries with questions about accessing library materials.

Search Results

Back to Search Start Over

Preview

Google Preview

Access full text at HATHI TRUST

About Emergency Temporary Access

Tools

Add to folder

Cite

Export to Refworks

Export to EndNote

Email

Librarian View

Frontiers'96, the Sixth Symposium on the Frontiers of Massively Parallel Computation : October 27-31, 1996, Annapolis, Maryland : proceedings

Author	Symposium on the Frontiers of Massively Parallel Computations (6th : 1996 : Annapolis, Md.)
Title	Frontiers'96, the Sixth Symposium on the Frontiers of Massively Parallel Computation : October 27-31, 1996, Annapolis, Maryland : proceedings / sponsored by IEEE Computer Society ; in cooperation with NASA Goddard Space Flight Center, USRA/CESDIS.
Format	Online Resource Book
Published	Los Alamitos, Calif. : IEEE Computer Society Press, c1996.
Description	xiv, 372 p. : ill. ; 28 cm.
URL	Access for [IUPUI] - (Available on campus and off-campus with authorized logon)
Other contributors	IEEE Computer Society. Goddard Space Flight Center. Universities Space Research Association. CESDIS.
Portion of title	Sixth Symposium on the Frontiers of Massively Parallel Computation Frontiers '96
Other titles	Frontiers of Massively Parallel Computing, 1996, proceedings "Frontiers '96", Sixth Symposium on the.
Notes	"IEEE Computer Society Press order number PR7551"--T.p. verso. "IEEE order plan catalog number 96TB100062"--T.p. verso. Includes bibliographical references and index. Also available via the World Wide Web with additional title: Frontiers of Massively Parallel Computing, 1996, proceedings "Frontiers '96", Sixth Symposium on the.
Subject headings	Parallel processing (Electronic computers)--Congresses.
ISBN	0818675519 (pbk.) 0818675535 (microfiche)

Holdings

Library	Indpls - IUPUI University Library
Location	World Wide Web

Appendix BYUN01

```
leader  01687cam a22003854a 4500
001     991004942309704436
008     991207s1999    caua     b    101 0 eng c
020     ##$a0769503756
035     ##$a538104-o1cmu_inst
040     ##$aZCU $cZCU
042     ##$apcc
050     #4$aTK7895.G36 $bI33 1999
111     2#$aIEEE Symposium on FPGAs for Custom Computing Machines $d(1999 : $cNapa Valley, Calif.)
245     10$aProceedings, Seventh annual IEEE Symposium on Field-Programmable Custom Computing Machines : $bFCCM'99 : April 21-23, 1999, Napa Valley,
246     30$a7th annual IEEE Symposium on Field-Programmable Custom Computing Machines
246     30$aFCCM'99
246     30$aField-programmable custom computing machines
246     30$aIEEE Symposium on Field-Programmable Custom Computing Machines
246     30$aSeventh annual IEEE Symposium on Field-Programmable Custom Computing Machines
260     ##$aLos Alamitos, Calif. : $bIEEE Computer Society, $cc1999.
300     ##$ax, 319 p. : $bill. ; $c28 cm.
596     ##$a9
650     #0$aComputer engineering $vCongresses.
650     #0$aField programmable gate arrays $vCongresses.
700     1#$aArnold, Jeffrey M.
700     1#$aPocek, Kenneth L.
710     2#$aIEEE Computer Society. $bTechnical Committee on Computer Architecture.
902     ##$a538104
903     ##$ao42950440
916     ##$a20010614
917     ##$a20000105
918     ##$aACQORDER
919     ##$a20040615
920     ##$aCATALOGER
948     ##$hNO HOLDINGS IN PMC - 5 OTHER HOLDINGS
999     ##$a004.22 I22P 1999 $wDEWEY $c1 $iA010476 $lBY-REQUEST $mOFFSITE $rY $sY $tBOOK $u6/14/2001 FORM=MARC
```

Appendix BYUN02

```
Leader 01253nam  22002894a 45e0
005    19991211103514.0
008    991207s1999    caua     b    101 0 eng c
020    ##$a0769503756
035    ##$zFastcat 1999-12-13
035    ##$a(OCoLC)42950440
040    ##$aZCU$cZCU$dIND
042    ##$apcc
049    ##$aINDU
050    #4$aTK7895.G36$bI33 1999
111    2#$aIEEE Symposium on FPGAs for Custom Computing Machines$d(1999 :$cNapa Valley, Calif.)
245    10$aProceedings, Seventh annual IEEE Symposium on Field-Programmable Custom Computing Machines :$bFCCM'99 : April 21-23, 1999, Napa Valley, Ca
246    30$aIEEE Symposium on Field-Programmable Custom Computing Machines
246    30$aField-programmable custom computing machines
246    30$aFCCM'99
260    ##$aLos Alamitos, Calif. :$bIEEE Computer Society,$cc1999.
300    ##$ax, 319 p. :$bill. ;$c28 cm.
650    #0$aField programmable gate arrays$vCongresses.
650    #0$aComputer engineering$vCongresses.
700    1#$aPocek, Kenneth L.
700    1#$aArnold, Jeffrey M.
710    2#$aIEEE Computer Society.$bTechnical Committee on Computer Architecture.
852    00$aInNd$bANNEX$cHESB$hTK 7895 .G36$iI33 1999
994    ##$aE0$bIND
AUT    ##$aIEEE Computer Society.$bTechnical Committee on Computer Architecture.
AUT    ##$aIEEE Computer Society.$bComputer Architecture Technical Committee
AUT    ##$aIEEE Computer Society.$bTCCA
AUT    ##$aTCCA
AUT    ##$aPocek, Ken
AVA    ##$aNDU50$bANNEX$dTK 7895 .G36 I33 1999$eavailable$tAvailable$f1$g0$hN$i1$jHESB$k0
BAR    ##$b00000018833699
FMT    BK
LDR    01253nam  22002894a 45e0
TYP    ##$aConference
TYP    ##$aBook
XYZ    ##$aComputers$xDesign and construction
XYZ    ##$aField programmable logic arrays
XYZ    ##$aFPGAs
```

Appendix BYUN03

LEADER 01769cam a22004214a 4500			
005 20180817005437.0			
006 m d			
007 cr_|n---____			
008 000930s1999 caua sb 101 0 eng c			
001 9945836633503681			
020			**a|** 0769503756
020			**a|** 9780769503752
035			**a|** (OCoLC)IEEEocm42950440
035			**a|** (OCoLC)ELECocm42950440
035			**a|** 4583663
035			**a|** (PU)4583663-penndb-Voyager
040			**a|** ZCU **c|** ZCU **d|** DLC **d|** E9X **d|** OCLCQ **d|** BTCTA
042			**a|** pcc
049			**a|** PAUU
050	0	0	**a|** TK7895.G36 **b|** I35 1999
082	0	0	**a|** 621.39/5 **2|** 21
111	2		**a|** IEEE Symposium on FPGAs for Custom Computing Machines **d|** (1999 : **c|** Napa Valley, Calif.)
245	1	0	**a|** Proceedings, Seventh annual IEEE Symposium on Field-Programmable Custom Computing Machines **h|** [electronic resource]. **b|** FCCM'99 : April 21-23, 1999, Napa Valley, California / **c|**sponsored by IEEE Computer Society Technical Committee on Computer Architecture ; edited by Kenneth L. Pocek and Jeffrey M. Arnold.
246	3	0	**a|** IEEE Symposium on Field-Programmable Custom Computing Machines
246	3	0	**a|** Field-programmable custom computing machines
246	3	0	**a|** FCCM'99
260			**a|** Los Alamitos, Calif. : **b|** IEEE Computer Society, **c|** c1999.
300			**a|** x, 319 p. : **b|** ill.
538			**a|** Mode of access: World Wide Web.
506			**a|** Restricted for use by site license.
530			**a|** Also available in print.
650		0	**a|** Field programmable gate arrays **v|** Congresses.
650		0	**a|** Computer engineering **v|** Congresses.
700	1		**a|** Pocek, Kenneth L.
700	1		**a|** Arnold, Jeffrey M.
710	2		**a|** IEEE Xplore (Online service)
710	2		**a|** IEEE Computer Society. **b|** Technical Committee on Computer Architecture.
856	4	0	**u|** http://hdl.library.upenn.edu/1017.12/395545 **z|** Connect to full text

Appendix HENNESSEY01

Skip to content
Catalog Home Page

Library Catalog

Search CWRU... search

Catalog Home

- My Account
- KSL Policies
- Course Reserves
- Research Guides
- Case Libraries
- eJournals
- Research Databases
- OhioLink
- ILL
- Ask KSL

- Borrowing
  - My Account
  - KSL Policies
  - Law Library Policies
  - Health Sciences Library Policies
  - Harris Library Policies
  - Course Reserves
- Research Guides
  - KSL Research Guides
  - Law Library Research Guides
  - Health Sciences Library Research Guides
  - Harris Library Research Guides
- Case Libraries
  - Kelvin Smith Library
  - Health Sciences Library
  - Law Library
  - Harris Library
  - Kulas Music Library
- Other Sources
  - eJournals
  - KSL Research Databases
  - Law Research Databases
  - Health Sciences Research Databases
  - OhioLink
  - ILL
- Ask A Librarian
  - Ask KSL
  - Ask CHSL

Start Over
Regular Display
Another Search
(Search History)

```
LEADER 00000nam  2200349?i 4500
001    20494302
005    19910627165815.0
008    890712s1990    caua     b    00110 eng
010    89085227
019    22333060
020    1558600698
040    DLC|erda|cDLC|dCWR|beng
049    CWRS
050 00 QA76.9.A73|bP377 1990
100 1  Patterson, David A
245 10 Computer architecture :|ba quantitative approach /|cDavid
       A. Patterson, John L. Hennessy ; with a contribution by
       David Goldberg
264  1 San Mateo, Calif. :|bMorgan Kaufman Publishers,|c[1990]
264  4 |c©1990
300    xxviii, 594, [160] pages :|billustrations ;|c24 cm
336    text|btxt|2rdacontent
337    unmediated|bn|2rdamedia
338    volume|bnc|2rdacarrier
504    Includes bibliographical references (pages [116]-[132])
       and index
650  0 Computer architecture
650  0 Electronic digital computers|xDesign and construction
700 1  Hennessy, John L
700 1  Goldberg, David,|d1954-
966    |c1|lS*BK|mUBK|sQA76.9.A73P377 1990|b39156012147505
966    |c1|lS*BK|mUBK|sQA76.9.A73P377 1990|b39156012191800
966    |c1|lS*BK|mUBK|sQA76.9.A73P377 1990|b39156012191750
```

LOCATION	CALL NO.	STATUS
KSL Stacks 3rd Floor	QA76.9.A73P377 1990	AVAILABLE
Law Library Stacks	QA76.9.A73P377 1990	AVAILABLE

10900 Euclid Ave. Cleveland, Ohio 44106

216.368.2000
Legal Notice | Privacy Policy

Kelvin Smith Library
Campus Location:

11055 Euclid Avenue
Cleveland, OH 44106-7151

Phone: 216.368.3506

Email: Ask A Librarian

Site Feedback

CWRU Links

- Apply to CWRU
- Give Now
- Visit Campus
- University Directory

Appendix HENNESSEY02

Add to My Lists | Regular Display

```
LEADER 00000pam  2200000 a 4500
001    20494302
003    OCoLC
005    19910412093947.0
008    890712s1990    caua     b    001 0 eng
010    89085227
019    22333060
020    1558600698 (cover)|z1558801698 (t.p. verso)
040    DLC|cDLC|dMRC
049    MRCC
082 00 004.2/2|220
090    QA76.9.A73|bP377 1990
100 1  Patterson, David A.
245 10 Computer architecture :|ba quantitative approach /|cDavid
       A. Patterson, John L. Hennessy ; with a contribution by
       David Goldberg.
260    San Mateo, Calif. :|bMorgan Kaufman Publishers,|cc1990.
300    xxviii, 594, [160] p. :|bill. ;|c24 cm.
504    Includes bibliographical references (p. [116]-[132]) and
       index.
650  0 Computer architecture.
650  0 Electronic digital computers|xDesign and construction.
700 1  Hennessy, John L.
700 1  Goldberg, David,|d1954-
```

LOCATION	CALL #	STATUS
CIRCULATING STACKS - 3RD FLOOR	QA76.9.A73 P377 1990	AVAILABLE

Appendix HENNESSEY03

```
leader  01192pam a2200325 a 4500
001     991000557189705231
005     19911011182326.0
008     901120s1990    caua     b    001 0 eng
010     ##$a89085227
020     ##$a1558600698
035     ##$a(pgc)b10971221-01gettysburg_inst
035     ##$a(OCoLC)20494302
040     ##$aDLC $cDLC $dGDC
049     ##$aGDCC
090     ##$aQA76.9.A73 $bP377 1990
100     1#$aPatterson, David A.
245     10$aComputer architecture : $ba quantitative approach / $cDavid A. Patterson, John L. Hennessy ; with a contribution by David Goldberg.
260     ##$aSan Mateo, Calif. : $bMorgan Kaufman Publishers, $cc1990.
300     ##$axxviii, 594, [160] p. : $bill. ; $c24 cm.
504     ##$aBibliography: p. R-1-R-16.
500     ##$aIncludes index.
500     ##$aInformation included on lining papers.
599     ##$a20494302.
650     #0$aComputer architecture.
650     #0$aElectronic digital computers $xDesign and construction.
700     1#$aHennessy, John L.
700     1#$aGoldberg, David, $d1954-
907     ##$a.b10971221 $bmuss
902     ##$a05-24-19
999     ##$b1 $c02-13-92 $dm $ea $f- $g0
945     ##$d10-25-2006 0:41 $g1 $i332680002148058 $j11-09-06 $k  -  -   $lmuss  $o- $p$60.00 $q  $r4 $s- $t120 $u8 $v1 $w0 $x0 $y.i11084819 $z02-19-9
```