

JEDEC STANDARD

GRAPHICS DOUBLE DATA RATE (GDDR5) SGRAM STANDARD

JESD212C

(Revision of JESD212B.01, December 2013)

FEBRUARY 2016

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or call (703) 907-7559 or www.jedec.org

Published by
©JEDEC Solid State Technology Association 2016
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Please refer to www.jedec.org

Printed in the U.S.A.
All rights reserved

PLEASE!

**DON'T VIOLATE
THE
LAW!**

This document is copyrighted by the JEDEC Solid State Technology Association and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street, Suite 240S
Arlington, Virginia 22201
or call (703) 907-7559

Desmarais LLP

Contents

1 SCOPE	1
2 GDDR5 SGRAM SPECIFICATION OVERVIEW	2
2.1 Features.....	2
2.2 Functional Description.....	3
2.3 Definition of Signal State Terminology.....	4
2.4 Clocking.....	5
3 INITIALIZATION	6
3.1 Power-up Sequence.....	6
3.2 Initialization with Stable Power.....	8
3.3 Vendor ID.....	9
4 ADDRESS	12
4.1 Addressing.....	12
4.2 Address Bus Inversion (ABI).....	13
4.3 Bank Groups.....	14
5 TRAINING	16
5.1 Interface Training Sequence.....	16
5.2 Address Training.....	17
5.3 WCK2CK Training.....	19
5.4 READ Training.....	25
5.5 WRITE Training.....	30
6 MODE REGISTERS	33
6.1 Mode Register 0.....	35
6.2 Mode Register 1.....	37
6.3 Mode Register 2.....	39
6.4 Mode Register 3.....	41
6.5 Mode Register 4.....	43
6.6 Mode Register 5.....	45
6.7 Mode Register 6.....	47
6.8 Mode Register 7.....	49
6.9 Mode Register 8.....	52
6.10 Mode Register 11.....	53
6.11 Mode Register 15.....	54
7 OPERATION	55
7.1 Commands.....	55
7.2 Deselect (NOP).....	57
7.3 No Operation (NOP).....	57
7.4 Mode Register Set.....	57
7.5 Activation.....	58
7.6 Bank Restrictions.....	59
7.7 Write (WOM).....	60
7.8 Write Data Mask (DM).....	66
7.9 Read.....	71
7.10 DQ Preamble.....	76
7.11 Read and Write Data Bus Inversion (DBI).....	78
7.12 Error Detection Code (EDC).....	80
7.13 Precharge.....	84
7.14 Auto Precharge.....	85
7.15 Refresh and Per-Bank Refresh.....	85
7.16 Self Refresh.....	89
7.17 Partial Array Self Refresh (PASR).....	92
7.18 Power-Down.....	93
7.19 Command Truth Tables.....	95
7.20 Low Frequency Modes.....	99

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.