JEDEC STANDARD

DDR3 SDRAM Standard

JESD79-3F

(Revision of JESD79-3E, July 2010)

JULY 2012

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION





NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or call (703) 907-7559 or www.jedec.org

Published by

©JEDEC Solid State Technology Association 2012 3103 North 10th Street, Suite 240 South Arlington, VA 22201

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Please refer to the current

Catalog of JEDEC Engineering Standards and Publications online at

http://www.jedec.org/Catalog/catalog.cfm

Printed in the U.S.A.

All rights reserved



PLEASE!

DON'T VIOLATE THE LAW!

This document is copyrighted by JEDEC and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association 3103 North 10th Street, Suite 240 South Arlington, Virginia 22201 or call (703) 907-7559



This page left blank.



Contents

1 Scope	I
2 DDR3 SDRAM Package Pinout and Addressing	3
2.1 DDR3 SDRAM x4 Ballout using MO-207	3
2.11.1 512Mb	
2.11.2 1Gb	15
2.11.3 2Gb	15
2.11.4 4Gb	15
2.11.5 8Gb	16
3 Functional Description	17
3.1 Simplified State Diagram	17
3.3.1 Power-up Initialization Sequence	19
3.3.2 Reset Initialization with Stable Power	
3.4.1 Programming the Mode Registers	22
3.4.2 Mode Register MR0	
3.4.3 Mode Register MR1	27
3.4.4 Mode Register MR2	
3.4.5 Mode Register MR3	32
4 DDR3 SDRAM Command Description and Operation	33
4.1 Command Truth Table	
4.3 No OPeration (NOP) Command	36
4.4 Deselect Command	
4.6.1 DLL "on" to DLL "off" Procedure	38
4.6.2 DLL "off" to DLL "on" Procedure	
4.8.1 DRAM setting for write leveling & DRAM termination function in that mode	43
4.8.2 Procedure Description	43
4.8.3 Write Leveling Mode Exit	45
4.9.1 Self-Refresh Temperature Range - SRT	46
4.10.1 MPR Functional Description	49
4.10.2 MPR Register Address Definition	50
4.10.3 Relevant Timing Parameters	50
4.10.4 Protocol Example	50
4.12 PRECHARGE Command	55
4.13.1 READ Burst Operation	56
4.13.3 Burst Read Operation followed by a Precharge	66
4.14.1 DDR3 Burst Operation	68
4.14.2 WRITE Timing Violations	68
4.14.3 Write Data Mask	69
4.14.4 tWPRE Calculation	70
4.14.5 tWPST Calculation	70
4.17.1 Power-Down Entry and Exit	81
4.17.2 Power-Down clarifications - Case 1	86
4.17.3 Power-Down clarifications - Case 2	87
5 On-Die Termination (ODT)	89
5.1 ODT Mode Register and ODT Truth Table	89



DOCKET

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

