
(16)







INTEL - 1004 Page 261 of 539












INTEL - 1004 Page 262 of 539


÷







INTEL - 1004 Page 263 of 539



.

INTEL - 1004 Page 264 of 539

Νo

S94

-596

あるかり

Yes


\$ 9 8

5100


\$102


į

















1

[223]

要求を送る

待受け状態(582)に戻る

074	-162-4
C	Control Type
00	EMPTY
01	ACK
10	NACK

[224]

[326]

31

[27]

B 7	ィールドコード	1フィールドコード				
title als Barry	BLOCK Type	the state of the second st				
0	BLOCK_0	0	CONT			
1	BLOCK_I	1	DIS_CONT			

-592


INTEL - 1004 Page 265 of 539 【図14】

2 3

次のDiction プレーム


Selective Ropeat | Multi Copy


2 3 4 【図15】











【図25】


リフィールドコード

0001	CHN
0010	UA_CIIN
0011	CON
0100	UA_CON
0101	DISC
0110	UA DISC
0111	RS
1000	RR
1100	BLOCK_0
1101	BLOCK I

INTEL - 1004 Page 266 of 539

通信装置2






ł,

INTEL - 1004 Page 267 of 539 (23)






[228]




[30]




INTEL - 1004 Page 268 of 539





[31]



Iフレーム構成団

INTEL - 1004 Page 269 of 539

.

.

.

フロントページの続き

- (72)発明者 面屋 由姫 東京都中央区八丁堀2丁目12-7 ユニデ ン株式会社内
- (72)発明者 松岡 伸介 東京都中央区八丁堀2丁目12-7 ユニデ ン株式会社内

INTEL - 1004 Page 270 of 539


PIPE LINE PARALLEL PROCESSOR USING MULTI-THREAD

Publication number:	JP2001236221 (A)
Publication date:	2001-08-31
Inventor(s):	SHINDO KEISUKE +
Applicant(s):	SHINDO KEISUKE +
Classification:	
- international:	G06F12/08; G06F12/10; G06F12/12; G06F9/30; G06F9/34; G06F9/38; G06F9/46; G06F12/08; G06F12/10; G06F12/12; G06F9/30; G06F9/34; G06F9/38; G06F9/46; (IPC1-7): G06F12/08; G06F12/10; G06F12/12; G06F9/30; G06F9/34; G06F9/38; G06F9/46
- European:	
Application number:	JP20000042696 20000221

Priority number(s): JP20000042696 20000221

Abstract of JP 2001236221 (A)

PROBLEM TO BE SOLVED: To establish both frequency performance and parallel performance by shortening memory wiring in a system for successively operating plural threads by arithmetic units arranged in a row in a processor using a multithread program, and to prevent inter-node data transfer interrupting the parallel processing performance and waiting through synchronization. SOLUTION: Plural caches for storing data are loaded on a processor carried by patent gazette 1999-287662, and each cache is connected to several arithmetic executing units. The contents of the cache are transferred and duplicated according to the progress of threads. When the contents of the cache can not completely transferred, one thread is executed by a single arithmetic executing unit. Moreover, access to the designated address is detected by using a virtual storage mechanism and the shared mechanism of the caches, and the threads are resumed.



Data supplied from the espacenet database ---- Worldwide

(11)特許出願公開番号 特開2001-236221

(12) 公開特許公報(A)

(19)日本国特許广(JP)


-						(43)公開		(P2001-23 平成13年8月3	86221A) 1日(2001.8.31)	
(51) Int.Cl. ⁷		酸別記号		F 1				ŕ	-7]-ド(参考)	
GOGF	9/38	310		C O	6 F	9/38		310E	5B005	
								3101	5B01.3	
		350						350X	5B033	
		370						370X	5B098	
	9/30	350				9/30		3 SOF		
			審査請求	未請求	請求現	頁の数31	OL	(全 34 頁)	最終頁に続く	
(21)出資番号	7	特额2000-42696(下200	0-42696)	(71)	出願人	597148 進藤				
(22) 出顾日		平成12年2月21日(200	0. 2. 21)			広島県	広品市	西区已要大迫	3丁目20番5号	
				(72)発明者 進藤 F 広島市西				介 区已斐大迫3丁目20番1号		
									最終頁に続く	

(54) 【発明の名称】 マルチスレッドを利用するパイプライン並列プロセッサ

(57)【要約】

【課題】マルチスレッドプログラムを利用するプロセッ サにおいて、一列に並んだ演算ユニットで複数のスレッ ドを順に動作させる方式において、メモリ配線を短縮し て周波数性能と並列性能を両立させる。さらに並列処理 性能を阻害するノード間データ転送と、同期による待ち あわせを解決する。

【解決手段】特許広報平9-287662に記載された プロセッサに、データを格納するキャッシュを複数搭載 し、それぞれのキャッシュを数個の演算実行ユニットと 結合する。キャッシュの内容はスレッドの進行にあわせ て転送して複製する。キャッシュの内容を転送しきれな い場合は、1つのスレッドを単一の演算実行ユニットで 実行する。さらに、仮想記憶機構とキャッシュの共有機 構を用いて、指定したアドレスへのアクセスを検出して スレッドを再開させる、



INTEL - 1004 Page 272 of 539

【特許請求の範囲】

【請求項1】数値演算ユニット、レジスタファイル、命 令メモリ、データキャッシュメモリを複数個内部に有 し、複数のスレッドおよびプロセスを同時に利用する事 を特徴とするプロセッサにおいて、レジスタファイルが 持つ各スレッドごとのレジスタ値等の状態を、常に隣接 する演算ユニットに伝達することを特徴とするプロセッ サ(以下PMT方式プロセッサと称する)において、プ ログラムカウンタ、スタックポインタ値、スレッド識別 番号、プライオリティー値で構成されるスレッドの情報 を示す値を複数格納するスレッド情報格納手段を有し、 スレッド情報格納手段から1つのスレッドを選択して、 命令メモリおよび演算ユニットにスレッドの情報を伝送 するスレッド発行手段を有し、スレッド発行手段におい て、スレッドの持つプライオリティー値を比較し、最も 優先度が大きいスレッドの情報を優先的に命令メモリお よび演算ユニットに伝達することを特徴とするプロセッ サ

【請求項2】請求項1の特徴を持つプロセッサにおい て、演算ユニットが実行する命令のプログラムカウンタ 値を保存する手段を有し、次に新規に発行する候補のス レッドが同じ命令アドレスを利用するかどうかを比較 し、前に実行したスレッドと命令が一致したスレッドを 優先的に選択して出力するための手段を有することを特 徴とするプロセッサ。

【請求項3】PMT方式プロセッサにおいて、状態を伝 達すべき隣接する演算ユニットが別のスレッドの処理を 優先的に行うことを感知して、その時だけスレッドの状 態を隣接演算ユニットに伝達せずに同一の演算ユニット で処理を行うことを特徴とするプロセッサ。

【請求項4】PMT方式プロセッサにおいて、複数のス レッドがそれぞれ利用するレジスタの値を複数のレジス タバンクに同時に格納するレジスタファイルを有し、各 レジスタバンクの内の1つを同時に利用し、スレッドの 進行に応じてレジスタバンクの内容を隣接する別のレジ スタファイルに転送することを特徴とするプロセッサ。

【請求項5】PMT方式プロセッサにおいて、現在実行 しているスレッドを中断し、待機状態のスレッドを実行 する操作が必要な際に、実行しているレジスタファイル の値を演算ユニットに伝送する代わりに、レジスタファ イルの別のレジスタバンクに格納されている待機状態の レジスタ値を演算ユニットに伝達し、別のスレッドの演 算を即座に行うことを特徴とするプロセッサ。

【請求項6】請求項5の特徴を持つプロセッサにおい て、レジスタファイルにレジスタ状態が格納されていな いスレッドを実行する際に限り、レジスタファイルの内 容をスタックポインタ値の示すメモリから自動的に読み 出すことを特徴とし、現在レジスタファイルに格納され ていて利用されないスレッドの状態をスタックポインタ 値の示すメモリに自動的に書き出すことを特徴とするプ ロセッサ。

【請求項7】PMT方式プロセッサにおける、1つのス レッドが利用するレジスタの値をメモリに保存する特別 な分岐命令において、分岐命令の時点のスレッドのレジ スタ値をレジスタファイルに保持することを特徴とし、 保存されたレジスタの値を読み込む特別な分岐命令にお いて、レジスタファイルに保持されていたスレッドの状 態を利用することを特徴とするプロセッサ。

【請求項8】PMT方式プロセッサにおいて、複数のス レッド識別番号及びスタックポインタ値をまとめて格納 することを特徴とするスレッド自動発行機構を有し、ス レッド発行命令によってスレッドを発行する際に、格納 されたスレッド識別番号及びスタックフレームを自動的 に割り当てることを特徴とするPMT型プロセッサ。

【請求項9】請求項4に記載された特徴を持つプロセッ サにおいて、1つのレジスタファイルが複数の演算ユニ ットで共有され、レジスタファイルが複数の演算ユニッ トから1つを選択してデータを伝送することを特徴とす る転送手段を有し、レジスタファイルの内容を隣接する レジスタファイルに複数回に分けて転送することを特徴 とするプロセッサ。

【請求項10】PMT方式プロセッサの演算ユニットに おいて、値の一部の演算を行う部分演算ユニットを複数 個有し、それぞれの部分演算ユニット内部に、部分演算 ユニットにおける結果値と完全な演算を行った場合の結 果値とが一致しないことを検出するオーバーフロー検出 手段を有し、さらに完全な演算を行うための1つの完全 演算ユニットを複数の部分演算ユニットに接続し、部分 演算ユニットのオーバーフロー検出手段の演算結果の不 一致の検出によって、完全演算ユニットに部分演算ユニ ットで利用した値を転送して演算を再度行うことを特徴 とするプロセッサ。

【請求項11】PMT方式プロセッサにおいて、分岐後 のプログラムカウンタ値が演算結果によって動的に変更 され、分岐後のプログラムカウンタ値が確率的に予測で きる条件分岐命令において、分岐後に実行されると予測 される命令を格納する命令キャッシュを有し、命令キャ ッシュに分岐の結果を判別するための情報を有し、実際 に分岐が実行された際に予測した分岐結果との一致を確 認し、不一致の場合はスレッドを中断してスレッド発行 ユニットに正しい分岐結果を転送することを特徴とする プロセッサ。

【請求項12】PMT方式プロセッサにおいて、複数の 演算ユニットを複数のブロックに分配し、ブロックごと に専属の一次キャッシュメモリを有し、ブロック内の演 算ユニット全てと接続して、データアクセスを行うこと を特徴とし、さらに1つ以上の二次キャッシュメモリを 有し、複数の一次キャッシュメモリと接続して、互いに データアクセスを行うことを特徴とするプロセッサ。 【請求項13】PMT方式プロセッサにおいて、スレッ ドが書きこんだメモリ内容をスレッド自身がメモリから 読み出して利用する際に、利用するメモリ内容を複数の キャッシュメモリの間で転送することを特徴とし、複数 のキャッシュメモリ間の転送はスレッドの進行と同じ方 向、速度で伝達することを特徴とし、スレッドの進行に データの伝達が間に合わない場合はスレッドを停止させ ることを特徴とするプロセッサ。

【請求項14】PMT方式プロセッサにおいて、プロセ ッサ内部に1つ以上のキャッシュメモリを有し、個々の キャッシュメモリをさらに複数のメモリバンクに分割

し、それぞれのメモリバンクへのアクセス数を制限する ことを特徴とし、同時にメモリバンクへのアクセスを行 うことを特徴とし、さらに、複数のメモリバンクの選択 のためにメモリアドレスを利用することを特徴とし、同 じキャッシュへの複数のアクセスが存在した場合は、1 つのアクセスだけを行い、他のアクセスを保持して後で 行うことを特徴とするプロセッサ。

【請求項15】請求項12に記載された特徴を持つプロ セッサにおいて、キャッシュメモリ内部に、キャッシュ メモリの内容の共有状態を指定するためのディレクトリ と呼ばれる情報を有し、個別のキャッシュメモリは、別 のキャッシュメモリから内部のデータを読み出された場 合に、データのコピーを持つキャッシュメモリを特定す る情報をディレクトリに設定することを特徴とし、同時 に、別のキャッシュメモリから取得したデータをキャッ シュメモリに格納する際に、データのオリジナルを持つ キャッシュメモリを特定する情報をディレクトリに設定 することを特徴とし、キャッシュメモリへの書き込みの 際に、ディレクトリの内容を利用して、同じアドレスの データのコピーを持つキャッシュメモリにだけデータの 書き込みを通知することを特徴とするプロセッサ。

【請求項16】PMT方式プロセッサにおいて、ある命 令が利用するデータを別の命令が再度利用する際に、デ ータを再利用する命令を実行する演算ユニットを特定す るデータフロー予測情報を命令メモリに格納することを 特徴とし、データフロー予測情報を持つ命令が実行され たときに、データフロー予測情報で指定された演算ユニ ットにデータをあらかじめ転送することを特徴とするプ ロセッサ。

【請求項17】請求項16の特徴を持つプロセッサにお いて、あるスレッドのデータキャッシュアクセスミスの 際に、データの実体のあるデータキャッシュからデータ を読み込むと同時に、読み出しを行ったデータキャッシ ュに要求元の演算ユニットを特定する値を転送し、読み 出しを行ったデータキャッシュに対応する命令メモリ

に、演算ユニットを特定する値を含むデータフロー予測 情報を書き込むことを特徴とするプロセッサ。

【請求項18】命令キャッシュメモリを複数有するPM T方式プロセッサにおいて、あるスレッドが、次に実行 すべき命令を検索するためにキャッシュメモリにアクセ スを行い、命令が格納されている命令キャッシュメモリ を下位のキャッシュのディレクトリ情報から特定し、前 記命令キャッシュメモリに接続された演算ユニットにス レッドを移動することを特徴とし、複数のスレッドが同 一の命令キャッシュメモリを利用することを特徴とする プロセッサ。

【請求項19】PMT方式プロセッサにおいて、キャッシュメモリのアドレスを仮想アドレスとすることで、キャッシュメモリ上にはないデータへのアクセスに限って 仮想記憶機構にデータを伝送し、仮想アドレスを物理アドレスに変換して物理アドレスメモリに書き戻すことを 特徴とするプロセッサ。

【請求項20】PMT方式プロセッサにおいて、アドレ ス値を入力して、格納されたアドレス値に対する特定の スレッドを生起することを特徴とするデータフロー同期 検出ユニットを有し、キャッシからの読み込み要求に対 して、データフロー同期検出ユニットが指定したアドレ スとの一致を判定し、一致するアドレスを含む場合はキ ャッシュに共有状態を示す値を設定することを特徴とす るプロセッサ。

【請求項21】請求項20の特徴を持つプロセッサにお いて、データキャッシュ内部で共有状態に設定されてい るアドレスへのアクセスに対して、ディレクトリの示す ユニットにアクセスを通知することで、最終的にデータ フロー同期ユニットにアドレス値を伝達することを特徴 とし、データフロー同期ユニットが伝達されたアドレス 値に対応するスレッドを生起することを特徴とするプロ セッサ。

【請求項22】PMT方式プロセッサにおいて、スレッ ドは同期命令の発行時に停止し、他のすべてのスレッド の、同期命令実行前に行われたストア命令のデータ転送 を待ち、すべてのデータが自身のキャッシュに転送され た時点でスレッドを再開することを特徴とするプロセッ サ。

【請求項23】請求項21のプロセッサにおいて、特定 アドレスへのアクセスを検出する命令の発行によって、 自分のスレッドの状態をデータフロー同期ユニットに自 動的に伝達し、データフロー同期ユニットにおける特定 のアドレスへのアクセスの検出によって自分のスレッド を再開することを特徴とするPMT型プロセッサ。

【請求項24】PMT方式プロセッサにおいて、1つの グローバル仮想記憶機構と複数のローカル仮想記憶機構 を有し、複数のローカル仮想記憶機構がグローバル仮想 記憶の値の一部を有することを特徴とし、グローバル仮 想記憶機構の値の改変に対して複数のローカル仮想記憶 機構に対して改変を伝達することを特徴とするプロセッ サ。

【請求項25】PMT方式プロセッサにおいて、内部の ユニット間で伝達する制御信号を、伝送先を示すアドレ ス値とともにまとめたパケットを利用して転送すること を特徴とし、複数の制御信号を入力して、複数の制御信 号の中から伝送相手に応じて選択して出力するパケット ルーターを複数有し、ある演算ユニットからの要求を、 パケットに変換して複数のパケットルーターが中継し、 目的のユニットに伝達することを特徴とし、1つのユニ ット間配線を複数の制御信号で共有することを特徴とす るプロセッサ。

【請求項26】請求項25に記載された特徴を持つプロ セッサにおいて、スレッドが特定のユニットに制御信号 を発信して、伝達したユニットから制御信号を受信する 制御パケットにおいて、制御パケットをスレッドの進行 方向と同一方向のパケットルーターに対して伝達するこ とを特徴とし、制御パケットの伝達がスレッドの進行に 間に合わないことを検出した場合は、該当するスレッド を即座に停止させることを特徴とするパケットルータ

【請求項27】請求項25に記載された特徴を持つプロ セッサにおいて、特定の制御信号パケットの要求に対し て、該当する回路ユニットは要求された内部状態を改 変、あるいは読み出して、制御信号を送信したユニット に対して内部状態を転送することを特徴とするプロセッ サ。

【請求項28】PMT方式プロセッサを複数個利用して 連結するシステムを構築する際に、プロセッサ間の転送 方向を固定として、プロセッサのスレッドの状態、デー タをそのまま別のPMT方式プロセッサに伝送し、シス テム全体でスレッドを巡回させることを特徴とするPM T方式プロセッサ。

【請求項29】請求項28に記載された特徴を持つプロ セッサにおいて、直接連結されていないプロセッサ間で 独自にデータ転送を行うためのショートカットバスを設 け、遠距離のプロセッサ間の伝送にショートカットバス を用いることを特徴とするプロセッサ。

【請求項30】請求項25に記載された特徴を持つパケ ットルーターを有し、請求項27に記載された特徴を持 つPMT方式プロセッサにおいて、複数のプロセッサの 全てのユニットをアドレス値で一意に特定する手段を持 ち、スレッドの発行する制御信号パケットを、制御信号 パケットの転送先アドレス値に応じて、外部のプロセッ サ内部の該当するユニットに伝達することを特徴とする プロセッサ。

【請求項31】請求項30に記載された特徴を持つプロ セッサにおいて、それぞれのプロセッサが独自にメモリ を接続することを特徴とし、各プロセッサが持つ仮想記 憶機構の内部に、指定されたページが外部のプロセッサ のデータのコピーを格納していることを示す共有情報を 有することを特徴とし、プロセッサ内部からデータを読 み込む際に、読み込みアドレスが仮想記憶機構によって 共有状態を示す場合には、プロセッサ外にデータ読み込 み要求を行うことを特徴とし、プロセッサ内部からデー タを書きこむ際に、書きこみアドレスが仮想記憶機構に よって共有状態を示す場合には、プロセッサ外にデータ の書きこみを通知することを特徴とするプロセッサ。 【発明の詳細な説明】

[0001]

【発明の属する技術分野】本発明は、ソフトウェアによって動的に機能を変更できるプロセッサに属し、特にス レッドと呼ばれる単位で分割されたソフトウェアを利用 するプロセッサに属する。

【従来例】(半導体技術の進化とマイクロプロセッサの 性能向上)

【0002】半導体技術の進化により、ここ20年はト ランジスタ、配線の微細化が常に同じペースで進んでき た。DRAMのようにトランジスタ数がそのまま容量に つながる素子では、単に微細化によって素子数が増える だけで、微細化と同じペースで性能を向上できた。

【0003】ところが、マイクロプロセッサに代表され る論理LSIに関しては、性能向上には2つの方法があ る。1つは動作周波数の向上。そしてもう1つは動作周 波数あたりの仕事量である。

【0004】まず、微細化によってトランジスタのスイ ッチング速度の向上し、前者の動作周波数の向上が可能 になった。さらに、後者の動作周波数あたりの仕事量の 増加は、利用できるトランジスタの増加により、規模の 大きい高速レイテンシ回路、およびスーパースカラなど の並列方式の採用が可能になったことで実現できた。

【0005】これまでは、マイクロプロセッサはこの2 つの要素によって飛躍的な性能向上を可能にした。しか し、この2つの要素が、特に後者が限界を迎えつつあ る。この限界を打破しなければ、今後のマイクロプロセ

ッサの性能向上は見込めない。

【0006】(配線のリスクの相対的増加)

【0007】近年の半導体の微細化技術、プロセスの進 歩により、トランジスタの動作速度は飛躍的に増大し、 その大きさ、消費電力も飛躍的に減少した。これによっ て、少なくともトランジスタ単位では、従来では考えら れない周波数の動作が可能になった。

【0008】しかし、配線の遅延時間はそれほど改善さ れてはいない。配線長は、トランジスタのサイズに比例 して高速化するわけではない。さらに、微細化された分 だけトランジスタの数を増やす場合は配線遅延はかえっ て増大する。この傾向は深刻に受け止められてきてお り、配線が最小となるユニット配置を行うことは常識と なっている。配線自体のプロセスによる改善も行われて いる。多層配線やCu配線などがそれである。しかし、 それだけでは拡大を続けるトランジスタと配線の速度差 を埋めることはできない。

【0009】今後は、配線遅延の増加を押さえて動作周 波数の向上比率を維持するためには、常に回路全体に最 短配線するという考え方を改め、レイテンシ性能を低下 させてでも最短距離の配線で伝送することが必要となる。

【0010】(データ転送スループットとデータ転送レ イテンシ)

【0011】データ転送性能の向上には、データ転送ス ループットの向上とデータ転送レイテンシの短縮の双方 が必要になる。前者のデータの転送スループットの増加 は比較的たやすい。それに対して、転送レイテンシは性 能低下を押さえるのが精一杯で、数倍以上の改善は見込 めない。

【0012】レイテンシ向上の方法としては、キャッシ ュ、プリフェッチなどによる確率的な方法があるが、そ れは回路規模を必要とする割にたいした性能向上を果た せない。演算能力と低速なメモリとのレイテンシの開き は拡大の一途をたどり、キャッシュミスにおけるペナル ティーを相対的に増大させ、最終的には処理時間のほと んどすべてを占めることになる。ということは、なんら かの形でレイテンシを隠蔽することが必須になる。

【0013】そのために現在はアウトオブオーダースー パースカラ、VLIWという方式が存在する。データの ロードが終わっていなくても、データの必要のない命令 を先に動作させるプロセッサである。だが、この方式は 先に実行させることができる命令を発見する回路が巨大 になりすぎ、周波数性能向上に限界がある。

【0014】よって、レイテンシの隠蔽は今後さらに重要になる。だが、アウトオブオーダースーパースカラや VLIWなどの命令レベル並列では、現在以上のレイテンシ隠蔽は不可能である。

【0015】(演算ユニットの使用頻度のばらつきと共 有)

【0016】マイクロプロセッサには、加算、論理演 算、シフト、分岐、ロードストア、乗算、除算、浮動小 数点演算、SIMD型演算、SIMDデータの入れ替え 処理など、多くの処理が必要とされる。これらの動作の 実現には、それぞれ専用の回路を設けるのが一番効率が 良い。ところが、マイクロプロセッサはこれらの全てを 同時に必要とするわけではない。稼動率が低いユニット も多く存在する。

【0017】このマイクロプロセッサを同時に複数使用 する方式を、マルチプロセッサと呼ぶ。現在のマルチプ ロセッサでは、これらの演算ユニットが全て複数搭載さ れる。ということは、全体としてはほとんど稼動してい ない回路が増加することになる。仮に、マルチプロセッ サの間であまり使用されない演算ユニットを共有できれ ば、システム全体の回路の利用効率を高めることがで

き、本当に数の必要な演算ユニットを増やすことができ る。

【0018】(消費電力の増大)

【0019】近年のマイクロプロセッサの動作周波数の 向上によって、消費電力は飛躍的に増大した。その増大 を抑制するために、動作電圧を低減させ、低い電圧で性 能を維持するための回路技術が開発された。しかし、回 路素子数、周波数性能はさらに向上を続けるものと考え られる。さらなる低消費電力の手段が必要になる。

【0020】CMOS回路は、信号のレベルが変化する ときに電力を消費する。ということは、信号のレベルの 変化の少ない回路がもっとも消費電力の低い回路とな

る。回路構成のレベルでは、演算ユニットやクロック信 号制御など、信号変化を低減する手段が多く利用されて いる。しかし今後は、さらに上位のアーキテクチャにお いても、最小の電力で演算を行うための手段が必要にな ると考えられる。

【0021】回路的に考えると、同じ仕事を連続して行 うことができれば、回路の状態の変動も最小限となり、 動作する回路も最小限となる。そして、トランジスタ数 あたりの性能が向上できれば、逆にいえば性能あたりの 消費電力が低減できるということである。

【0022】(演算内容の巨大化、分散化)

【0023】前の演算の終了を待ち、その結果を利用し て演算を行うことを、データ依存関係と呼ぶ。互いにデ ータ依存関係のある演算は原理的に同時実行ができず、 並列化を阻害する最大の要因である。いかなる方式もこ れを解消することはできない。

【0024】ソフトウェアの構造上、このデータ依存関 係がもっとも大きいのは連続した命令の近傍であり、現 在のスーパースカラやVLIWに代表される、命令レベ ル並列の対象とされる部分である。すなわち、命令レベ ル並列はもっとも並列化しにくい部分をあえて並列化す る方法であり、性能向上に限界が生じる。

【0025】一般的に仕事の単位をうまく分割できれ ば、分業が効率が良いのは言うまでもない。そして、巨 大なソフトウェアでは、その動作内容が全て密接に結合 し、全ての命令、データが同じ確率で利用されるという ことはありえない。現に、ソフトウェアは、オブジェク トと呼ばれる独立性の高い単位で分割できることは良く 知られている。

【0026】(データスループットの爆発的な増大) 【0027】メディア処理は、巨大なデータ転送能力を 要求し、キャッシュの内部で実行できない代表的な処理 である。この処理の多くは巨大なデータ転送スループッ トを要求する。それに対して、メディア処理は全体とし てはさしてレイテンシを要求しない。要求されるレイテ ンシはどんなに小さくても1ミリ秒程度がせいぜいであ る。レイテンシを犠牲にして並列処理を行うのにこれほ ど向いた用途はない。

【0028】局所的なレイテンシがそのまま総和される 現在のプロセッサの方式では、プロセッサバスのレイテ ンシがそのまま加算され、全体の性能向上も頭うちにな る。それに対して、レイテンシをなんらかの手段で隠蔽 することができれば、メモリアクセスの並列化などの方 法によってスループットを確保することができる。その ためにマルチスレッドと呼ばれるソフトウェアモデルを 導入して、レイテンシの累積を防止する。スレッド単体 のレイテンシが多少大きくてもメディア処理に要求され るレイテンシよりはるかに小さいため、結果的にメディ ア処理に要求される性能を全て満足することができる。

【0029】(演算の繰り返しの増加)

【0030】長時間動作するプログラムは、その全ての 時間に渡ってまったく違う命令を実行することは考えら れない。そのため、長い時間の動作の中では、何らかの 形で同じコードを再利用して同じ動作を繰り返している ことになる。

【0031】この傾向を利用することにより、同じ動作 を行う部分を同時にまとめて実行することで、同じ動作 で共有される命令メモリ、データメモリなどの資源を共 有することができる。しかも、まったく同じ動作を時間 的にわずかにずらして実行することにより、同じ資源を 同時に利用することも簡単に防ぐことができる。

【0032】(IPユニットの内蔵と、それを結合する 性能の要求)

【0033】汎用プロセッサは、32ビットなどの桁の 多い数値演算や、大容量メモリ全域を利用した処理、動 的に変わる処理に関しては他の手段では実現不可能な性 能を発揮できる。しかし、少数の複雑なビット処理演算 に関しては依然として弱く、目的に応じて最適化された 回路の方が常に性能が上である。ということは、システ ム全体の性能向上のためには、依然として良く利用され るビット演算を担う回路、IP回路を内蔵することが望 ましい。

【0034】ところが、IP回路は、その前後の動作が なければ十分な性能が発揮できない。IP回路同士を直 接連結すると、その回路の動作の種類を制限することに なる。プログラマブルでかつ高速なアプリケーションの 動作を実現するためには、複数の最小限度のIP回路 と、IP間のデータの中継を行う十分な演算処理能力が 最良の組みあわせである。

【0035】(スーパースカラ、VLIW方式)

【0036】スーパースカラ方式、VLIW方式は、命 令レベル並列とよばれ、同時に複数の命令を実行するこ とで、性能を向上させることを狙った方式である。

【0037】まず、スーパースカラ方式は、複数の命令 の組みあわせを自動的に抽出してくれる方式である。と ころが、自動的に抽出できる命令の範囲、命令ウィンド ウは限定されており、特に、条件分岐命令の後に実行さ れる命令の抽出が非常に難しい。そのため、プログラム 全体の並列性を生かすことができず、隣接した数個の命 令を実行するのがせいぜいである。

【0038】図2に、従来のプロセッサ例としてVLI W方式のプロセッサの構造模式図を示す。VLIW方式 は、この命令の抽出の手間をコンパイラに任せ、並列可 能な命令を明示して命令メモリに格納する方法である。 しかし、並列化の対象となるのはプログラム内部で隣接 した数個の命令であることには変わりない。

【0039】201は複数の命令を同時に格納する命令 キャッシュである。命令発行ユニット208は、命令キ ャッシュ201から同時に複数の命令を読み込み、送ら れた命令を実行できる演算ユニットにそれぞれ命令を分 配する。演算ユニット202、演算ユニット203、分 岐ユニット204、ロードストアユニット205は、同 時に独立した動作ができる。演算ユニット205は、同 時に独立した動作ができる。演算ユニット202、演算 ユニット203は、共有レジスタファイル206から複 数の値を取り出して演算を行い、結果をレジスタファイ ル206に返す。分岐ユニット204は、命令キャッシ ュ201に対してPCアドレスを変更させる。ロードス トアユニット205は、データキャッシュ207からレ ジスタファイル206にデータを読み込む。あるいは逆 に、レジスタファイル206の値をデータキャッシュ2 07に転送する。

【0040】(マルチプロセッサ方式)

【0041】図3に、従来例としてマルチプロセッサ方 式を示す。マルチプロセッサ方式は、既存のパイプライ ン、スーパースカラ、VLIWのいずれかの方式で作成 されたプロセッサを複数接続して利用する方法である。 飽和しつつある命令レベル並列を補うために用いられ る。

【0042】そのために、ソフトウェアをプロセス、あ るいはスレッドとよばれる独立した単位に分割して、そ れぞれのプロセッサに割り当てる。それぞれのプロセッ サはそれぞれ独立したスレッドを実行することで、命令 レベル並列に対して演算ユニット間の通信を抑制するこ とができる。

【0043】図3にマルチプロセッサの構造を示す。プ ロセッサ301、302、303、304は、共有バス 305に接続される。プロセッサ306、307、30 8も同様に共有バス309に接続される。共有バス30 5には二次キャッシュ310が接続され、プロセッサ3 01のメモリは基本的には二次キャッシュ310から取 得する。2つの二次キャッシ310、311は、共有メ モリバス312に接続され、二次キャッシュとメインメ モリ313の内容を同一にする。

【0044】プロセッサ301~304、306~30 8は、それぞれ独自に命令動作を行い、命令、データを メインメモリ313からキャッシュを介して取得する。 他のプロセッサと同一アドレスのデータを共有しない限 り、プロセッサ間通信は行われない。

【0045】これらのプロセッサ、二次キャッシュ31 0,311は、半導体のチップに全て搭載することが可 能である。半導体チップの微細化によって、同じコスト でもより多くの回路の搭載が可能になったため、複数の プロセッサを1つのチップに搭載することで、コストに 対する性能を向上させることになる。

【0046】(従来のPMT方式)

【0047】図4に、命令レベル方式、およびマルチプ ロセッサ方式の欠点を解消するための従来の方式を示 す。以下、この方式をPMT方式と呼称する。PMT方 式についての詳細は特許広報平9-287662に記載 されている。

【0048】このPMT方式は、前述のマルチプロセッ サ方式で利用されるプロセス、スレッドをほぼそのまま 用いる。そして、演算ユニット間の通信を最小限にする ことにより、演算ユニットの増加に対して周波数性能の 低下を抑制し、動作周波数を維持しつつ大量の演算ユニ ットの搭載を可能にし、飛躍的な性能向上を可能にす

る。さらに、演算ユニットなどの回路を可能な限り共有 することによって、最小の回路規模で最大の並列規模を 達成できる。

【発明が解決しようとする課題】

【0049】(VLIW方式の欠点)

【0050】VLIW方式の欠点を示す。まず、命令レ ベル並列は、プログラムの局所的な領域だけで実行でき る命令を選択する方式である。理由は、プログラムはそ の場の演算結果によって命令の流れが頻繁に変更される ため、演算が終了するまで次に実行すべき命令を特定す ることはできない。それをある程度克服するために分岐 予測と呼ばれる機構があるが、それでも複数の分岐の先 を予測することは難しい。そのため、命令キャッシュ3 01の幅を広げても、同時に実行できる命令をプログラ ムから大量に選択できないため、性能向上率が飽和す る。

【0051】さらに、複数のデータ依存関係が発生する ということは、それらの命令の間のデータの自由な転送 が必要になるということである。一般的に、命令実行ユ ニットのN倍の増加に対して、実行ユニット間の配線の 遅延時間はN倍以上、回路規模はNの二乗の規模で増加 する。そのため、命令実行を増やしても、それ以上に周 波数性能が低下するというデメリットが生じる。

【0052】以上の理由によってVLIW方式は性能向 上に限界がある。

【0053】そのため、命令発行ユニット208の幅を 広げるのはあきらめて、複数の明示的に独立したスレッ ドを1つのプロセッサで同時に実行するのも必要と考え られるようになった。そのため、小規模なVLIWを複 数搭載し、個々のVLIWで個別のスレッドをそれぞれ 動作させるという方法が考案されている。ところがそれ では、次に述べるマルチプロセッサ方式の問題が発生す る。

【0054】(マルチプロセッサ方式の欠点)

【0055】次に、マルチプロセッサ方式の4つの欠点 を示す。

【0056】まず、マルチプロセッサでは、負荷の高い

プロセッサから負荷の低いプロセッサへプロセス、ある いはスレッドを移すのに非常に時間がかかる(以下、こ のプロセス、スレッドの移動をプロセス移住、スレッド 移住と呼ぶ)。

【0057】次に、マルチプロセッサにはプロセッサ間 通信が必要になる。複数のプロセス、スレッドがまった く独立したデータを利用することはまれであるためであ る。ところが、1つのデータを全てのプロセッサが利用 すると、データ通信の量はプロセッサの数にほぼ比例し て増加する。そして、通信の量が増えるということは、 単体のプロセッサから見てもメモリのアクセスが通信、 同期によって制限されることになり、単体のプロセッサ においても、システム全体においても性能が飽和する。 【0058】次の問題は、プロセッサ間の同期である。 あるプロセスがほかのプロセスの特定の処理を待つため に停止し、別のプロセスからの処理終了の伝達によって 再開するのが同期である。このための最も原始的な手法 は、待ち状態のプロセスが定期的に別のプロセスの状態 を監視することである(スピンロックと呼ばれる)。し かし、これでは待ち状態のプロセスがプロセッサ、メモ リバスなどの資源を占有するために非常に効率が悪い。 そのために、OSレベルのソフトウェアで同期処理を管 理する方法などがあるが、そのためのソフトウェア処理 が大規模な並列における性能向上を阻害するという問題 がある。

【0059】最後に、マルチプロセッサは、メモリ、複数の演算ユニットをすべて搭載するプロセッサを、さらに複数搭載する。そのため、それぞれの演算ユニット、メモリの稼動率にもかかわらず、すべてのコピーがプロセッサの数だけ搭載されることになる。そのため、回路 規模の点で無駄が多い。

【0060】(従来のPMT方式の欠点)

【0061】PMT方式は、以上で述べた、VLIWに 代表される命令レベル方式の性能の限界、およびマルチ プロセッサ方式の回路規模的な欠点を解消するための方 式である。

【0062】まず、複数のスレッドを常に全てのユニッ トで巡回させることで、スレッド発行ユニットを演算ユ ニット間で共有できる。さらに、全てのスレッドを空い た演算ユニットに対して即座に発行することができ、ス レッドを中断した場合も、スレッドの移住を行わなくて もその場で再開が可能である。これによって、レイテン シを隠蔽するためのスレッドの切り替えを高速に行うこ とができる。

【0063】複数のスレッドを動作させる際には、デー タキャッシュの内容を共有することが多い。そのため、 スレッド間で同じデータキャッシュを共有することで、 全てのキャッシュへ同じデータを転送する必要が無くな り、ブロードキャスト型のデータの転送を最小限にする ことができる。 【0064】同じ種類のスレッドは、同じ命令、データ メモリ、演算ユニットを利用する傾向が強い。この性質 を利用して、1つの命令キャッシュ、データキャッシ ュ、特殊演算ユニットを複数のスレッドから共有させる ことで回路を削減することができる。

【0065】だが、従来例に挙げた図4のPMT方式に は、以下の欠点がある。

【0066】まず、コンテキストスイッチのために、メ モリにレジスタの値の退避が常に必要になる。キャッシ ュミスのように、もとの演算ユニットでスレッドを再開 できるような処理では、演算ユニットにレジスタを保持 しておけば、スレッドの移住は必要ない。そのために、 複数のスレッドを同時に管理するレジスタファイルが必 要になる。

【0067】次に、分岐命令ごとにコンテキストスイッ チが必要になる。理由は、命令アドレスに対して、実行 される演算ユニットが常に決定されているために、命令 アドレスが昇順に実行されない場合はスレッドの移動が 必要になるためである。分岐命令はソフトウェア全体で 4分の1を占めるともいわれるため、このようなスレッ ドの移動は大きく性能を低下させる。ソフトウェアのイ ンライン展開によってある程度分岐を減少させることは 可能であるが、汎用的なソフトウェアで性能が出る構造 が望ましい。

【0068】次に、命令アドレスによって実行される演 算ユニットが決定されるため、命令の配置によっては演 算ユニットの稼動率にバラ付きが生じる。同じようにソ フトウェアのインライン展開でうまく大半の演算ユニッ トを利用することはできるが、汎用的なソフトウェアで 負荷分散が出来る構造が理想的である。

【0069】従来のPMT方式では、キャッシュ間でデ ータのコピーを持たせないために、全ての実行ユニット が全てのキャッシュメモリと接続するように配線させる 必要がある。そのため、実行ユニットのN倍の増大にし たがってNの二乗で規模が増大する。配線遅延が深刻化 する現在では、このような配線は確実に周波数性能を低 下させる。ところが、性能向上の為には実行ユニットを 増加させることが不可欠である。そのため、キャッシュ のコピーを各実行ユニットに持たせる必要があり、キャ ッシュ間の内容の整合性を取るハードウェアを実装する 必要がある。

【0070】従来のPMT方式では、キャッシュのコピ ーを一切行わないため、全てのキャッシュのアクセスは 順序が入れ変わることはない。ところが、キャッシュの コピーを持たせる構造にすると、キャッシュのアクセス 順序を保持できなくなる。そのため、新たなハードウェ アによる同期機構によって、キャッシュのアクセス順序 を保証する必要がある。

【0071】最後に、全てのスレッドは全ての資源に無 制限にアクセス可能であり、同時に独立したプロセスを 動作させることができない。そのためには仮想記憶機構 によるプロセス間保護の実装が必要である。ところが、 キャッシュメモリを分散させると、仮想記憶機構はキャ ッシュメモリの数だけ必要になる。キャッシュメモリは 複数のプロセスが混在するため、単体の仮想記憶の容量 も増大する。更に、仮想記憶機構を分散させると仮想記 憶の規模が膨大なものになる。

【0072】以上が従来のPMT方式の欠点である。P MT方式の持つ長所を維持しつつ、これらの欠点を解消 するのが本発明の目的である。

【課題を解決するための手段】

【作用】

【0073】(コンテキストスイッチ)

【0074】本発明のプロセッサはマルチスレッドを利 用する。マルチスレッドは大規模なレイテンシを隠蔽す る唯一の方法と言ってよい。このマルチスレッドの管理 は、従来のマルチプロセッサなどではOSの仕事となっ ているが、それがスレッドの数に比例して処理時間を増 大させて、マルチスレッドの長所をほとんど発揮できな い要因となっている。ハードウェアで極力マルチスレッ ド動作を実現するのが望ましい。

【0075】図16にマルチプロセッサにおけるマルチ スレッドの実行例を示す。スレッドAからスレッドBへ の切り替えを行うスケジューリングは、常にプロセッサ の資源を消費する。さらに、キャッシュミスの期間に は、他のスレッドの動作ができず、各プロセッサはアイ ドリング状態となる。

【0076】図17に、本発明のプロセッサにおけるマ ルチスレッドの実行例を示す。本発明のプロセッサで は、複数のスレッドがストールしない限り。スケジュー リングを全てハードウェアで行うため、常に演算ユニッ トを実際の動作に利用することができる。キャッシュミ スの場合も、別のスレッドがかわりに動作することがで きる。キャッシュの入れ替え動作が終了した後は、別の 任意のスレッドのストールによって、スレッドを再開す ることができる。

【0077】結論として、本発明のプロセッサは、マル チプロセッサ方式に対してコンテキストスイッチ、スケ ジューリングの時間が不要である。さらに、本発明のプ ロセッサはあらゆるスレッドの待ち時間に他のスレッド が動作可能であり、どんなに並列度を上げても演算資源 をほぼ常時利用することができる。これは、現在の命令 レベル並列では、数並列程度でも演算資源の利用率が半 分以下であるのと対照的である。

【0078】複数のスレッドを同時に動かす際には、待ち状態のスレッドの中から演算能力に相当する数のスレ ッドを選択することが必要になる。スレッドには、例外 や割り込み要求の応答など、即座に実行を要求されるも のと、比較的実行遅延が許されるものとが混在してい る。このため、スレッドの優先順位を設け、それを自動 的に選択する機構が必要になる。

【0079】本発明のプロセッサにおけるスレッドは1 6段階のプライオリティーを有する。スレッド発行ユニ ットは、実行待機状態のスレッドを格納し、スレッドの プライオリティーをハードウェアで判定して選択して、 同時に1つのスレッドを発行する。また、既存のスレッ ドよりもバッファ上のスレッドの優先度が高い場合は、 無条件で既存のスレッドを休止して新規のスレッドを発 行する。プライオリティーが同一の場合はとくに優先制 御、負荷分散制御を行う必要はない。

【0080】なお、実行ユニットの稼働率が高く、新規 のスレッドを発行できない場合は、隣接するスレッド発 行ユニットに順にスレッド状態を転送する。

【0081】スレッド発行ユニットが発行すべきスレッ ドを選択する際に、前に実行したスレッドと共通の命令 を利用するものが理想的である。理由は、命令が同一で あれば利用するデータも同じである確率が高いこと。そ して、命令などの状態が等しければ、制御回路などの状 態の変更が最小限となり、状態信号が変化しなければC MOS回路の特質上消費電力が最小となるためである。

【0082】そのために、前に発行したスレッドの命令 アドレスを控えておく。そして、次に発行するスレッド の命令アドレスと、控えておいた前のスレッドの命令ア ドレスを比較し、同一であればスレッドを即座に発行す る。アドレスが同一でない場合は、今のスレッドとプラ イオリティーが同一以上のスレッドがない場合に限り用 意したスレッドを発行する。

【0083】PMT方式では、そのままではスレッドの ライン間の移動によって演算ユニットの間で負荷のばら つきが生じる。そのため、ある演算ユニットは負荷が極 端に高く、どうしてもほかのスレッドの要求を受け付け られない状態が発生する。そういう場合は、空いた1つ の演算ユニットを有効活用するために、その演算ユニッ トを単一プロセッサとみなしてスレッドの実行を行う (今後、この動作を局所SMP実行モードと称する)。 こうして、PMT方式とSMP方式を混在させて、スレ ッドが充填されない演算ユニットを最大限に活用する。 プライオリティーの高い別のスレッドの要求によって、 局所SMP実行モードは解除される。

【0084】スレッド発行ユニットが4つの演算ユニッ トで共有される場合は、局所SMP実行モードは4つの 演算ユニットを順に利用して行う。この場合、4つのス レッドが同時に動作することになるが、相互の演算ユニ ット間のレジスタ、データ転送は不要である。

【0085】コンテキストスイッチを高速化するため に、従来のPMT方式にあったレジスタのメモリへの待 避の必要性をなくす。そのために、レジスタファイルに は複数のスレッドの情報を共存させ、そのうちの1つだ けを利用する。コンテキストスイッチは、利用するレジ スタファイルのバンクを切り替えるだけで良く、即座に スレッドを切り替えることができる。

【0086】PMT方式では、スレッドは基本的には一 定方向に移動する。しかし、命令、データの共有を実現 するためには、すでに命令が保持してある演算ユニット にスレッドを移すことが望ましい。あるいは、すでに負 荷の高い演算ユニットに到達したときは、負荷の低いラ インに移動する必要がある。そのために、演算ユニット 間でスレッドを移動させる、スレッド移住機構を設け る。スレッド移住は以下の手順で行う。

【0087】(1)実行ユニットからストール要求。同 時にレジスタバンクを別のスレッドに切り替える。

【0088】(2)スレッド発行ユニットは待機してあるスレッドを供給。

【0089】(3)データキャッシュにレジスタの内容 を退避。直接二次キャッシュに対して送られる。

【0090】(4)目的のノードにスレッド情報転送。 【0091】(5)データキャッシュ階層を通って、目 的のノードに近い二次キャッシュからレジスタの読み込 みを行う。データキャッシュ間の転送は、後述のキャッ シュコヒーレンシ機構を用いる。

【0092】なお、本発明では、負荷分散のためのスレ ッドの移住は基本的には不要である。待ち状態のスレッ ドは一定場所にとどまっていれば、いつかは他のスレッ ドが使用していない空いたパイプラインが流れてくるた めである。

【0093】図22に、スレッド移住における動作を示 す。横軸は演算ユニットの列であり、縦軸は時間経過で ある。斜線が個別のスレッドの実行を示す。

【0094】7番の演算ユニットへのスレッドの移住に よって、7番から10番の演算ユニットはメモリからレ ジスタを読み込む。11番の演算ユニットから実際のス レッドが再開される。

【0095】プライオリティーの低いスレッドは、7番 の演算ユニットがプライオリティーの高い別のスレッド によって占有されたことを検出して、2番の演算ユニッ トの時点でスレッドを停止させる。3番から6番の演算 ユニットではレジスタ状態をメモリに待避する。7番の 演算ユニットから別のスレッドの移住が始まる。

【0096】一般的にサブルーチンコールでは、それま でのレジスタをスタックに保持して、リターンの直前に 退避したレジスタを読み込む操作が必要になる。本発明 のプロセッサでは、サブルーチンコールはレジスタを隣 接転送する際に、元のレジスタを破棄せずに、サブルー チンコールを実行した演算ユニットのレジスタバンクに 保持しておくだけで実現できる。そしてリターンはその 保持されていたレジスタバンクを再利用して、帰り値を 示す1つのレジスタだけを代入すれば良い。

【0097】図20に、サブルーチンコールの動作例を 示す。CALL命令がサブルーチンへの分岐、RET命 令がサブルーチン終了を示す命令である。 【0098】CALL命令のように、元の命令アドレス に戻り、元のスタックの値を利用する処理においては、 CALL命令の位置にレジスタ値を残しておくだけで良 い。レジスタはコール先の命令にも複製されて継承され る。

【0099】RET命令の実行によって、帰り値だけが CALL命令に送られる。それ以外のレジスタは、元の レジスタの値をそのまま利用すればよい。

【0100】保持してあるレジスタバンクをほかのスレ ッドが利用するときは、前述のスレッド移住機構におけ るレジスタ同期機構によって、自動的にメモリへの退避 が行われる。

【0101】割り込みユニットやTLBは、蓄積された スレッドIDをスレッド発行ユニットに伝達し、指定さ れたスレッドを動作させることができる。

【0102】そして、TLBからのスレッド生起は、ペ ージフォルトなどのTLB例外によるコンテキストスイ ッチを高速化するとともに、OSカーネルサービスの並 列化を実現する。

【0103】本発明のプロセッサは大量のスレッドを利 用する。そのためには、現在進行しているスレッドの演 算能力を極力利用せずに、大量のスレッドを発行しなく てはならない。そのために、スレッドが必要なスレッド ID、スタックなどの情報(スレッド構造体と呼ぶ)は ハードウェアで管理して、スレッドの生成によって自動 的に転送する。実装としては、まとめてスレッド IDと スタックポインタを格納するバッファだけを設ける。バ ッファの内容の管理はまとめてソフトウェアで行う。

【0104】スレッドを発行する場合は、スレッドバッファから空き状態のスレッド構造体を要求する。スレッドバッファにスレッド構造体が無い場合は、現在のスタックポインタをそのまま返し、これ以上マルチスレッドで実行できないことをプログラムに通達する。

【0105】こうして、スレッド発行命令は新規のスレ ッド構造体を取得する命令だけで済むようになり、スレ ッド発行におけるソフトウェアオーバーヘッドを削減で きる。

【0106】(演算パイプライン)

【0107】本発明のプロセッサは、レジスタファイル を隣接する複数の演算ユニットで共有する。4つの演算 ユニットでレジスタファイルを共有する場合は、4つの レジスタファイルと4つの演算ユニットとの間で自由に アクセスするためのクロスバ接続バスを設ける。

【0108】こうして、従来のPMT方式が常にすべて のレジスタの値を隣接するユニットに転送を必要とした のに対して、隣接するレジスタファイルへの転送を数ク ロックに1回に抑制することができる。

【0109】レジスタファイルには複数のスレッドの情報が混在するが、一度に送るのは1つのスレッドのさら に4分の1の内容で十分となり、実行ユニット全体で も、1つのスレッド分のレジスタ転送だけで良い。

【0110】なお、同一の命令を利用するスレッドを連続して動作させている場合は、転送する信号の変化はスレッド間のレジスタ値の違いだけとなる。この違いだけがCMOS回路における消費電力となる。

【0111】本発明のプロセッサは浮動小数点演算ユニ ットを搭載することができるが、このユニットは整数演 算に比べてレイテンシが大きくなるという特徴がある。 その間、依存関係のない別の整数演算命令を実行するこ

とで、浮動小数点演算のレイテンシを隠蔽できる。

【0112】同一の命令を用いるスレッドを連続動作させる場合では、長レイテンシ演算も1つのユニットを使いまわすことになる。この場合は、1クロック分の演算が終了した時点で、隣接する別の長レイテンシ演算ユニットに中間値を渡し、並行して演算を行う。こうして、長レイテンシ演算のスループットを向上させる。

【0113】本発明のプロセッサは、一般的なパイプラ インプロセッサと同じく、パイプラインを停止するパイ プラインストールを発生する機能を有する。ただし、パ イプラインプロセッサと違う点は、ストールする対象が 単独のスレッドに限られ、ほとんどの種類のストールの 間に待ち状態の別のスレッドを再開できる点である。

【0114】パイプラインストールは、一般的にはある スレッドの要求する演算ユニット、あるいは転送バスな どの資源を取得できなかった場合に発生する。そして、 ストール状態のスレッドは、その原因が解決された時点 で、プライオリティーの低い別のスレッドの動作を中断 することができる。

【0115】パイプラインストールは、すでに実行して しまった演算内容を1,2命令分キャンセルする必要が ある。たとえばロード命令に対して、ロード命令が利用 するキャッシュへのインバリッドの伝達が間に合わなか った場合、そのロード命令を無効にする必要がある。

【0116】図21は、パイプラインストールの動作例 である。スレッドAのEXステージの実行が失敗して、 別のEX'ステージによる実行が必要になる。スレッド Aの待避したパイプラインスロットには、前にパイプラ インストールを起こした別のスレッドが入り込み、結果 を格納する。

【0117】EX'の具体的な動作は64ビット演算や 浮動小数点除算などである。演算自体は数クロックで終 了し、再開待ち状態となる。スレッドEのパイプライン ストールによって、スレッドEのかわりにスレッドAが 入り込み、スレッドAの命令を終了させる。

【0118】パイプライストールごとにスレッドを切り 替えることによって、パイプラインを間断無く動作させ ることができる。ただし、パイプラインストールが発生 した命令が、前にパイプラインストールが発生した命令 より後である場合は、パイプラインに空きが生じる。た だしその幅は最大4クロックである。しかも、同一命令 を利用するスレッドを連続動作させる場合は、パイプラ インストールを起こす命令も同一である確率が高いた め、大きなペナルティーにはならない。

【0119】(ディレクトリ方式階層キャッシュ)

【0120】大量の演算ユニットを搭載するには、それ に対応するだけのデータ転送能力が必要になる。ところ が、1つのメモリから大量のデータを供給することは不 可能である。何らかの形でメモリを分散するしかない。 ところが、本発明の方式では、全ての演算ユニットから 全てのメモリを高速に参照する必要がある。そのため に、分散したメモリの間でコピーを持つ必要がある。

【0121】分散されたメモリは、本来のメモリのコピーを自動的に格納するキャッシュの形態を取る。このとき、キャッシュ間で同じデータのコピーを持つ場合は、あるキャッシュへの書きこみを、別のキャッシュへと転送しなくてはならない。このコピー間のデータの整合性を取る機構を、キャッシュコヒーレンシ機構と呼ぶ。 【0122】ところが、キャッシュの数が増大すると、

キャッシュの間の転送量も増大し、配線の量、遅延時間 も増大する。キャッシュ間で接続されるバス信号の数を 最小限度にし、かつキャッシュ間の転送スループットを 確保するために、階層型キャッシュ構造を取る。

【0123】 演算ユニットには専用の一次キャッシュが 接続され、複数の一次キャッシュに対して1つの二次キ ャッシュが接続される。遠距離の一次キャッシュへの転 送に関しては、二次キャッシュを介して転送される。一 次キャッシュと二次キャッシュの間のデータバスの接続 はクロスバ接続であり、転送スループットを確保する。 ただし、クロスバ接続の組みあわせは4つ程度に限定 し、配線規模の増大を防ぐ。

【0124】本発明のプロセッサにおいては、隣接しな いキャッシュ間の転送は即座には行われない。二次キャ ッシュにいったん格納されてから伝達される。

【0125】ここで、データの書きこみを行ったスレッ ド自身が同じデータを読み込む場合を考える。キャッシュ間の転送が間に合わなければ、自分自身のデータも読 めないことになる。しかし、キャッシュ間の転送はスレ ッドの進行に間に合えば良いため、多少のレイテンシの 遅れは許される。

【0126】特に、二次キャッシュ間の長距離配線、大 容量の二次キャッシュは動作レイテンシが遅くなる傾向 がある。ところが、二次キャッシュアクセスを長距離の 演算ユニットの間の転送に用いれば、その距離の間のス レッドの進行に間に合えば良いため、キャッシュ動作レ イテンシを隠蔽できる。

【0127】異なるスレッド間では、スレッド間の同期 を行わない限りデータの即座な転送を保証する必要はな い。同期を行う場合は後述する。

【0128】二次キャッシュは複数の一次キャッシュ、 そして隣接する二次キャッシュ、三次キャッシュからの 要求をすべて受理することになる。これらの転送スルー プットは膨大なものとなり、同時に複数の要求を受理し なくてはならない。しかし、同時に複数の要求を完全に 受理できる、マルチポートのメモリ回路は規模も大き く、速度も遅い傾向がある。

【0129】そのために、一次キャッシュは複数のロー ドストアユニットに接続する。逆に1つのロードストア ユニットからは、複数の一次キャッシュをアドレスによ って選択する。二次以上のキャッシュは複数のバンクに 分割し、同様にアクセスするアドレスによってバンクを 選択する。同時に同じバンクへのアクセスが重なった場 合は、片方のアクセスを停止させる必要がある。ただ し、本発明のプロセッサのキャッシュ間のデータ伝送 は、スレッドの進行に間に合えば良いため、多少の衝突 による遅れは許容される。この機構によって、確率的に 多ポートのキャッシュに近いスループットを確保でき る。

【0130】データのコピーを持つ別のキャッシュを特 定するためには、バススヌープ方式とディレクトリ方式 の2つの方法がある。バススヌープ方式は、共有の可能 性のあるデータを共通のバスに出力し、全てのプロセッ サが共有状態かどうかを判定する方式である。このバス スヌープ方式の利点は、共有判定のための外部回路が単 純であること、複数のプロセッサへの同時転送が可能で あることである。欠点は、すべての外部メモリアクセス がメモリバスを占有して、全体の転送スループット性能 を低下させる点と、すべてのプロセッサが自身のキャッ シュをアクセスしてコピーを持つかどうかのチェックを 行う必要があるという点である。市販されているスーパ ースカラ型マイクロプロセッサはバススヌープ方式を採 用することが多い。

【0131】これに対して本発明のプロセッサは、デー タの転送スループットが重要であり、かつデータの転送 相手を限定する必要がある。そのため、共有するプロセ ッサを明示的に指定するディレクトリ方式を採用する。 ディレクトリ方式は、キャッシュの内部にデータの共有 相手を特定するための情報を持つ。

【0132】図23にディレクトリ方式階層キャッシュ のロードにおける挙動を示す。演算ユニットからのロー ドの場合、一次キャッシュ内部にデータがない場合に限 り、二次キャッシュから一次キャッシュに向けてデータ を転送し、二次キャッシュに共有状態を設定する。すで に二次キャッシュのデータが共有状態となっている場合 は、ディレクトリビットの示す一次キャッシュに対して 共有状態を設定する。

【0133】図24は、ディレクトリ方式階層キャッシ ュのストアにおける挙動である。一次キャッシュへの書 きこみの際に、一次キャッシュのエントリが共有状態と なっている場合は二次キャッシュに書きこみを通達す る。二次キャッシュはディレクトリビットの示す共有相 手に対してのみ、直接キャッシュエントリの無効化(インバリッド)を通知する。

【0134】ディレクトリの指定により、一次キャッシュには確実にデータのコピーがあることが判明するた

め、一次キャッシュのタグの比較を行う必要なく、直接 書き込みを行うことができる。ただし、セットアソシア ティブキャッシュの場合は、ディレクトリビットは単体 のキャッシュ内部のどのバンクにデータが格納されてい るかを指定する必要がある。

【0135】同じ命令を利用するスレッドは、たとえア クセスするアドレスが異なっても命令間のデータの流れ は等しい場合が多い。レジスタの場合は明示的にプログ ラムで示されるが、メモリに対しても同じことが言え る。特に、スタック、ヒープなどを利用する命令では、 アドレスは異なっても命令間のデータの流れは等しい場 合が多い。

【0136】本発明のプロセッサでは、同一スレッド内 部でのキャッシュミスを極力減らすために、たとえキャ ッシュの共有情報がなくても、ストアされたデータを可 能な限り事前にロード命令に渡す必要がある。

【0137】そのために、命令アドレスに対してデータ フロー予測情報と呼ぶ情報を設ける。データフロー予測 情報がマークされた命令は、ロード、ストア命令で使用 したのデータを自動的に次のロード命令に伝達する。そ のために、データフロー予測情報には、伝達先のキャッ シュを特定する値が格納される。データフロー予測情報 は、命令によって明示的に組み込むことも、自動的にプ ロセッサが書きこむことも可能である。

【0138】データフロー予測情報は、プログラムで明 示的に記述するのが簡単だが、既存のソフトウェアとの 互換性、そして条件によってデータアドレスが動的に変 更される場合に対処するために、ハードウェアで自動的 に設定するのが望ましい。

【0139】図19に、データフロー予測情報の書きこ み動作を示す。ロードストアユニット1907におけ る、最初の命令実行でキャッシュミスを起こした命令

は、キャッシュの共有状態からデータの実体の位置を知 る。そして、データの実体のあるキャッシュ1904か らデータを取得すると同時に、データの実体を持つキャ ッシュ1904に向けて、自分の演算ユニット1906 を示す値を送る。こうして、データの実体のあるキャッ シュ1904は命令キャッシュ1901にデータフロー 予測情報を書きこむ。

【0140】(命令キャッシュ)

【0141】本発明のプロセッサでは、複数のスレッド が同じ命令を利用し、同じ命令は同じ演算ユニット、デ ータキャッシュを利用するのが望ましい。そのために は、発行されたスレッドがプログラムカウンタから命令 キャッシュの場所を特定し、自由にスレッドを移動させ ることが必要になる。 【0142】図18は、分岐によるスレッド移住の方法 を示す模式図である。一次キャッシュ1803などに格 納された命令は、二次キャッシュ1801に格納された ディレクトリに共有状態を設定する。命令キャッシュ1 808の命令キャッシュミスか、分岐命令1806によ る要求によって二次キャッシュ1801にアクセスした スレッドは、ディレクトリビットによって該当する命令 が格納されている命令キャッシュ1802の位置を知 り、その命令キャッシュに向けてスレッドを移住させ る。

【0143】どの命令キャッシュにも命令が格納されて いない場合は、スレッドの情報を動かさずに、分岐命令 の直後、あるいはキャッシュミスを起こしたキャッシュ 1808に対してスレッドを再発行を行う。二次キャッ シュ1801あるいは外部メモリから取得した命令は、 命令キャッシュ1808に格納されて、スレッドを再開 する。次に同一の命令を実行する場合には、命令キャッ シュ1808にすでに分岐先の命令が格納されていて、 分岐のペナルティーも発生しない。

【0144】スレッド管理ユニット1807が、他の優 先順位の高いスレッドが充満していて空きがない場合 は、やはりスレッドの移住を行う。その場合は、スレッ ド管理ユニットからの通信で、スレッドの負荷の低いス レッド管理ユニット1809を探し出し、スレッドを移 住させる。

【0145】この機構によって、同一命令を最大限に再 利用することができる。さらに、従来のPMT方式と異 なり、スレッドは命令アドレスにかかわりなく、自由に 演算ユニットに分配できる。

【0146】本発明のプロセッサは、厳密な分岐命令に スレッドの移住が必要であるため、分岐命令の実行の頻 発を避ける必要がある。分岐はマルチスレッドによって 隠蔽は可能であるが、スレッドの発行能力には上限があ るためである。

【0147】そのために、命令アドレスとは無関係に命 令を配置する。格納される命令の順序は、確率的に命令 が実行されると予測される順序である。そして、予測さ れた分岐方向を示す分岐予測情報をキャッシュのタグメ モリに配置する。分岐予測情報は演算ユニットに送ら れ、分岐命令の実行結果と照合されて不一致の場合はス レッドを停止させる。

【0148】キャッシュのタグメモリに次の命令アドレ スを示す値を置くことで、分岐命令の実行前に隣接する 命令キャッシュから命令を取得させることもできる。こ の機構によって、PC相対分岐だけではなく、レジスタ の示すアドレスへの分岐を予測することもできる。 【0149】同時に、前述のデータフロー同期情報も命 令キャッシュのタグメモリに格納する。これによって、 同じ命令を利用する限りは、すべてのスレッドから1つ の分岐予測、データフロー予測情報を共有することがで きる。

【0150】図13に、本発明の命令キャッシュにおけ るタグメモリの構造を示す。命令キャッシュにはそれぞ れ命令ごとに数ビットの分岐予測情報、あるいはデータ フロー予測情報が格納されている。発行された命令が分 岐命令の場合は、分岐予測情報として使用し、発行され た命令がロードストア命令の場合は、データフロー予測 情報として利用する。命令ごとの予測情報のビット幅 は、実行ユニットの数から決定される。データフローユ ニットが目的とする実行ユニットを特定するためであ

る。

【0151】また、分岐命令の実行とは独立して次の命 令キャッシュのアドレスを特定するために、次の命令ア ドレスを示す値が格納されている。この値によって、条 件分岐だけではなく、オブジェクト指向言語の仮想関数 に代表される、レジスタ値への分岐も予測することがで きる。

【0152】(仮想記憶と同期)

【0153】仮想記憶ユニットは、可能であれば全ての 演算ユニットから共有することが望ましい。理由は、複 数のプロセスが共存する場合は、要求される仮想記憶の エントリの数も増大するためである。更に、仮想記憶ユ ニットが分散した場合は、その内容のほとんどが重複す るためである。

【0154】本発明のプロセッサは、内蔵するキャッシュをすべて仮想空間で管理する。メモリへのアクセスの時だけ、物理アドレスに変換するためにグローバルTL Bを用いる。

【0155】仮想キャッシュは、複数のプロセスが共存 するために、異なるプロセス空間のキャッシュをアクセ スしない機構が必要になる。そのために、キャッシュの タグメモリにはプロセスIDの情報を持たせ、キャッシ ュヒットの確認ごとにプロセスIDの一致確認を行う。

【0156】 (データフロー同期)

【0157】一般的にマルチスレッドの同期は、あるス レッドからの書き込みをトリガにして直接別のスレッド を起動する方式がもっとも単純かつ有効である。この方 式はデータフロー方式とよばれ、プログラムモデルから 見てもっとも単純な方式である。プログラム上では、あ るアドレスへのデータライトを自動的に感知してスレッ ドを再開するように設定するだけである。

【0158】この機構の実装のために、仮想記憶とデー タキャッシュに特別な機構を設ける。仮想記憶には、あ るアドレスのライトアクセスがあった場合にスレッドを 生起する情報を書き込んでおく。そのアドレスを含むデ ータメモリをデータキャッシュに読み込む際に、データ フロー参照がある情報も同時に取得する。

【0159】データキャッシュ側には共有ビットを書き 込むだけとなる。形としては、TLBのデータフロー同 期エントリとデータを共有するという形になる。これに よって、各キャッシュエントリにはデータフロー同期情 報を持たせる必要はない。前述のディレクトリ共有機構 で十分であり、TLBから二次キャッシュに向けてデー タフロー同期の開始を伝達する。

【0160】厳密なメモリ共有機構では、ある時点での 共有メモリの状態は、どのプロセッサから見ても同じで あることが要求される。ところが、この厳密なメモリ共 有は、キャッシュの搭載や、メモリの階層分割によって 現実には不可能になりつつある。そのため、近年ではプ ロセッサの仕様の方を変更し、同期命令前後のデータア クセスの順序だけを維持するように定義を変えた。プロ セッサの種類によって細かい違いはあるが、基本的には これをルーズコンシステンシと呼ぶ。

【0161】本発明のプロセッサでは、同期命令は他の 演算ユニットからのデータの書きこみを待ち、すべて到 達した時点でスレッドを再開する。ところが、遠距離の 演算ユニットには制御信号が即座に届かないため、同期 命令までに実行されたストアかどうかの判定は厳密には 不可能である。

【0162】そのために、同期命令における「同時」の 定義を変更する。たとえ実時間では後に実行されたスト ア命令も、同期命令の再開までに伝達が間に合った場合 には時勢的に前だとみなす。

【0163】そして、同期とは、PMTパイプラインを 一周回分待ち合わせて、他のスレッドの、「同時」の時 間以前に実行された全てのストアを受理するまで待つこ ととする。これによって、単体のスレッドの場合と同じ く、全てのスレッドのデータ転送はスレッドの移動に間 に合えば良い。パイプラインが一周した時点でスレッド を再開させるが、その時点では同期命令「以前」の全て のストアは実行され、再開地点以降のデータキャッシュ に格納されている。

【0164】この方法によって、全てのスレッドにわた って、同期変数の前後のメモリアクセスの順序を保持す ることができる。なおかつ、同期中に他のスレッドの動 作が可能になり、性能へのペナルティーも隠蔽できる。 【0165】図25に本発明のプロセッサにおける同期 の動作を示す。スレッドBからのStoreAは、スレ ッドAのLoadAで読み込むことが出来る。スレッド AのSYNC命令より実時間的には後に実行されている にもかかわらず、SYNC命令の再開までにキャッシュ の伝達が終了しているためである。仮想時間的に前かど うかの判断基準は、前のSYNC命令のパイプラインの 到達よりも早いかどうかで決定すれば十分である。こう して、複数のSYNC命令間で、SYNC命令前後のデ ータ格納順序を保つことができる。

【0166】さらに、従来のプロセッサと異なり、SY NC命令で他のスレッドを止める必要はなく、SYNC 命令の伝達もスレッドと同じ速度で伝達すれば十分であ る。 【0167】図26に、ソフトウェアモデルから見た同 期の動作について示す。スレッドAのSYNC命令の前 に実行されたスレッドBのStoreAは、仮想時間で は前に実行されたSYNC命令のさらに前に行われてい るため、スレッドAから読み込むことができる。

【0168】スレッド間の同期は、同期変数へのアクセ スに対して、明示的にOSのソフトウェアによるスケジ ューラを起動して管理することが多い。しかし、前述の データフロー同期機構を自動的に利用すれば最も高速で ある。

【0169】具体的には、あるデータをロードする同期 命令の実行によって、データフロー同期ユニットにその スレッドの状態とロードアドレスを転送する。スレッド はその時点でスリープする。データのストアはデータフ ロー同期ユニットとディレクトリ方式キャッシュコヒー レンシによって判定されて、待ち状態のスレッドを直接 起こすことができる。

【0170】 (パケット制御信号)

【0171】既存のスーパースカラ、VLIW方式に代 表される命令レベル方式では、信号は可能な限り速く伝 達することを要求される。ところが、回路規模が大きく なるとそれは現実的には不可能になる。理由は主に3つ ある。まず、微細化が進むと、配線遅延の比率が大きく なる。さらに回路規模が大きくなると、回路間の配線が 爆発的に増大する。さらに、周波数が高くなると、隣接 する配線間のクロストークやグラウンドバウンスが問題 となる。前者の対処としては、配線を短縮するか、配線 間の距離を大きくとりシールドする必要が出てくる。後 者の対処には、電源配線を配線に対して最適化して、電 流ループの大きさを最小限にする必要がある。

【0172】それに対して、PMT方式は、隣接するユ ニットを除き、制御信号の伝達は多少の遅れが許され る。ということは、長距離の信号伝達に使用される信号 線を、複数の信号が共有することができる。こうして、 長距離の配線の本数を最小限にする。

【0173】更に、長距離の配線は一気に送ってしまう のではなく、中継する回路で受け止めてシフトレジスタ 的に順に送ることができる。こうして、1クロックの間 で伝送するのはルーター間の距離だけで済み、制御信号 が動作周波数の向上を阻害することは無くなる。中継の ためのルーターやラッチの規模が大きくなるという欠点 はあるが、それは半導体のプロセスの向上の恩恵をその まま受けることが出来て、相対的な影響は少なくなる。 【0174】個々の配線を最小限の長さにして、信号伝 送の多少の遅れを許容することにより、その配線のドラ イブを行うトランジスタの駆動電流を不必要に上げる必 要がなくなり、信号の高周波成分の増加を抑制すること ができる。これはクロストークやグランドバウンスなど の抑制につながり、これらの対策に必要な回路の増加を 防ぐこともできる。 【0175】遅延時間に関しては、PMT方式の隣接ユ ニット以外の転送レイテンシを許容する特性によって問 題にならなくなる。こうして、並列度を維持し、回路規 模を最小限に維持しながら周波数性能の向上を可能にす る。

【0176】パケット制御信号は、データ転送などの目 的ではアドレス、データとともに送られる。すなわち、 アドレス、データを転送するパケットは、アドレスバ ス、データバスの空きをスレッドバッファで待ち合わせ ることになる。これによって、各バスのアービトレーシ ョンはパケットルーターが一括して処理することができ る。

【0177】本発明のプロセッサは、命令キャッシュ、 演算ユニット、外部インターフェースなどのユニットご とにパケットルーターを随所に配置し、遠距離の制御信 号の伝達の中継を行う。パケットルーターには、複数の パケットルーターと送受信を行うためのバスを持ち、必 要に応じてデータバスなどの補助的なバスを並行して設 ける。

【0178】個々のパケットルーターは一意の番号を割り振られる。番号はスレッドの進行方向にあわせて昇順 に割り振られ、付随するバス信号、伝達先のユニットに よって一意にルーティングの方法も決定される。

【0179】このパケット制御信号によって、隣接する ユニットを除く全てのユニットへの制御が行われる。

【0180】本発明のプロセッサにおけるパケットは、 到達予定時間の情報をパケット情報に含む。この時間と パケットルーターの持つタイミングカウンタを照合する ことにより、パケットが予定通り伝達されているかどう かを判定する。

【0181】パケットが遅滞している場合は、並行して 走るスレッドに対して即座にパイプラインストールを要 求して、スレッドを止める。パケット遅延の例外処理を 発行して、OSレベルのソフトウェアが対処を行ってス レッドを再開させる。

【0182】本発明のプロセッサは、各ユニットの内部 状態を全ての演算ユニットから監視、改変することを可 能にする。そのために、演算ユニットからの要求をパケ ットに変換し、パケットルーターを利用して順次伝達す る。伝達先のユニットは、内部状態を含んだパケットを 送信元の演算ユニットに伝送する。なお、ロードのため のレイテンシは無論マルチスレッドで隠蔽される。

【0183】(プロセッサ間通信)

【0184】本発明のプロセッサを複数利用する際に、 本発明の内部の演算ユニットと同じように、プロセッサ をリング状に連結すれば、プロセッサ間転送スループッ トを最大にすることができる。これによって、1つのス レッドは複数のプロセッサにわたって展開することがで き、命令、データ共有の利点を最大限に生かすことがで きる。 【0185】だが、本発明のプロセッサの内部と同じ く、データの転送にはパイプラインの隣接転送だけでは なく遠距離の転送も考えられる。リング方式転送の欠点 は遠距離に伝送するのが難しいという点である。そのた めに、遠距離の演算ユニット間同士でショートカットパ スで伝送することは、全体の転送速度を大きく向上させ る。

【0186】このような転送はレイテンシ時間が増大す るものであるが、複数のプロセッサ間での通信はそれら の間のパイプライン全てを通過する時間で行われれば良 いため、数十クロック以上のレイテンシが許される。こ のため、プロセッサ外の低速インターフェースには最適 である。

【0187】本発明のプロセッサでは制御信号をパケッ ト化しているため、同じ制御信号を複数のプロセッサに 分配できる。ユニットを指定するための識別コードを拡 張し、全てのプロセッサを一意に表現することで、マル チプロセッサに向けて自由に制御信号パケットを伝送で きる。

【0188】本発明のプロセッサを複数利用する際に

は、個々のプロセッサに個別にメモリを接続する。各プ ロセッサがデータの実体の場所を特定するために、個々 のプロセッサが持つ仮想記憶を利用する。この場合、仮 想記憶のエントリはそれぞれコピーを持つことになり、 キャッシュと同じ共有管理を行うことになる。そのため に、仮想記憶には共有状態を示すビットを設ける。ただ し、オリジナルは常にメモリに接続された仮想記憶とな

る。

【0189】仮想記憶の改変の際には、キャッシュのフ ラッシュと同時に、他の仮想記憶に改変を直接伝達す る。改変を伝達された仮想記憶は、共有状態に応じてそ

れぞれキャッシュのフラッシュを実行する。

【0190】本発明のプロセッサ同士で、データの共有 がある場合は、仮想記憶のページ単位でデータの共有情 報を設定する。キャッシュラインごとのビットを持つこ とができないため、ページ全体が共有状態の場合はその 都度内部キャッシュのタグにアクセスして確認する必要 がある。

【0191】まず、プロセッサから外部にロードストア 要求を行うケースについて述べる。まず、ロード命令で は、キャッシュにエントリがない場合、あるいはTLB に対して共有状態が指定されている場合は、TLBを介 してプロセッサ外部からデータを取得する。TLBにア クセスを行い、ローカルメモリではなく外部のメモリと データを共有している場合は、プロセッサ外部にリード 要求を出す。

【0192】ストア命令では、二次キャッシュにTLB への共有状態が設定されていることにより、TLBへの アクセスを行う。共有状態に設定されている場合は、デ ータのコピーの無効化(インバリッド)を通達する。 【0193】次に、プロセッサ外部からロード要求を受 理した場合について述べる。受理した仮想アドレスに対 して内部のTLBへのアクセスを行う。内部キャッシュ で共有状態に設定されている場合は、内部のキャッシュ に仮想アドレスでアクセスして、プロセッサ外部にデー タを伝達する。

【0194】次に、プロセッサ外部からインバリッド要 求を受理した場合も、同様に受理した仮想アドレスに対 して内部のTLBへのアクセスを行う。内部キャッシュ で共有状態に設定されている場合は、内部のキャッシュ に仮想アドレスでアクセスして、内部キャッシュにイン バリッドを伝達する。

【0195】なお、TLBのエントリがない場合は、O Sによる仮想記憶処理を行う。

【実施例】

【0196】(第一実施例)

【0197】図1に、本発明の第一実施例を示す。10 1は本発明のプロセッサである。

【0198】命令発行ユニット102は、スレッド発行 ユニット103、命令キャッシュ104を内蔵する。ス レッド発行ユニット103は、命令キャッシュ104に プログラムポインタ値を伝達して、実行ユニット105 に実行すべき命令を伝送する。

【0199】実行ユニット105は、4つの共有レジス タファイル106と、4つの16ビット演算ユニット1 07と、複数の特殊演算ユニット108から構成され る、共有レジスタファイル106と16ビット演算ユニ ット107、および特殊演算ユニット108は、オペラ ンドクロスババスで相互に接続されている。スレッドの レジスタ値などの状態は全て、隣接する実行ユニット1 05に伝送される。ただし、従来のPMT方式と異な り、1つのスレッドの状態は4クロックで転送される。 末端に到達した状態は、スレッド状態信号132によっ て最初の実行ユニットに伝送される。実行ユニットから のスレッド生成、分岐発行は、分岐発行制御信号10 9、134によってスレッド発行ユニット103に伝達 される。

【0200】一次データキャッシュ111は8つ搭載され、そのうちの4つが1つの実行ユニット105に接続 されている。接続にはクロスババスが使用され、同時に 4つの一次データキャッシュへの任意のアクセスを可能 にしている。ただし、同じデータキャッシュへの複数の アクセスがかち合った場合には、1つのアクセスだけを 行い、他のアクセスを行ったスレッドをストールさせ る。なお、従来のPMT方式と異なり、4つの一次キャ ッシュはアドレス値によって特定でき、1つのスレッド からすべてのバンクに自由にアクセスできる。

【0201】4つの一次データキャッシュ111~11 4は、1つのアクセスバッファ115に接続され、隣接 するライトバッファと、やはり隣接する二次キャッシュ 116へのデータのやり取りを行う。

【0202】二次キャッシュ116は、2つの一次キャ ッシュからのアクセスバッファ115、131と、TL Bなどのに接続されたアクセスバッファ117から要求 を受理する。二次キャッシュユニット116は一次キャ ッシュと異なり、命令もデータも格納する。そして、二 次キャッシュも複数の要求を受理するために複数のバン クに分けられてる。

【0203】アクセスバッファ117は、二次キャッシュ116からの要求によって外部とのアクセスを行う際 に、データのバッファリングを行う。

【0204】新規スレッド発行ユニット127は、割り 込み信号126の入力に応じて、内部に蓄積した待機状 態のスレッドを発行する。あるいは、実行ユニット10 5からの直接のスレッド生成要求によってスレッドを発 行する。そのために、スレッド発行ユニット127は、 スレッド発行ユニット103に向けてスレッド発行制御 信号133を出力する。

【0205】グローバルTLB120は、仮想アドレス 信号の物理アドレスに変換し、物理アドレスをローカル メモリインターフェース122に伝送する。外部バスは 基本的には仮想アドレスであることに注意。

【0206】ローカルメモリインターフェース122 は、グローバルTLB120からの要求に応じて、ロー カルメモリバス信号123を通じて外部メモリとのデー タアクセスを行う。I/Oもローカルメモリインターフ ェース122によってアクセスできる。

【0207】共有バスインターフェース124は、共有 バス信号125を通じて他のプロセッサに対してデータ を送受信する。共有バス信号125から受理されたロー カルメモリアクセス要求に対して、グローバルTLB1 20でプロセッサ内部でデータを共有しているかどうか の判定を行う。

【0208】(第二実施例)

【0209】図5に、本発明の第二の実施例の模式図を 示す。

【0210】501は本発明の第二の実施例のプロセッ サである。命令発行ユニット102と、実行ユニット1 05と、4つの一次キャッシュ111、二次キャッシュ 116は隣接して配置される。この組が全体に8つ配置 されることで、この第二実施例のプロセッサは32のス レッドを同時に動作させることができる。本発明のプロ セッサには、ユニットの搭載数に上限はない。

【0211】この第二実施例の個々のユニットは、本発 明の第一の実施例に搭載されているユニットとほとんど 共通であり、ユニットの組み合わせがだけが異なる。

【0212】前段プロセッサ接続インターフェース50 2は、別のプロセッサからのデータ転送を受理する。実 アドレスで要求されたアクセスを、TLB120を用い て内部のキャッシュ、ローカルメモリで共有されている かどうかを判定する。

【0213】 IPユニット504はソフトウェアよりも ハードウェアの方が効率が良い処理を行うためのユニッ トである。これらはそれぞれ演算ユニットの近傍に配置 される。演算ユニットはIPユニットの出力データをソ フトウェアで即座に整形するため、IPとプロセッサ間 の転送が最小限になる。

【0214】2つのローカルメモリインターフェース1 22は、二次キャッシュからのメモリアクセス要求を受 理して同時にメモリとのアクセスを行う。アクセスの前 にはグローバルTLB120を利用して物理アドレスへ の変換を行う。

【0215】I/Oバスインターフェース510はプロ セッサに直接接続されたローカルなI/Oへのインター フェースである。

【0216】新規スレッド発行ユニット127は、スレ ッド発行命令の要求に応じてスレッド発行を行うととも に、割り込み信号126、ソフトウェア例外などの要求 に応じて休眠状態のスレッドを生起する。

【0217】この実施例のプロセッサは、通常のマルチ スレッドプログラムを利用して、浮動小数点命令を含め て32並列動作を可能にしながら、規模的には単一プロ セッサの8倍強の素子数で実現できる。個々のキャッシ ュは小容量だが、全てのキャッシュの内容を全てのスレ ッドから共有することができるので、個々のスレッドが 1つの高速大容量キャッシュを持つのに等しい。

【0218】(命令発行ユニット)

【0219】図6は、命令発行ユニット102の内部構造の模式図である。

【0220】パケットルーター601は、スレッドを制 御する制御パケット信号603を受理し、このスレッド 発行ユニットで受理可能であるかを判定する。

【0221】制御パケット信号の内容がスレッドの受理 の場合は、プライオリティー選択ユニット604に制御 信号を伝達する。制御信号の内容がキャッシュの直接制 御の場合は命令キャッシュ制御ユニット605に制御信 号を伝達する。制御信号の内容がローカルTLB制御の 場合は、命令ローカルTLBユニット607に制御信号 を伝達する。さらに、スレッド移住の要求である場合 は、スレッド移住ユニット620に制御信号を伝達す る。

【0222】待ち状態スレッドが一杯などの理由でパケット制御を受理できない場合は、別の隣接するパケット ルーターに、制御パケット信号619を通じて伝送す る。

【0223】プライオリティー選択ユニット604は、 待ち状態スレッドバッファ618の中から、実行可能状 態でかつ最もプライオリティー値の高いスレッドを1つ 選択する。ただし、キャッシュミスなどで実行できない 状態のスレッドは選択されない。このプライオリティー 選択ユニット604は、待ち状態のスレッドの数に対し て爆発的に規模を増大させるため、待ち状態スレッドバ ッファ618の数を増やしすぎないことが求められる。 そのために、パケットルータ602では、待ち状態のス レッドを1つのスレッド発行ユニットに集中させない制 御が行われる。

【0224】本実施例では、命令キャッシュだけは物理 空間キャッシュとする。異なるプロセス空間に属する命 令を共有するためである。命令キャッシュはキャッシュ 制御ユニット605、キャッシュタグメモリ606、命 令TLB607、キャッシュデータメモリ608で構成 される。

【0225】キャッシュ制御ユニット605は、スレッ ドごとの命令キャッシュアクセスを実行し、パケットル ーター602を介して要求される命令キャッシュへの直 接アクセスを実行する。さらに、パケットルーター60 2からのグローバルTLBの改変によるTLB607の エントリの無効化も行うことができる。

【0226】キャッシュタグメモリ606には、全ての 物理アドレスが格納され、さらに、分岐予測、データフ ロー予測情報が格納される。

【0227】スレッド状態制御ユニット609は、キャ ッシュのヒットチェックを行う。命令TLB607によ って変換された物理アドレスと、命令キャッシュタグ6 06の結果が一致すれば、キャッシュはヒットしたこと になる。その場合は、4つ分の命令を命令メモリ616 から取得して命令順序アライナ614に伝達して実行可 能な状態にしておく。

【0228】スレッド状態制御ユニット609は、前の 命令発行ユニットの出したスレッド状態信号608を受 理する。前のスレッドよりも待ち状態のプライオリティ ーが高い場合は、無条件でスレッドを発行する。前のス レッドがない場合は、前に実行した命令と同じ命令を使 うスレッドが待機状態であれば、待機状態のスレッドを 優先して発行する。命令アドレスが一致しない場合は、 キャッシュから取得しておいた命令を発行する。発行し たスレッドの状態は、隣接する命令発行ユニットにスレ ッド状態信号615で伝達される。

【0229】命令順序アライナ614は、蓄積された4 つのスレッドのそれぞれ4つの命令を、1クロックづつ ずらして出力する。命令の種類によって配置を変えるよ うなことはしない。

【0230】スレッド状態制御ユニット609は、内部 に格納された現在のスレッドのPCと、新規に発行され るスレッドのPCを比較し、一致するようならば、命令 順序アライナ614に蓄積された命令の再利用を要求す る。こうして、スレッドは同一の優先順位である限り、 同じ命令を使用するものが優先的に実行される。

【0231】スレッド移住制御ユニット620は、演算 ユニットで発生した分岐、スレッド発行を示す分岐要求 信号613を受理する。自身の命令キャッシュに格納さ れていない場合は、パケットルーター602からキャッ シュの要求を行う。他に命令をすでにキャッシュした命 令発行ユニットがあれば、スレッドの移住を行うために スレッド状態をパケットルーター602に伝送する。

【0232】命令バス信号617には、二次キャッシュ 116からリプレースされる命令が送られる。取得した 命令は、命令キャッシュのデータメモリ616に格納さ れる。取得した命令は、スレッドが空き次第即座に発行 される。

【0233】命令メモリは、命令アドレスと独立した命 令を順に格納することができる。そのため、予測された 分岐先を含めた命令の動作順に格納される。この機構を 実現するために、命令キャッシュタグメモリ606はす べてのアドレスビットを含み、キャッシュヒット時にす べてのアドレスの比較を行う。

【0234】この機構を使用すると、同じ命令を使用 し、同じ分岐方向を採択するスレッドは、命令キャッシ ュに常にヒットすることになり、命令リプレース時間だ けでなく、分岐ペナルティー時間すら削減することがで きる。この機構は、同一の動作をする大量のスレッドで 最大の効果を発揮する。

【0235】なお、この分岐予測が的中したかどうかを 確認するために、命令TAGメモリには予想される分岐 方向のビットを持たせる。レジスタ内容への分岐につい ては命令キャッシュタグメモリ606から発行された次 の命令アドレスを使用する。命令キャッシュのインデッ クスは、直前の命令キャッシュのインデックス値を常に 使用する。インデックス値の算出は、スレッド発行時、 命令キャッシュミスヒット時にのみ行われる。

【0236】同一の構造のスレッドでは、スレッド内部 で同じ命令間でデータの受け渡しが行われる場合が多 い。ただし、すべてのスレッドで同じアドレスを利用し てデータを受け渡す場合もあれば、レジスタに対する相 対アドレスを使用する場合もある。スタック、ヒープを 用いる一般的な場合では、むしろ後者が多い。そのよう な場合では、データキャッシュ間の転送が必要になる。

【0237】そのために、命令間でデータの授受がある という予測ビットを設ける。データフロー予測ビット は、その命令が書き込んだデータアドレスを、自動的に 別のラインに送ることを可能にする。

【0238】データフロー予測ビットには、バリッドビットとともに、送り先の演算ユニットを示す「ライン番号」を格納しておく。データのアドレスではないことに注意する。

【0239】データキャッシュミスで、データの実体を 検索する際にやってきたパケットは、一次データキャッ シュのヒットを検出することで、一次データキャッシュ に隣接する命令キャッシュに向かってデータフロー予測 ビットを書き込んでいく。そのために、データキャッシ ュミスパケットには、データキャッシュミスの発生した 演算ユニットの識別番号が伝達される。

【0240】なお、1つのライト命令に対して、複数の リード命令が同じデータを参照する場合は、リード命令 同士の転送となる。そのために、データフロー予測ビッ トはロード命令にも必要になる。

【0241】分岐命令とロードストア命令は同時に利用 されないため、データフロー予測ビットと分岐予測ビッ トは共用され、命令デコード結果によって使い分けられ る。

【0242】スレッド間で共有するデータが多い場合 は、PMT方式が優れる。それに対して、自身のスレッ ド内部の転送量が大きく、スレッド間で共有するデータ が少ない場合は、SMP方式が優れる。これらの双方の 長所を取り入れるために、SMP実行モードを設ける。 【0243】SMP実行モードは隣接する命令発行ユニ ット102の負荷が高く、データキャッシュのトランザ クションの負荷が高い場合に、同じスレッド発行ユニッ トで連続して1つのスレッドを管理するモードである。 本発明の実施例では、1つのスレッド発行ユニットで4 つのスレッドを動作できる。

【0244】SMP実行モードでは、スレッド状態を隣 接する命令発行ユニット102に伝達せず、次のPCア ドレスを自身のキャッシュ制御ユニット605で利用す る。キャッシュ制御ユニット605は、キャッシュから 4命令を取得して、命令順序アライナ614に送る。

【0245】他の演算ユニット、キャッシュとのキャッ シュコヒーレンシや同期は、PMTモードと同じ階層キ ャッシュコヒーレンシ機構を用いて行われる。すなわ ち、本発明のプロセッサは、SMPモードでは階層キャ ッシュの共有メモリマルチプロセッサそのものとして機

能する。

【0246】(演算ユニット)

【0247】図7は、4並列実行ユニット105の内部 構造を示す模式図である。

【0248】命令デコードユニット703は、命令発行 ユニットから送られた命令727をデコードし、各演算 ユニットを制御する。同時に、4つのプログラムカウン タをインクリメントする。分岐命令が実行された場合 は、演算ユニットで算出された分岐後のプログラムカウ ンタを利用する。更新されたプログラムカウンタは、隣 接する命令デコードユニットに伝達される。

【0249】双方の実施例では、実行ユニット内部に は、レジスタファイル704を4つ搭載している。1つ のレジスタファイルは4つの演算ユニットで共有され る。そして同時に1つの演算ユニットに対してのみレジ スタを供給する。

【0250】レジスタファイル704は、コンテキスト スイッチに対応するために4つのバンクを持つ。そし て、レジスタファイル704は、隣接レジスタ転送を4 クロックで完了する。そのため、一般的なRISCプロ セッサと同じ3つのリードポートと、隣接転送用の2つ のレジスタリードライトの機能を持つ。現在実行中のス レッドが3つのリードポートを利用している間、さらに 2つのレジスタを出力し、隣接する4並列実行ユニット 105に転送する。そして、隣接する4並列実行ユニッ ト105内部の、レジスタファイル704のうちの利用 されていないバンクが、2つのレジスタの値を受け取っ て書きこむ。

【0251】こうして、レジスタファイル704は、現 行のスーパースカラプロセッサよりも少ないポート数で 実現でき、アクセスのための遅延時間を増加させないで 済む。

【0252】オペランドクロスバスイッチ706は、4 つのレジスタファイル704の値を、それぞれの演算ユ ニットに分配する。3つのオペランドを持つレジスタを 4組分配する。受理する演算ユニット側には4入力のセ レクタが3つ配置される。

【0253】演算ユニットで算出された演算結果は、即 座にレジスタファイル704に伝達することはない。演 算結果フォワーディング717を利用して結果を利用す る演算ユニットに伝達する。そして、レジスタファイル 704への書き戻しは、オペランドショートカット信号 722によって隣接する演算ユニット105のレジスタ ファイルに伝達される。

【0254】整数演算ユニット708は、フラグ判定、 16ビットの範囲内での算術、シフト演算、分岐アドレ ス生成などを行う。4並列実行ユニット105内部に4 つ配置され、それぞれが独自にスレッドの命令実行を行 う。

【0255】この整数演算ユニットは16ビット程度の 加算器、シフタ、そして16ビットを超えた演算が行わ れたことを感知する回路で構成される。これは演算ライ ンごとに実装される。

【0256】16ビットを超える桁の変更が発生する演 算は、パイプラインをストールして、共有64ビット演 算ユニット710を利用して再計算を行う。64ビット 演算ユニットは16ビットの4倍以上の回路が必要にな るため、16ビット演算ユニットとオーバーフロー検出 回路の組み合わせを利用し、それを4つ搭載して代用し ても全体の演算ユニット数、回路規模あたりの性能を増 やすことができる。

【0257】この方法が全体の性能をかえって向上させ ることができるのは、本発明の方式がマルチスレッドに よって十分な並列処理を行うことができるという前提に よる。VLIW方式などの命令レベル並列では、並列動 作可能な命令が並列度より少ない場合が多く、このよう なペナルティーは絶対に許されない。

【0258】分岐ユニット721は分岐予測の判定と、 分岐の発行、およびスレッドの発行制御を行う。ただ し、分岐アドレスを算出するのは整数演算ユニット71 8による。実際の分岐は4命令に1回程度の頻度で実行 される傾向が強いので、4つのスレッドで共有される。 【0259】分岐ユニット721は、分岐予測情報との 照合を行い、一致した場合は自身のアドレス情報だけを 更新する。分岐予測非成立の場合は、スレッド発行ユニ ットに分岐要求を伝達すると同時に、別の待ち状態のス レッドに切り替える。コンテキストスイッチは即座に行 われ、実行ユニットの待ち時間はない。

【0260】基本的に、分岐後の処理は直後の実行ユニ ットで実行される。分岐予測が的中する場合は、自動的 に分岐後の命令が次の実行ユニットに伝送される。

【0261】ただし、キャッシュミスの場合は、キャッ シュの共有状態を確認することで、すでに命令が格納さ れている実行ユニットを検索する。発見された場合は、 その実行ユニットにスレッドを移住させる。基本的にス レッドの移住には全てのレジスタファイルの転送が必要 となる。ただし、データのほうはデータキャッシュコヒ ーレンシ機構が自動的に働くので必要はない。

【0262】 関数からのリターンの場合は、スレッドを 呼び出し元の実行ユニットに移住させる。ただし、渡す レジスタは1つの返り値のみである。スタックの退避、 復帰は自動的に行われるので転送は必要ない。

【0263】SMPモードは、直後の演算ユニットで待ちあわせているスレッドのプライオリティーが高く、さらに後続のスレッドの負荷が低い場合に発生する。空いた演算ユニットを有効に利用するための手段である。

【0264】レジスタ同期ユニット723は、レジスタ 内容の隣接ユニットへの転送と、スレッドの移住のため のメモリへの自動読み書きを行う。

【0265】スレッドの移住は、1つのバンクのレジス タの内容をそっくり他のスレッドに入れ替える作業であ る。実施例1のプロセッサにおいて、スレッド移住には 合計4クロックを要する。

【0266】スレッドの移住には、メモリを介してレジ スタの値を伝達する。スタックポインタから利用すべき メモリアドレスを演算ユニット708で算出し、現在の レジスタをロードストアユニット713に送る。新規の スレッドに対しても、スタックポインタからアドレスを 算出し、ロードストアユニット713から新規のレジス タセットを読み込む。レジスタ退避の際には、ロードス トアユニット713のアドレスバスもデータ転送に利用 する。同時に4つのスレッド移住を行うため、8つのレ ジスタを同時に転送する能力を有する。

【0267】浮動小数点加算ユニット719、浮動小数 点乗算ユニット712は、整数演算ユニットと異なり、 精度が常に一定であり、動作が細かく決定されているの で、倍精度の演算ユニットの機能のすべてを実装する必 要がある。ただし、浮動小数点命令の出現頻度を考慮し て、1つの実行ユニット108ごとに、浮動小数点加算 ユニット719と、乗算と加算を同時に行う浮動小数点 乗算ユニット712が1つづつ配置される。

【0268】なお、これらのレイテンシの長い演算は、 複数のスレッドが同時に利用する。演算中は、これらの 共有演算ユニットの内部にスレッドの情報が格納され、 結果の値とともに整数演算ユニットに伝達される。

【0269】除算ユニット718は、除算、平方根など の、時間のかかり、かつ出現頻度の低い浮動小数点演算 を行う。除算、平方根の演算は乗算と異なり、現実的な 規模でパイプライン化して高速化する手段はない。その ため、1つの演算あたり数クロックのスループット時間 が必要になる。そして、1つの除算ユニット718は、 除算命令の出現頻度を考慮して、4つのスレッドで共有 される。

【0270】ロードストアユニット713は、4つのロ ードストア命令の実行を同時に行い、8ワード分の転送 能力を持つ。4つの演算ユニット705からの要求を受 理してロードストアを行うとともに、待ち状態のスレッ ドのロードを実行する機能を持つ。

【0271】バイト単位の転送をワードに符号に応じて 拡張する操作、あるいはその逆もこのユニットで行われ る。

【0272】ロードストアユニット713には、4つの データキャッシュが接続され、アクセスを行うアドレス によって使い分ける。データのアクセスは、同時に複数 のユニットのアクセスを可能にする。そのために、4つ のアドレス、データバスを互いにクロスバ接続する。

【0273】同じ一次キャッシュへのアクセスがかちあ った場合は、優先度の低いスレッドを停止して、ロード の実行を待つ。キャッシュミスの場合も同様である。

【0274】ロードの衝突、キャッシュミスによるスレ ッドの停止の場合には、停止したスレッドの代わりに、 前に停止してロードの終了したスレッドを再開する。

【0275】なお、前にロード、あるいはストアしたデ ータと、同じアドレスを利用するロード命令が直後に存 在する場合は、データキャッシュへのアクセスを行わず に、同じデータを渡す。通常のプロセッサのライトバッ ファと異なり、渡す対象は同一スレッドでなくても良 い。この機構に9よって、同一の命令を利用するスレッ ドの連続動作させる際のデータキャッシュアクセスが最 小限となる。

【0276】演算結果フォワーディングユニット717 は、実行ユニット105内部の演算ユニット間のデータ の受け渡しを行う。同時に、長時間演算ユニットを利用 する必要のある命令では、隣接する実行ユニット105 に途中経過のレジスタ値を渡す。この機構によって、除 算などの時間のかかる命令をパイプライン動作させるこ とができる。同一の除算などの命令を利用するスレッド が連続する場合のスループット性能を高めるためであ る。 【0277】 (データキャッシュユニット)

【0278】本発明のプロセッサは、データキャッシュ のスループット確保、遠距離の一次キャッシュ間の転送 のために、階層キャッシュ構造を取る。さらに、スレッ ド間の仮想記憶機構の共有のために、データキャッシュ は基本的に仮想アドレスとしている。

【0279】データキャッシュは大きなスループットを 要求されるため、擬似的に複数の要求を受理する構造と する。そして、キャッシュ内部のデータの共有管理のた めに、ディレクトリ方式キャッシュコヒーレンシを採用 する。ディレクトリ方式はデータアクセスのレイテンシ に劣るが、複数のキャッシュの要求に対応しやすい方式 である。ディレクトリ方式の詳細については、文献1の P679からの記載を参照のこと。

【0280】文献1:Computer Archit echture a Quantitative Ap proach Second Edition

著者:John L Hennessy、 David A Patterson

出版社:Morgan Kaufmann Publi shers,Inc.

【0281】図8に、本発明の第一の実施例における一 次データキャッシュ111、二次キャッシュ116の接 続関係模式図を示す。

【0282】4並列実行ユニット105には、一次デー タキャッシュ111が4つ接続される。4つの一次デー タキャッシュ111は、すべてが1つの二次キャッシュ 116に接続される。なお、二次キャッシュはデータ、 命令の双方を格納する。

【0283】803は一次データキャッシュのタグであ る。806は、二次キャッシュのタグである。

【0284】データキャッシュは仮想アドレス空間を利 用し、複数のプロセスが混在するため、異なったプロセ ス空間のエントリが混在する。そのため、タグメモリ内 部にはプロセス空間のIDが配置され、一致比較の時に アドレスとともに比較される。さらに、タグメモリ内部 には共有先を特定する共有ビットを有する。

【0285】一次データキャッシュ111、二次キャッ シュ116は、アドレスの下位で分割したバンクを持 ち、隣接する転送は同時に、そして、連続するアドレス は複数のキャッシュバンクが同時にアクセスさせること を可能にする。二次キャッシュタグメモリ806、二次 キャッシュデータメモリバンク807も、アドレスに対 して分割され、複数のアクセスを同時に受理する。

【0286】データキャッシュ制御ユニット802は、 キャッシュミスの場合に適切なキャッシュからデータを 要求する。さらに、データ転送の要求に応じて、適切な キャッシュにデータを転送する。さらに、内部のキャッ シュの共有状態を管理する。

【0287】実行ユニット105が一次データキャッシ

ュ111への読み込みを行うケースについて説明する。 一次キャッシュデータメモリ804からデータを読み込 むと同時に、一次キャッシュタグメモリ803に対して アクセスを行う。一般的なキャッシュと同じく、タグメ モリの読み出し内容が要求されたアドレスと一致しない 場合、あるいはそのエントリが無効となっている場合、 データキャッシュミスとする。その場合、スレッドに対 してストールを要求し、二次キャッシュ116からデー タを要求する。

【0288】実行ユニット105が一次データキャッシュ111への書きこみを行うケースについては、まず一次キャッシュタグメモリ803だけに対してアクセスを 行う。アドレスが一致してかつ、該当するデータが共有 状態に指定されている場合は、二次キャッシュ116に 対してインバリッド要求を発行する。

【0289】一次データキャッシュタグ803には、2 ビットの共有情報を含む。隣接する一次キャッシュへの 共有状態と、それ以外のキャッシュとの共有状態であ る.

【0290】アクセスバッファ115は、一次データキ ャッシュ111から二次キャッシュ116へのアクセス が不可能である場合に、アクセス情報およびスレッドの 情報を蓄積する。あるいは、二次キャッシュ116から 一次キャッシュ111へのインバリッド伝達の蓄積にも 用いられる。

【0291】アクセスバッファ115は、一次キャッシュ111からの隣接転送要求を受理し、二次キャッシュ 116を通さずに隣接するアクセスバッファ131にデ ータを送信することも行う。

【0292】同時に、アクセスバッファ117からデー タを受理して、二次キャッシュ116内部の共有状態を 調べる。共有状態であれば、データを格納するか、該当 する一次キャッシュ111に伝送する。

【0293】二次キャッシュ116は、一次キャッシュ 111からのキャッシュアクセスを受理するとともに、 隣接する二次キャッシュ、さらにメモリインターフェー ス、あるいは実施例には存在しないが三次キャッシュか らの要求を受け、適切な相手にアクセス要求等を送出す る。

【0294】なお、本発明のプロセッサでは、データの 転送やインバリッドの伝達は、スレッドの伝送速度に間 に合えば十分である。SMP方式と異なり、階層バス間 の転送レイテンシは演算ユニットの稼動率とはほとんど 関係がない。そして、インバリッド伝達の方向も常に一 定であり、転送スループットの確保も可能になる。

【0295】図14に、本発明のキャッシュにおけるタ グメモリの構造を示す。一次キャッシュ111、二次キ ャッシュ116はともに仮想空間であるため、タグアド レスの一致比較だけでは不十分であり、プロセスIDの …致の判定が必要である。 【0296】ディレクトリ方式キャッシュの実装のため に、共有状態を示すビットを設ける。一次キャッシュ は、隣接する一次キャッシュと、二次キャッシュの2つ の転送先が考えられるため、2ビットの共有情報を利用 する。

【0297】二次キャッシュタグ806には、6ビット の共有情報を含む。隣接する二次キャッシュへの共有状 態と、4つの一次キャッシュへの共有状態4ビットと、 三次キャッシュ、TLBユニットなどへの共有状態1ビ ットで構成される。

【0298】(仮想記憶機構)

【0299】仮想記憶機構は、内部表記のアドレス表記 を実際のメモリアドレスに対応させ、内部表記のアドレ ス以上の実メモリ空間を扱うことを可能にする。また、 複数のプロセス空間の間の保護、およびメモリに存在し ないメモリ空間の判定を行う。この仮想記憶の変換を効 率的に行うためのバッファが、TLBユニット120で ある。

【0300】本発明の方式では、この仮想記憶機構にも 以下の特徴がある。

【0301】(1)TLBは演算ユニットのある一定の 集団ごとにそれぞれ専属のものを置く。

【0302】(2)キャッシュは仮想アドレスとし、実際のメモリのアクセスの直前まで仮想空間の変換を行わない。

【0303】(3) TLBの改変は、キャッシュにコピ ーがあるにもかかわらず、TLBエントリのない状態を 作り出す可能性がある。

【0304】(4)スレッド間の高速同期のための、デ ータフロー同期の機構を提供する。

【0305】複数のTLBを所持する場合は、TLB間 で互いにコピーを持たせることになる。だが、オリジナ ルのエントリは常にメモリバンクに専属の1つとする。 そのため、TLBの改変の際は、常にメモリバンクに専 属のTLBに対して行う。オーナーであるTLBは、共 有しているすべてのTLBに向かってページの無効化

(インバリッド)を伝達する。

【0306】図9に、本発明の実施例におけるTLBユ ニット120の内部構造の模式図を示す。

【0307】仮想アドレス902は、TLBタグメモリ 903、TLBデータメモリ909に入力される。構造 的にはセットアソシアティブのキャッシュと同じであ る。TLBタグメモリ903は仮想アドレス902の内 容と比較器904で比較され、一致した場合のみTLB データメモリ904の内容を使用する。本実施例では、 4ウェイセットアソシアティブ方式で実装することでタ グメモリ、データメモリを4つ使用して、TLBのヒッ ト率を向上させている。まったくページが一致するもの がない場合は、ページフォルト例外発生ユニット905 がOSプロセスを起動する。 【0308】仮想アドレスに相当するページがTLBユ ニット901内部に存在する場合は、TLBデータメモ リ904の内容のうちの1つが、物理アドレスとして選 択される。変換されたアドレスは、物理アドレス信号9 06から出力される。

【0309】本発明におけるTLBにはもう一つの役割 がある。それは、データフロー同期と呼ばれる、指定し たアドレスへのデータアクセスを自動的に検出する機能 である。TLBエントリメモリ909には、アドレスの 完全な一致を比較するための仮想アドレスが格納されて おり、ページの一致によってデータフロー比較器908 に伝達される。仮想アドレスが完全に一致した場合は、 データフロー同期発生ユニット907によって、登録さ れたスレッドが生起される。一致比較のマスクビットに

れたスレッドが生起される。一致比較のマスクヒットによるアドレス領域の指定も可能である。

【0310】図15に、本発明のプロセッサにおけるT LBユニットのエントリを示す。通常のTLBと同じ

く、変換後の物理アドレス、ページごとの保護情報など を持ち、複数のプロセス空間を混在させるためのプロセ スIDを持つ。

【0311】通常のTLBと異なるのは、二次キャッシュや他のプロセッサへの共有情報を6ビット格納していることと、データフロー同期のための一致比較アドレ

ス、一致比較範囲のビットを持ち、さらに、データフロ ーの検出で生起すべきスレッドIDを格納していること の2点である。

【0312】本発明においてTLBユニットは、キャッ シュのディレクトリ共有情報を示す最上位のエントリで もある。二次キャッシュの全て、ローカルメモリ、そし てプロセッサ外部への共有を示すビットをそれぞれ持 つ。

【0313】そのため、二次キャッシュ同士やメモリへ のデータ転送や、二次キャッシュからプロセッサ外部へ のインバリッド要求などは、まずはTLBに要求され る。TLBでは、TLBエントリの持つ6ビットの共有 情報に従って、4つの二次キャッシュ、プロセッサの持 つローカルメモリ、及びプロセッサ外部に直接伝達され る。

【0314】制御信号パケットルーター910は、TL Bへの書きこみを受理するとともに、データフロー一致 やページミスによる例外スレッドを発行し、スレッドパ ケット911に向けて伝達する。

【0315】(外部インターフェースユニット)

【0316】本発明のプロセッサは、複数のプロセッサ を接続して利用するために以下の特徴を持つ。

【0317】(1)スレッドを自動的に複数のプロセッ サに分配する。

【0318】(2)各プロセッサにそれぞれローカルメ モリを接続する。

【0319】(3)各プロセッサ間のアクセスは仮想ア

ドレス空間とする

【0320】本発明のプロセッサでは複数のメモリを接続し、それらを全て1つのスレッドの仮想アドレス空間からアクセスすることを可能にする。

【0321】図10に、データキャッシュと外部を接続 するTLB120、ローカルメモリインターフェース1 22、プロセッサ間インターフェースユニット124の 接続関係の模式図を示す。

【0322】本発明のプロセッサにおいて、基本的には 物理アドレスは、TLBユニット120とローカルメモ リインターフェース122の間だけで利用される。物理 アドレス専用信号1009が相互に接続される。

【0323】本発明のプロセッサにおいては、割り込み は最優先プライオリティーを持つスレッドの発行として 処理される。リアルタイム性能は、スレッド制御ユニッ トによるプライオリティー制御によって確保できる。本 発明のプロセッサは、プライオリティーの高いスレッド にいつでも動作を移すことができるためである。

【0324】本発明のプロセッサはマルチスレッドを前 提としているため、複数のプロセッサ間でスレッドを発 行するのにソフトウェア上の追加はほとんど必要ない。 少なくともユーザーレベルのソフトウェアでは無改造で 複数のプロセッサにスレッドを分配できる。

【0325】マルチプロセッサインターフェース124 は、メモリアクセスバス125とともに、制御パケット バス1007を有する。プロセッサ内部の制御パケット 信号1012は、そのままプロセッサ外部に出力するこ とができる。

【0326】マルチプロセッサインターフェース124 は、TLBによって該当する仮想アドレスがプロセッサ 間共有状態を示す場合に、内部からの仮想アドレスを共 有バス信号125に対して出力し、スレッド状態101 2を制御パケットバス1007に出力する。

【0327】本発明のプロセッサは、外部の共有バス信 号125からの仮想アドレスの受信によっても、TLB 120へのアクセスを行う。プロセッサ内部にデータの コピーがある場合は、TLB120のエントリが存在

し、二次キャッシュへのアクセスによってデータの実体 のあるキャッシュの場所も階層的に特定することができ る。TLBのエントリが存在しない場合には、OSによ る仮想記憶処理によって本来の物理アドレス、メモリバ ンクの所在を特定することになる。

【0328】(制御信号パケット)制御信号をパケット 化して伝達する方式は、制御信号をエンコードするこ と、複数の経路の配線を共有することで、制御信号の配 線の規模、長さを最小限にできる。さらに、複数の信号 のタイミング制御を、同一の回路で行うことで単純にす ることができる。その欠点は、伝達のためのレイテンシ が劣ること、パケットを中継するパケットルータの回路 規模が大きいことである。 【0329】ところが、本発明の方式では、即座に制御 信号を伝達する必要があるのは隣接するユニットにかぎ られる。それ以外の制御信号は、スレッドのパイプライ ン進行にあわせて伝達すれば十分である。すなわち、パ ケット制御方式の欠点であるレイテンシは問題ではなく なる。そして、パケットルーターの回路的な規模の増大 も局所的なものであるため、配線短縮の効果の方が大き い。

【0330】図11に、個々のパケットルータの内部構造の模式図を示す。パケットルーターは以下の3つの機能を持つ。

【0331】(1)パケットに応じてユニットの制御を 行う

【0332】(2)パケットの目的地、情報量に応じ て、複数のパケットルーターのうちの1つを選択してパ ケットを送り出す。

【0333】(3)パケットのタイミングをチェックして、スレッドの進行に対して遅れていればスレッドをストールする。

【0334】1101はパケットルーターである。受信 した1102パケット信号を、コマンドデコーダー11 03が解釈する。パケットをこのパケットルーター11 01で即座に利用する場合は、制御信号デコーダー11 04にパケット信号を入力する。制御信号デコーダ11 04は、デコード結果と、パケットルーターのあるユニ ットの状態信号1105に応じて、個別のステートマシ ン1106を動作させ、ユニットの制御をローカル制御 信号1107で行う。制御信号デコーダ1104、ロー カルステートマシン1106の構造はユニットごとに異 なる。

【0335】パケットを中継する場合は、まず、タイミ ングチェッカ1112でパケットが時間どおりに到達し ているかどうかを判定する。時間に遅れている場合はス レッドストール要求信号1111でパケットを要求した スレッドを停止する。パケットバッファ1108に蓄積 する。パケットが時間以内に到達している場合は、パケ ット出力ユニット1110で複数のパケットバスのうち の1つを選択してパケットを出力する。

【0336】パケットの送信先は最終的な送信先に応じ て静的に決定できる。トラフィックに応じた動的な経路 制御などを行うわけではないため、一般的なネットワー クで行うような最適な経路制御の必要はない。

【0337】図12に、本発明の第一実施例におけるパ ケットルーターの配置を示す。

【0338】パケットルーターは大まかなユニット、バ スバッファごとに設置され、ユニットの制御を行う。パ ケット制御信号線は隣接したパケットルーターの間のみ に配線される。

【0339】パケット制御信号は、スレッドのパイプラ インの進行に従って伝送される。たとえば、演算ユニッ トからTLBユニットへの書き込みを要求した場合は、 キャッシュユニットのルーターを通過して伝達される。 転送の中継に時間がかかるため、転送は数クロックを要 する。ただし、転送の間に別のスレッドの動作が可能で ある。

【0340】この機構によって、最小限の配線で並列数 に見合うだけの数の制御信号を送ることができる。

【0341】図27に、制御パケット信号の例を示す。 すべての制御パケットは、32ビット程度のCP(Co ntrolPacket)信号を持つ。

【0342】ControlPacketには、パケットの機能を示すPacketCommand、パケットのパラメータを示すValueFieldを持つ。Re questorUnitは要求元、TargetUni tは伝達先のユニットを示す。

【0343】RemainingTimeはパケットが 時間内に伝達されたかどうかの確認を行うための値であ る。この値をデクリメントすることで、パケットの進行 が間に合っているかどうかの判定を行う。UserLe velは、制御パケットの特権レベルを示す。

【0344】スレッドの情報が必要なパケットは、やは り32ビット程度のTI信号が付加される。TIにはプ ロセス、スレッドIDと、スレッドの優先順位、ユーザ ーレベルが格納されている。

【0345】この2つに加えて、アドレス、データ、P C(プログラムカウンタ)、SP(スタックポインタ) などの値が付加される。TIとPC, SPによって、ス レッドのすべての情報が管理される。CPとアドレス、 データが通常の内部バストランザクションに利用され

る。なお、制御パケット信号の仕様は、スレッド状態転 送、データ転送などの目的によって変えることもでき、 共用することもできる。

【発明の効果】

【0346】(回路規模)

【0347】基本的に、プロセッサに求められる性能は 周波数性能と並列性能の積である。しかし、利用目的に よっては、コストあたりの性能、および消費電力あたり の性能も求められる。本発明の方式は、回路の組みあわ せによってそれらのいずれにも最適な構成にできること を示す。

【0348】今後のプロセッサの速度は、配線遅延にほ ぼ比例して決定される。半導体のプロセスの進化に従 い、回路の局所的な遅延時間は縮小傾向がある。しか

し、それには配線もトランジスタと同じオーダーで縮小 するという前提条件が必要である。そのため、回路の大 規模化によって配線が縮小されない場合は、微細化にも かかわらず周波数性能の向上は不可能になる。そのた め、チップ全体の配線を行わないようにして、配線のオ

ーダーを増加させないことが、周波数性能の向上を維持 するために不可欠である。 【0349】配線の規模は、データ転送幅と転送相手の 数で決まる。データ転送幅のN倍の増加に対して、配線 の規模はN倍に比例して増大する。遅延の増大はわずか である。それに対して、転送相手のN倍の増加に対して は、配線の規模はNの二乗に比例して増加する。そし て、遅延もN倍で増加する。そのため、転送相手を増や すことより、転送幅を増やすことの方が遥かに容易であ る。

【0350】本発明のプロセッサは、バスの階層化によって転送相手の組みあわせを常に4つ程度に制限している。この規模は現行のインオーダースーパースカラ方式 プロセッサと同程度である。これ以上の一対一接続の配線は行わないため、いくら並列度が増加しても、周波数 性能を阻害する配線長の増加が発生することはない。

【0351】シフトレジスタ型転送は、自由な転送能 力、比較的高いピークバンド幅、バスのアービトレーシ ョンの容易さという長所があるが、欠点としてはレイテ ンシ性能が最低となる。このレイテンシ性能の低下を隠 蔽するためにマルチスレッドを利用する。

【0352】表1に、VLIW方式、SMP方式、本発 明のPMT方式ごとの回路規模、遅延時間の比較の表を 示す。

【0353】VLIW方式は、並列規模の増大に対して 周波数性能を著しく低下させる。マルチプロセッサ方式 は、周波数性能は維持できるが、回路規模の増大が大き い。それに対して本発明のPMT方式は、メモリ、演算 ユニットの共有によって、最小限の回路規模で並列性能 を増加させることができる。

【0354】(ユニット稼働率から見た性能向上) 【0355】本発明の方式は、単体のスレッドのレイテ ンシ性能ではほかのパイプラインプロセッサに劣るが、 複数のスレッドの動作全体で性能を稼ぐことができる。 そのため、全体の性能はすべてのスレッドの和である大 域的な処理性能で判断されなければならない。さらに本 発明の方式は、演算ユニットなどの稼動率を最大にする ことで、回路規模に対する全体の性能を最大にできる。 それに対して、ほかの方式の多くは回路規模を増加する ほど演算ユニットなどの稼動率が下がる傾向がある。以 下、演算ユニットなどの稼動率が他の方式に対して高い ことを示す。

【0356】表2は、本発明の方式と、SMP方式との 各状況に対する演算ユニットの停止期間の比較の表であ る。

【0357】本発明の方式は、自由な命令配置能力と、 局所SMPモード機能によって、あらゆる演算ユニット をほぼ常に動作させることができる。従来のPMT方式 が命令の配置に命令アドレスの制限があったのと対照的 である。

【0358】本発明のプロセッサは、例外の発生頻度が スレッド発行ユニットの供給能力を超えない限り、ほと んど全てのペナルティーを隠蔽することができる。すな わち、スレッドが十分供給されている限り、本発明の方 式はVLIW、マルチプロセッサ方式よりも演算ユニッ トの稼動率で勝る。しかも、それはスレッドが独立に並 列動作できる限り、演算ユニットの数に比例して性能を 向上できる。

【0359】マルチプロセッサ方式は、コンテキストス イッチにOSの介在が必要である。さらに、スレッドを 別のプロセッサに移して再開させる「スレッドの移住」 に、すべての状態をキャッシュコヒーレンシで転送する 必要がある。この動作には、約100クロック以上の間 プロセッサのバスを占有するため、数千クロック以上の レイテンシを隠蔽するのでなければ意味がない。さら

に、スレッドを再開するには、動作しているスレッドが OSを呼び出して、各スレッドに対して再開条件が整っ ているかどうかを確認しなければならない。

【0360】次に、マルチプロセッサ方式にコンテキス トスイッチ機能をハードウェアで実装して自動的に行う ことを考える。それでも、すべてのプロセッサに大量の スレッド、そしてそれら全てのスレッドの状態と、完全 なスケジューリングハードウェアを同時に搭載する必要 がある。さらに、スレッドの移住には大量のプロセッサ 間転送が必要になり、オーバーヘッドは削減できない。 【0361】以上の結論として、マルチプロセッサ方式 とレイテンシ隠蔽機構は両立しにくい。

【0362】本発明の方式は、コンテキストスイッチは ハードウェアで実装される。本発明の方式は、すべての スレッドの空きスロットが1つのスケジューリングハー ドウェアを通るので、どの空き状態のノードにも即座に スレッドを供給できる。

【0363】さらに、本発明の方式では、停止していた スレッドは、基本的には停止した時と同じノードで再開 することができる。この場合は状態の転送が一切必要な く、そのノードが空いた時点で即座にスレッドを再開で きる。このため、スレッドの移住をほとんど行わずに、 最適なスレッドの負荷分散が可能になる。

【0364】さらに、同期変数の待ち合わせに関して も、同期変数のアクセスによってバスを止めることはな い。更に、データフロー同期を利用すれば、スケジュー リングの必要も同期変数の確認も必要ない。この機能に よって本発明のプロセッサはマルチスレッドのオーバー ヘッドをなくし、マルチスレッドをあらゆるレイテンシ の隠蔽に使用することを可能にしている。

【0365】本発明の方式における唯一のSMP方式に 対する短所は、パイプライン間のスレッドの移住であ る。しかし、スレッドの移住の頻度はパイプラインを長 くすることによって減少させることができる。

【0366】最小限のキャッシュ容量でスレッドの稼動 率を上げるためには、同じ命令やデータを利用するスレ ッドを集中して実行すれば良い。それは同じ工程の仕事 を集中して行うほうが効率が良いことを意味する。本発 明の方式は、命令、データキャッシュミスの管理によっ て、ある程度は自然にこの共有の形になる。

【0367】本発明の方式は、隣接する演算ユニットに 全てのレジスタ状態を転送するかわり、共有するデータ の転送量が減るPMT方式を基本とする。それに加え て、レジスタ状態を転送しない代わりに、共有するデー

タの転送量が最大となるSMP方式も可能にする。 【0368】PMT方式では、命令の間のデータ転送ス ループットは、近傍の命令間ほど多く必要とされ、命令 間が遠距離になるほど減少する傾向にある。それに対し て、スレッド間のデータ転送のためのスループットは、 スレッド間のデータの共有が多く、並列度が増大するほ ど拡大する。理由は、1つのデータを大量のプロセッサ がほぼ独立して参照するためである。そのために、SM P方式ではメモリバス稼働率に著しい偏りが生じる。

【0369】PMT方式は、スレッド間のデータ転送の スループットを最小限にする方式である。よって、どん なに並列度を上げて、かつ同じデータを共有しても、局 所的なデータバスのデータスループットの増加を抑制す ることができる。すなわち、データの共有とスケーラブ ルな並列性能向上を同時に実現することができる。

【0370】それに対して、SMP方式は、スレッド間 の転送には弱いが、単体の演算ユニットだけで実行がで きるという長所がある。そのため、独立したスレッドの 実行では、SMP方式を利用するほうがメモリバスの稼 働率が最小となる。

【0371】本発明の方式は、データキャッシュ間の転送量によって自動的にPMT方式、SMP方式を使い分け、常にメモリバス稼働率を最小にすることができる。

【0372】一般的に、キャッシュの容量が増大すれ ば、それだけキャッシュミスの確率が減少して全体の性 能を上げることができる。しかし、キャッシュの容量の 増大はキャッシュアクセスの速度低下を招く。そのため には、キャッシュを分割するのが望ましいが、複数のキ ャッシュへの接続はやはり配線遅延による速度低下を招 く。理想的なキャッシュ容量増大の方法は、キャッシュ と演算ユニットを直結させて、それを組にして大量に配 置することである。しかし、従来のマルチプロセッサ方 式では、キャッシュを複数特たせても、複数のキャッシ ュのほとんどに同じ内容を格納する必要があり、キャッ シュの容量増大の効果を見込むことはできない。

【0373】それに対して、本発明の方式では、PMT 方式を利用する限りは、複数のキャッシュへの同じデー タの複製を抑制することができ、キャッシュの容量を増 大させてヒット率を向上させることができる。さらに、 スレッドの中で何度も利用するデータ、あるいはスレッ ドの中で発生したデータについても、データを利用する キャッシュに対してのみ直接データを送るため、データ の複製が最小限で済む。 【0374】(命令、データ、演算ユニットの共有) 【0375】現在のプロセッサでは、命令メモリの内容 はプログラムのロード時に決定され、まず改変されるこ とはない。それを許すと、命令の読み込み、動作順序が 保証されない現在のプロセッサでは動作が保証されない ためである。

【0376】そのため、命令メモリはアドレスに対して 必ず同じ値が読み出され、他のスレッドからの改変のお それもまずない。ということは、同じ命令メモリを利用 するスレッドはすべて1つの命令を利用できれば効率的 である。PMT方式の作用によって、1つの命令は連続 してパイプライン状に動作する大量のスレッドから参照 できる。そのため、本発明の方式はオンチップマルチプ ロセッサなどに比較して命令のメモリサイズ、リプレー スに要求されるメモリスループットが遥かに小さい。

【0377】本発明の方式では、パイプラインの動作を 止める分岐命令、データキャッシュミスは、マルチスレ ッドによってある程度は隠蔽できる。しかし、スレッド 発行ユニットの供給能力を超えるほど頻発する場合は、 本発明の方式でもやはりパイプラインを停止することに なり、性能を低下させる。そのため、命令に置かれた予 測情報を用いて、そのペナルティーを極力減少するのが 望ましい。

【0378】本発明の方式は、1つの命令を全てのスレ ッドが共有できる。そして、分岐予測情報、データフロ ー予測情報は、命令列の内容、すなわち命令アドレスに 依存し、個別のスレッドの状態にほとんど依存しない。 ということは、これらの予測情報は1つあれば全てのス レッドから共有できる。

【0379】マルチプロセッサ間データ転送は、プロセ ッサの数が増加するにしたがって局所的にも増大し、個 々のプロセッサのバス転送性能を使用し、マルチプロセ ッサにおいてスケーラブルな性能向上を阻害する。

【0380】プログラムで利用するデータには、細かい 数値の相違はあるものの、80%の部分のプログラムで 20%の部分のデータを利用するという経験則がある。 たとえば、キャッシュはこの経験則を利用するものであ る。ということは、1つのプログラムを分割したスレッ ドも、その多くは同じデータを利用することになるのは 当然である。この性質を利用するために、まったく違う スレッドが同じデータを利用する方法を提供する。

【0381】データは同じ命令が同じようなデータを利 用するケース、あるいはまったく違うデータを利用する 2つのケースが考えられる。当然データの共有の効率は 命令ほどではないが、大まかなデータブロックに対して は共有できるケースが多い。そのために、データキャッ シュを分散配置し、複数のスレッドから共有させる。

【0382】これによって、データキャッシュの共有と 大容量化を同時に実現し、結果的に単体スレッドから見 た一次キャッシュの容量を増加させることができる。無 論、一次キャッシュ間の転送量は増加するが、それはス ループットのみの増大であり、比較的実装しやすい。

【0383】本発明の方式では隣接する4つ程度の演算 ユニットが1つのスレッド発行ユニットを共有する。こ れは、分岐、例外によるスレッドの切り替えの頻度が数 命令に一回という前提によるものである。

【0384】待ち状態のスレッドは、この4つの同時実 行されているスレッドのうちの、どのスレッドが停止し ても即座に発行できる。

【0385】さらに、演算ユニットの列の長さの増加、 分岐予測などによってスレッドの移住の頻度が減れば、 スレッド発行ユニットの稼働率も相対的に減少する。

【0386】そして、本発明の方式では細かいスレッド の切り替えのためのスレッドの移住も必要ない。レジス タ、データキャッシュの内容は、常にスレッドが停止し た場所に待機されており、スレッドの空きスロットを待 つだけで即座に実行を開始できる。

【0387】SMP方式では、キャッシュレイテンシ隠 蔽のためには、すべてのプロセッサがそれぞれ実行可能 な待ちスレッドを待機させておく必要がある。あるい は、隣接するいくつかのプロセッサに対してスレッド発 行を行わせることになる。このことは、大量のプロセッ サに対して任意のスレッドを高速に発行することが難し いことを意味する。

【0388】本発明の方式では、各スレッド発行ユニッ トを、すべてのスレッドがパイプラインとして通過する ことによって共有させる。このため、すべてのプロセッ サが待ち状態のスレッドを有することなく高速コンテキ ストスイッチを可能にする。データキャッシュや特殊演 算ユニットの結果などを取得し、再開する準備が整った スレッドは、常に空いたあらゆるスレッドスロットに対 して発行される。

【0389】(IPユニットの共有)

【0390】IPユニット間のデータの転送能力を最大 にするには、IPユニット間を信号で直結するのが最も 簡単である。だが、それでは全体で1つの機能しか実現 できない。

【0391】次に考えられる手段は、それぞれ I Pユニ ットの間にマイクロプロセッサをそれぞれ置くことであ る。しかしこれでは、プログラムが I Pの結合ごとに分 散されることになり、処理が一様にならないという欠点 がある。

【0392】さらに次に考えられるのは、IPユニット とマルチプロセッサをクロスバスイッチで結合する方法 である。これならば、共有バスよりは優れた転送能力が 確保できる。しかしクロスバスイッチは回路規模が(M 個のプロセッサ、N個のIPユニットユニットに対し て)MとNの積のオーダーでで増加する方式であり、大 規模並列には向かない。さらに、そのために切り替えの レイテンシ時間が遅く、自由でかつ動的な転送には向か ない。

【0393】本発明の方式は、各ノードに対してIPユ ニットを接続して、IPユニット間の通信能力をノード 間のデータ通信能力で確保する。IPユニット間のデー タの整形は、PMTの各演算ユニットがそれぞれ独立し て行い、IPユニットへの入力の負荷が低い場合はすぐ に別の用途に転用できる。

【0394】 I Pユニットの転送能力が単体の演算ユニ ットの転送能力を超えるほど高い場合には、近傍の複数 の演算ユニットを利用して転送し、その先の演算ユニッ トでデータを整形することができる。このような場合で は特に、マルチプロセッサ+クロスバスイッチ方式より 圧倒的に I Pユニットからの転送性能を稼ぐことができ る。

【0395】本発明の方式では、IPユニットはソフト ウェアでは特殊命令、あるいはシステムアクセス命令と して使用することができ、その配置に制限はない。実際 のIPユニットの分散配置に対しては、スレッドの移住 機構が自動的に対応することもできる。IPユニット間 のデータ転送は、PMT方式が持つレジスタ隣接転送、

キャッシュコヒーレンシ機構で行う。こうして、同じソ フトウェアで自由な I Pユニットの組み合わせに効率良 く対応することができる。

【0396】(消費電力予測)

【0397】CMOS回路は、信号の変化のときに電力 を消費する。信号が変化しなければ電力をほとんど消費 しない。

【0398】ところで、本発明の方式は、同一のスレッ ドを連続して動作させるときは、その供給される命令、 演算ユニットの状態は完全に同一である。さらに、利用 するレジスタファイル、データバス、データキャッシュ とのバス通信の内容もスレッド間の違いは少ない。とい うことは、同じスレッドをまとめて実行する時には、各 スレッド間のわずかな動作の違いだけが消費電力にな

る。それに対して、通常のプロセッサでは、各命令ごと にすべての回路の状態が変わるため、すべての回路の半 分近くの信号が変化し、消費電力となる。

【0399】結論としては、本発明の方式のプロセッサ は、同一の命令、データを利用したスレッドの連続動作 が可能な場合は、現行のパイプライン方式プロセッサよ りも低い消費電力で同じ性能を発揮できる。アーキテク チャのレベルでこれ以上の低消費電力の手段は考えられ ない。

【0400】表1の記載のように、本発明のプロセッサ は、マルチプロセッサ、VLIW方式に対して、性能に 対する回路規模が最小である。理由は、PMT方式は命 令、データ、演算ユニットの共有を行うためである。性 能に対する回路規模が最小であるということは、そのま ま性能に対する消費電力が最小であるということを意味 する。 【0401】さらに、本発明の方式は、性能に対する配 線長も最小である。今後の半導体の消費電力は、配線容 量の充放電が大半を占めることになると予想されるた め、配線が最小であるということはそのまま消費電力の 削減に繋がる。

【0402】さらに、前述した同一命令を利用するスレ ッドの連続動作による電力削減とあいまって、本発明の 方式は、プログラム可能な回路において、最小の電力で 実際の演算を行う方法であるといえる。ただし、本発明 の方式は局所的にはSMP方式に近い動作モードも持つ ため、その部分はSMP方式と同じ消費電力になる。し かし、本発明の方式は可能な限りPMT方式で演算を行 おうとするため、演算性能に対する消費電力は常に最小 になる。

【図面の簡単な説明】

【図1】本発明の構造を用いたプロセッサの構造模式図 (第一実施例)

【図2】従来のVLIW方式のプロセッサの構造模式図 【図3】従来のマルチプロセッサ方式のプロセッサシス テムの構造模式図

【図4】従来のPMT方式のプロセッサの構造模式図 【図5】本発明の構造を用いたプロセッサの構造模式図 (第二実施例)

【図6】命令発行ユニットの内部構造模式図

【図7】最大4つのスレッドを同時に実行する、実行ユニットの内部構造模式図

【図8】一次、二次キャッシュの接続関係を示す構造模 式図

【図9】TLBユニットの内部構造模式図

【図10】TLBと外部インターフェースの接続関係を 示す構造模式図

【図11】パケットルーターの内部構造模式図

【図12】本発明の第一実施例における、パケットルー ターの配置図。

【図13】命令キャッシュタグメモリの1ラインごとの 内容

【図14】データキャッシュタグメモリの1ラインごとの内容

【図15】TLBユニットの1エントリごとの内容

【図16】従来のマルチプロセッサにおける、スレッド の動作例

【図17】本発明のプロセッサにおける、スレッドの動 作例

【図18】分岐命令実行における、命令発行ユニットの 選択方法を示す概念図

【図19】命令キャッシュのもつ予測情報の書き込み、 利用方法を示す概念図

【図20】各種分岐命令の実行概念図

【図21】1つの演算ユニットにおける、パイプライン 動作概念図


【図22】スレッド移住のレジスタ同期動作概念図 【図23】ディレクトリ方式キャッシュのリード動作概 念図 【図24】ディレクトリ方式キャッシュのライト動作概 念図 【図25】同期命令の動作概念図 【図26】同期命令のソフトウェア上での動作概念図 【図27】パケット制御信号の内容 【符号の説明】 101 本発明の第一実施例のプロセッサ 102 命令発行ユニット 103 スレッド発行ユニット 104 命令キャッシュメモリ 105 実行ユニット 106 共有レジスタファイル 107 16ビット演算ユニット 108 共有演算ユニット 109 分岐発行制御信号 110 データアクセスバス信号 111 一次データキャッシュ 112 アクセスバッファ 113 一次データキャッシュ 116 二次キャッシュメモリ 117 *P*2*P***2***P***2***P***2***P***2***P***2***P***2***P***2***P***2***P***2***P***2***P***2***P***2***P***2***P***2***P***2***P***2***P***2***P***2***P***2***P***2***P***2***P***2***P***2***P* 120 グローバルTLB 121 データアクセスバス信号 122 ローカルメモリインターフェース 123 ローカルメモリバス信号 124 外部バスインターフェース 125 外部バス 126 割り込み信号 127 新規スレッド発行ユニット 131 アクセスバッファ 132 スレッド状態信号 133 スレッド発行制御信号 134 分岐発行制御信号 201 命令キャッシュ 202、203 演算ユニット 204 分岐ユニット 205 ロードストアユニット 206 レジスタファイル 207 データキャッシュ 208 命令発行ユニット 301、302、303、304、306、307、3 08 プロセッサ 305、309 一次共有バス 310、311 二次キャッシュ 312 共有メモリバス 313 メインメモリ 401 PMT方式プロセッサ

```
402 命令発行制御
 403 PCラッチ
 404 命令メモリ
 405 演算ユニット
 406 データバスクロスバスイッチ
 407 データメモリ
 408 外部インターフェース
 409 演算要素
 501 本発明の第二実施例のプロセッサ
 502 前段外部プロセッサインターフェース
 503 ショートカットバスインターフェース
 504 IPユニット
 510 I/Oバスインターフェース
 511 次段外部プロセッサインターフェース
 602 パケットルータ
 603 制御パケット信号
 604 プライオリティー選択ユニット
 605 命令キャッシュ制御ユニット
 606 命令キャッシュタグメモリ
 607 命令ローカルTLB
 608 スレッド状態信号
609 スレッド状態制御ユニット
 610 スレッド状態信号
 611 分岐、データフロー予測信号
 612 命令信号
 613 分岐要求信号
 614 命令順序アライナ
 615 スレッド状態信号
 616 命令キャッシュデータメモリ
 617 命令リプレースバス
 618 待ち状態スレッド状態バッファ
 619 制御パケット信号
 620 スレッド移住制御ユニット
702 プログラムカウンタ信号
 703 命令デコードユニット
 704 レジスタファイル
 705 レジスタ転送バス信号
 706 オペランド転送クロスババス
 707 オペランドショートカット信号
 708 16ビット整数演算ユニット
 709 結果ショートカットバス信号
 710 64ビット整数演算ユニット
 712 浮動小数点加算+乗算ユニット
 713 ロードストアユニット
 714 アドレスバス信号
 715 データバス信号
 716 レジスタ待避バス信号
 717 演算結果フォワーディングタニット
 718 浮動小数点除算ユニット
 719 浮動小数点加算ユニット
```


720	結果ショートカットバス信号
721	分岐ユニット
722	オペランドショートカット信号
723	レジスタ同期ユニット
724	レジスタ転送バス信号
725	プログラムカウンタバス信号
726	分岐発行パケット信号
802	一次キャッシュ制御
803	一次キャッシュタグメモリ
804	一次キャッシュデータメモリ
805	二次キャッシュ制御
806	二次キャッシュタグメモリ
807	二次キャッシュデータメモリ
902	仮想アドレス信号
903	TLBタグメモリ
904	アドレス比較器
905	ページフォルト発生ユニット
906	物理アドレス信号
907	ページトラップ・データフロー同期発生ユニッ
Ի	
908	TLBエントリメモリ
909	制御信号パケットルータ
910	ページフラッシュシーケンサ
911	スレッドパケット
1001	データバス信号
1004	スレッドパケットバッファ
1007	′ スレッドパケット信号

1009 物理アドレス信号 1011 制御パケット信号 1012 スレッド発行パケット信号 1013 仮想アドレス 1101 制御パケットルータ 1102 制御パケット信号 1103 制御コマンドデコーダ 1104 制御信号デコーダ 1105 ローカル状態信号 1106 ローカル制御ユニット 1107 ローカル制御信号 1108 制御パケットバッファ 1109 制御パケット信号 1110 制御パケット出力ユニット 1111 スレッドストール信号 1112 制御パケットタイミングチェッカ 1201~1211 制御パケットルータ 1801 二次キャッシュ 1802、1804、1807、1809 スレッド管 理ユニット 1803、1805、1808 命令キャッシュ 1806 分岐ユニット 1901、1905 命令キャッシュ 1902、1906 実行ユニット 1903 分岐ユニット 1904, 1908 データキャッシュ 1907 ロードストアユニット






[3]




【図13】











【図5】









INTEL - 1004 Page 300 of 539

(80))01-236221 (P2001-236221A)

[28]




[図7]



【図9】


【図10】



INTEL - 1004 Page 301 of 539

【図11】






INTEL - 1004 Page 302 of 539

۰.


【図17】


[318]



[19]








【図22】

[図23]

Read Valid:0 Dir:00

Valid: 1 Dir:010000

Record




INTEL - 1004 Page 303 of 539

(\$3))01-236221 (P2001-236221A)

[324]

[225]



INTEL - 1004 Page 304 of 539

H E

(₿4))01-236221 (P2001-236221A)

	310		Y 310B
12/10		12/10	А
12/12		12/12	А
Fターム(参考) 5B005 J	J13 KK13 LL01 LL11 MM02		
M	MO3 MM32 NN31 PP21 UU32		
5B013 A	A01 AA05 AA11 BB01 BB18		
C	CO6 CC13 DD04 DD05		
5B033 A	A02 AA03 AA04 AA13 AA14		
A	A15 BE05 CA01 CA09 DA04		
D	A14 DA17 DB02 DB03 DB06		
DI	B12 DD01 DE07		

5B098 AA02 AA10 DD01 DD03 FF01 GA05 GC03 GD02 GD03 GD12 GD14 HH07

> INTEL - 1004 Page 305 of 539

Electronic A	Electronic Acknowledgement Receipt		
EFS ID:	8136815		
Application Number:	12836364		
International Application Number:			
Confirmation Number:	2050		
Title of Invention:	RECONFIGURABLE SEQUENCER STRUCTURE		
First Named Inventor/Applicant Name:	Martin Vorbach		
Customer Number:	26646		
Filer:	Aaron Grunberger/Eunice Chang		
Filer Authorized By:	Aaron Grunberger		
Attorney Docket Number:	2885/139		
Receipt Date:	02-AUG-2010		
Filing Date:	14-JUL-2010		
Time Stamp:	15:52:59		
Application Type:	Utility under 35 USC 111(a)		

Payment information:

Submitted with Payment		no	no			
File Listing	g:					
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)	
1	Information Disclosure Statement (IDS) Filed (SB/08)	2885-139-SuppIDS.pdf	376455	no	3	
·			f608d1e0dae269bf6da549038acc8536fd33 a401			
Warnings:	·					
Information:			INT	FEL - 10)4	

This is not an USP1	TO supplied IDS fillable form				
2	Foreign Reference	jp7182167.pdf	3848851 9457611d505d472c078ac2031ba14209dd 34fb03	no	27
Warnings:			•		
Information:					
3	3 Foreign Reference	jp7182160.pdf	7234266	no	47
			45ced8c41d5efef7e74a264d7fc73b66dc16 cfda		
Warnings:					
Information:			1		
4	Foreign Reference	jp8106443.pdf	835987	no	7
			66d3289915ce2e1a96625ad1854d0ae99ad fa408		
Warnings:					
Information:					
5	Foreign Reference	jp9237284.pdf	851886	no	7
			411336e8c3f112d6233cd9ea4d2fe083e17e 85ad		
Warnings:					
Information:		1			
6	Foreign Reference	jp1146187.pdf	3256385	no	26
			18659c595287e8c7a7254edde747cb6c793 5328c		
Warnings:					
Information:			1		
7	Foreign Reference	jp2001236221.pdf	5288911	no 9	35
			153ca9df25679c12c0126dbd56e60eef35f9 cd8b		
Warnings:					
Information:					
8	NPL Documents	hauser-dissertation-pt1.pdf	8121866	no	90
			35cb31640b1d3b37cf54beca52a103d0d26 dbfea		
Warnings:					
Information:					
9	NPL Documents	hauser-dissertation-pt2.pdf	7854385	no	90
			9cd93df03e3e7db28c431ac4a3f3a2a5e3d 6794		_ 2
Warnings:					
Information:					
10	NPL Documents	hauser-dissertation-pt3.pdf	6008091		75
			dff11c31e987a41a05c3f81c9b89874f18f75 400		
			INT	FEL - 10	04

Page 307 of 539

Warnings:					
Information:					
11	NPL Documents	hauser-garp-architecture.pdf	4660068	no	56
			0c82ccab86dbe99f97c50a5558843384494 194ff		
Warnings:					
Information:					
12	NPL Documents	venkatachalam.pdf	3576330	no	24
			959da867e98cdb5a5f98f5ed2de694bc690 4f893		
Warnings:					
Information:					
13	NPL Documents	Mar28-07-VirtexIIPRO-Pt-1of-4.	20871527	no	140
		pdf	6308a9f54c5f93bb304523ab0c8c2752543e 5c1e		
Warnings:					
Information:					
14	NPL Documents	Mar28-07-VirtexIIPRO-Pt-2-of-4.	17838292	no	140
		pdf	e522fb83810fae296c79084ac945dee65140 d3f6		
Warnings:					
Information:					
15	NPL Documents	Mar28-07-VirtexIIPRO-Pt-3-of-4.	21287377	no	141
			7060f9abad18c3e338a7d055950ecee6f17a 4659	110	
Warnings:					
Information:					
16	Mar28-07-VirtexIIPRO-Pt		21700442	no	139
		pdf	53204870eb8cbb5ff02f0a664b9af5dce4f20 c5d		
Warnings:					
Information:					
17	NPL Documents	XilinxPR4-2-Disclosure.pdf	667082	no	9
			a439082c4582deb6afd8c87b712d8ab14a3 4cbe3		
Warnings:					
Information:					
			670307		
18	NPL Documents	Xilinx-PR4-1Disclosure.pdf	785495b71e26e55bd3bda1e93da4d63efc3 afd67	no	9
Warnings:			1		I
Information:					
10		DefendantPR4-2-	2361962	no	19
19	NPL Documents	ClaimChartExtrEvidence.pdf	99ff3ac0b6d07b33914b45eb0c99b184a32 260da		
		1		308 of 53	

Warnings:					
Information:					
20 NPL Documents		PACTPR4-1-ListofClaimTerms.	469447	no	7
		pdf	2c2a7616ee381648d01bbc05dfffff46c28ae fb1		
Warnings:					
Information:					
21	NPL Documents	PACTPR4-2-ClaimsConExtEv.	1627327	no	16
		pdf	7820573c2eb9f546d32e7b13ba630318773 b9722		
Warnings:					
Information:					
22	NPL Documents	ExtrEvidenceExhibit-Part-1.pdf	6755445	no	46
			54d15e4550fe956aed9973600a36e102c38 48f1b		
Warnings:					
Information:					
23	NPL Documents	ExtrEvidenceExhibit-Part-2.pdf	10557858	no	38
			32917fd175d6a7d6fd1f747e82f2623edf5d 7c10		
Warnings:					
Information:					
24	NPL Documents	ExtrEvidenceExhibit-Part-3.pdf	16027463	no	54
			d238598c02297b25bd497c45b75c423437 d6ae7e		
Warnings:					
Information:					
25	NPL Documents	ExtrEvidenceExhibit-Part-4.pdf	5375213	no	27
25	in Ebocuments		da6db7d88082743c80f78878a45155e5cf5 81db1		2,
Warnings:					
Information:					
26	NPL Documents	ExtrEvidenceExhibit-Part-5.pdf	8680789	no	77
20			6b0215947fa719249cc78ff7afa75f601dafcf 55		
Warnings:		1	•	·	
Information:					
			2481773		
27	NPL Documents	ExtrEvidenceExhibit-Part-6.pdf	2668dbde1194778902463e61468e895765	no	24
Warnings:		I	a86e37		
Information:					
			8140433		
28	NPL Documents	ExtrEvidenceExhibit-Part-7.pdf		no TET 100	61
			e5e5c IIN	'EL - 100	14

Warnings:

Information:

Total Files Size (in bytes):

197426218

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE			
	NOTICE TO FILE APPLICATION PAPERS — GRANTED	Docket Number: 2885/139	Confirmation No. 2050
Application Number 12/836,364	Filing Date July 14, 2010	Examiner Unassigned	Art Unit 2827
Invention Title Inventor(s) VORBACH			

Address to: Mail Stop: Missing Parts Commissioner for Patents Alexandria, VA 22313-1450 I hereby certify that this correspondence is being electronically transmitted via ESF-Web addressed to: Mail Stop: Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on Date: September 22, 2010

Signature: <u>/Eunice K. Chang/</u> Eunice K. Chang

Sir:

1. To complete the filing requirements for the above-referenced application under 37 C.F.R. § 1.51, enclosed please find the following for submission:

- 1. A copy of the Notice to File Corrected Application Papers dated August 2, 2010,
- 2. A substitute specification (clean copy), and
- 3. A substitute specification (mark-up copy).

No new matter has been added.

Respectfully submitted,

Dated: September 22, 2010

By: <u>/Aaron Grunberger/</u> Aaron Grunberger, Reg. No. 59,210

> KENYON & KENYON LLP One Broadway New York, N.Y. 10004 (212) 425-7200 (telephone) (212) 425-5288 (facsimile) **CUSTOMER NO. 26646**

> > INTEL - 1004 Page 311 of 539

UNITED STATE	S PATENT AND TRADEMA	UNITED ST United Star Address: COM P.O. B. Adexar	LATES DEPARTMENT OF COMMERCE tes Patent and Trademark Office MISSIONER FOR PATENTS or 1450 drin, Viginia 22313-1450 splogov
APPLICATION NUMBER	FILING OR 371(C) DATE	FIRST NAMED APPLICANT	ATTY. DOCKET NO./TITLE
12/836,364	07/14/2010	Martin Vorbach	2885/139 CONFIRMATION NO. 2050
26646		FORMAL	ITIES LETTER
KENYON & KENYON LLP ONE BROADWAY NEW YORK, NY 10004		 Transverse 	· · · OC000000042783998*
			Date Mailed: 08/02/2010

f

NOTICE TO FILE CORRECTED APPLICATION PAPERS

Filing Date Granted

An application number and filing date have been accorded to this application. The application is informal since it does not comply with the regulations for the reason(s) indicated below. Applicant is given TWO MONTHS from the date of this Notice within which to correct the informalities indicated below. Extensions of time may be obtained by filing a petition accompanied by the extension fee under the provisions of 37 CFR 1.136(a).

The required item(s) identified below must be timely submitted to avoid abandonment:

• A substitute specification excluding claims in compliance with 37 CFR 1.52, 1.121(b)(3), and 1.125 is required. The substitute specification must be submitted with markings and be accompanied by a clean version (without markings) as set forth in 37 CFR 1.125(c) and a statement that the substitute specification contains no new matter (see 37 CFR 1.125(b)). Since a preliminary amendment was present on the filing date of the application and such amendment is part of the original disclosure of the application, the substitute specification must include all of the desired changes made in the preliminary amendment. See 37 CFR 1.115 and 1.215.

Applicant is cautioned that correction of the above items may cause the specification and drawings page count to exceed 100 pages. If the specification and drawings exceed 100 pages, applicant will need to submit the required application size fee.

page 1 of 2

INTEL - 1004 Page 312 of 539

Replies should be mailed to:

Mail Stop Missing Parts Commissioner for Patents P.O. Box 1450 Alexandria VA 22313-1450

Registered users of EFS-Web may alternatively submit their reply to this notice via EFS-Web. <u>https://sportal.uspto.gov/authenticate/AuthenticateUserLocalEPF.html</u>

For more information about EFS-Web please call the USPTO Electronic Business Center at **1-866-217-9197** or visit our website at <u>http://www.uspto.gov/ebc.</u>

If you are not using EFS-Web to submit your reply, you must include a copy of this notice.

/masfaw/

Office of Data Management, Application Assistance Unit (571) 272-4000, or (571) 272-4200, or 1-888-786-0101

page 2 of 2

INTEL - 1004 Page 313 of 539

[2885/139]

RECONFIGURABLE SEQUENCER STRUCTURE

Cross-Reference to Related Applications

- 5 This application is a continuation of U.S. Patent Application Serial No. 12/541,299, filed on August 14, 2009, which is a continuation of and claims priority to U.S. Patent Application Serial No. 12/082,073, filed on April 7, 2008, which is a continuation of and claims priority to U.S. Patent Application
- 10 Serial No. 10/526,595, filed on January 9, 2006, which was the National Stage of International Application Serial No. PCT/EP03/38599, filed on September 8, 2003, which claims benefit of and priority to German Patent Application Serial No. DE 102 41 812.8, filed on September 6, 2002, the entire
- 15 contents of each of which are expressly incorporated herein by reference thereto.

Description

The present invention relates to a cell element field and a method for operating same. The present invention thus relates in particular to reconfigurable data processing architectures.

20

in particular to recontigular

The term reconfigurable architecture is understood to refer to units (VPUs) having a plurality of elements whose function and/or interconnection is variable during run time. These elements may include arithmetic logic units, FPGA areas,

25 input/output cells, memory cells, analog modules, etc. Units of this type are known by the term VPU, for example. These typically include arithmetic and/or logic and/or analog and/or memory and/or interconnecting modules and/or communicative peripheral modules (IOs), typically referred to as PAEs, which 30 are arranged in one or more dimensions and are linked together directly or by one or more bus systems. PAEs are arranged in

any configuration, mixture and hierarchy, the system being known as a PAE array or, for short, a PA. A configuring unit may be assigned to the PAE. In addition to VPU units, in principle systolic arrays, neural networks, multiprocessor systems, processors having multiple arithmetic units and/or

logic cells, interconnection and network modules such as crossbar circuits, etc., as well as FPGAs, DPGAs, transputers, etc., are also known

It should be pointed out that essential aspects of VPU 10 technology are described in the following protective rights of the same applicant as well as in the particular follow-up applications to the protective rights listed here:

P 44 16 881.0-53, DE 197 81 412.3, DE 197 81 483.2, DE 196 54 846.2-53, DE 196 54 593.5-53, DE 197 04 044.6-53, DE 198 80 129.7, DE 198 61 088.2-53, DE 199 80 312.9, PCT/DE 00/01869, DE 100 36 627.9-33, DE 100 28 397.7, DE 101 10 530.4, DE 101 11 014.6, PCT/EP 00/10516, EP 01 102 674.7, DE 102 06 856.9, 60/317,876, DE 102 02 044.2, DE 101 29 237.6-53, DE 101 39 170.6.

- 20 It should be pointed out that the documents listed above are incorporated in particular with regard to particulars and details of the interconnection, configuration, embodiment of architecture elements, trigger methods, etc., for disclosure purposes.
- 25 The architecture has considerable advantages in comparison with traditional processor architectures inasmuch as data processing is performed in a manner having a large proportion of parallel and/or vectorial data processing steps. However, the advantages of this architecture in comparison with other 30 processor units, coprocessor units or data processing units in general are not as great when the advantages of

5

Substitute Specification INTEL - 1004 Page 315 of 539

interconnection and of the given processor architectonic particulars are no longer achievable to the full extent.

This is the case in particular when data processing steps that are traditionally best mappable on sequencer structures are to

- 5 be executed. It is desirable to design and use the reconfigurable architecture in such a way that even those data processing steps which are typically particularly suitable for being executed using sequencers are executable particularly rapidly and efficiently.
- 10 The object of the present invention is to provide a novel device and a novel method for commercial application.

The method of achieving this object is claimed independently. Preferred embodiments are characterized in the subclaims.

According to a first essential aspect of the present

- 15 invention, in the case of a cell element field whose function and/or interconnection is reconfigurable in particular during run time without interfering with unreconfigured elements for data processing with coarsely granular function cell elements in particular for execution of algebraic and/or logic
- 20 functions and memory cell means for receiving, storing and/or outputting information, it is proposed that function cellmemory cell combinations be formed in which a control connection to the memory means is managed by the function cell means. This control connection is for making the address
- 25 and/or data input/output from the memory controllable through the particular function cell, typically an ALU-PAE. It is thus possible to indicate, for example, whether the next item of information transmitted is to be handled as an address or as data and whether read and/or write access is necessary. This 30 transfer of data from the memory cell, i.e., the memory cell means, which may be a RAM-PAE, for example, to the function cell means, which may be an ALU-PAE, for example, then makes

Substitute Specification INTEL - 1004 Page 316 of 539

it possible for new commands that are to be executed by the ALU to be loadable into the latter. It should be pointed out that function cell means and memory cell means may be combined by integration into a structural unit. In such a case it is possible to use a single bus connection to input data into the memory cell means and/or the ALU. Suitable input registers and/or output registers may then be provided and, if desired, additional data registers and/or configuration registers different from the former may also be provided as memory cell means.

It should also be pointed out that it is possible to construct a cell element field containing a plurality of different cells and/or cell groups, strips or similar regular patterns being preferably provided with the different cells because these permit a very regular arrangement while facilitating the design equally in terms of hardware design and operation. With such a strip-like arrangement or other regular layout of a small plurality of different cell elements, for example,

20 means combinations, i.e., cells in which function cell means and memory cell means are integrated according to the present invention, are provided centrally in the field, where typically only a few different program steps are to be executed within a sequencer structure because, as has been

elements having integrated function cell means-memory cell

- 25 recognized, this provides very good results for traditional data stream applications, while more complex sequencer structures may be constructed at the edges of the field where, for example, an ALU-PAE which represents a separate unit possibly may be provided in addition to a separate RAM-PAE and
- 30 optionally a number of I/O-PAEs using, i.e., arranging appropriate control lines or connections thereof because frequently more memory is needed there, e.g., to temporarily store results generated in the field central area of the cell

NY01 1999742 vl

5

10

15

Substitute Specification INTEL - 1004 Page 317 of 539

element field and/or for datastreaming, to pre-enter and/or process data needed thereby.

When cells that integrate memory cell means and function cell means are provided, e.g., in the center of the field, a small memory may then be provided there for different commands to be 5 executed by the function cell means such as the ALU. It is possible here in particular to separate the command memory and/or the configuration memory from a data memory, and it is possible to design the function memory to be so large that alternatively, one of several, e.g., two different sequences 10 may be executed. The particular sequence to be executed may occur in response to results generated in the cell and/or control signals such as carry signals, overflow signals, and/or trigger signals arriving from the outside. In this way, 15 this arrangement may also be used for wave reconfiguration

In this way it is possible to construct a sequencer structure in a cell element field by providing a dedicated control connection controlled by function cells in a dedicated manner 20 between function cell and function cell means and memory cell and/or memory cell means with only two elements connected by suitable buses without requiring additional measures and/or design changes otherwise. Data, addresses, program steps, etc., may be stored in the memory cell in a manner known per

- 25 se from traditional processors. Since both elements, if properly configured, may also be used in another way, this yields a particularly efficient design which is particularly adaptable to sequencer structures as well as vectorial and/or parallelizable structures. Parallelization may thus be
- 30 supported merely via suitable PAE configurations, i.e., by providing PAEs that operate in two different spatial directions and/or via cell units equipped with data throughput registers.

methods.

Substitute Specification INTEL - 1004 Page 318 of 539

It is clear here that a plurality of sequencer type structures may be constructed in the reconfigurable cell element field by using only two cells in a cell element field, namely the function cell and the information processing cell. This is advantageous inasmuch as a number of different tasks that are different from one another per se must often be executed in data processing, e.g., in a multitasking-capable operating system. A plurality of such tasks must then be executed effectively and simultaneously in a single cell element field. The advantages of real time applications are obvious. Furthermore it is also possible to operate the individual sequencer structures that are constructed in a cell element field, providing the control connection according to the present invention, at different clock rates, e.g., to lower power consumption by executing lower priority tasks at a slower rate. It is also possible to execute sequencer type program parts in the field in parallel or vectorially in execution of algorithms that are largely parallel per se and vice versa.

Typically, however, it is preferable for sequencer-type 20 structures to be clocked at a higher rate in the cell element field, whether they are sequencer-type structures having an area connected to neighboring cells or buses or whether they are combinations of spatially differentiable separate and 25 separately useable function cell elements such as ALU-PAEs and memory cell elements such as RAM-PAEs. This has the advantage that sequential program parts, which are very difficult to parallelize in any case, may be used in a general data flow processing without any negative effect on the overall data 30 processing. Examples of this include, e.g., a HUFFMANN coding which is executable much better sequentially than in parallel and which also plays an important role for applications such as MPEG4 coding, but in this case the essential other parts of

NY01 1999742 v1

5

10

15

Substitute Specification INTEL - 1004 Page 319 of 539

the MPEG4 coding are also easily parallelizable. Parallel data processing is then used for most parts of an algorithm and a sequential processing block is provided therein. An increase in the clock frequency in the sequencer range by a factor of 2 to 4 is typically sufficient.

It should be pointed out that instead of a strip arrangement of different cell elements, another grouping, in particular a multidimensional grouping, may also be selected.

The cell element field having the cells whose function and/or 10 interconnection is configurable may obviously form a processor, a coprocessor and/or a microcontroller and/or a parallel plurality of combinations thereof.

The function cells are typically formed as arithmetic logic units, which may be in particular coarsely granular elements but may also be provided with a fine granular state machine, for example. In a particularly preferred exemplary embodiment, the ALUs are extended ALUs (EALUs) as described in previous patent applications of the present applicant. An extension may include in particular the control line check, command decoder unit, etc., if necessary.

The memory cells may store data and/or information in a volatile and/or nonvolatile form. When information stored in the memory cells, whether program steps, addresses for access to data or data stored in a register-type form, i.e., a heap 25 is stored as volatile data, a complete reconfiguration may take place during run time. Alternatively it is possible to provide nonvolatile memory cells. The nonvolatile memory cells may be provided as an EEPROM area and the like, where a rudimentary BIOS program that is to be executed on boot-up of 30 the system is stored. This permits booting up a data processing system without additional components. A nonvolatile data memory may also be provided if it is decided for reasons

NY01 1999742 v1

5

Substitute Specification INTEL - 1004 Page 320 of 539

of cost and/or space that the same program parts are always to be executed repeatedly, and it is also possible to alternate among such fixed program parts during operation, e.g., in the manner of a wave reconfiguration. The possibilities of

- 5 providing and using such nonvolatile memories are the object of other protective rights of the present applicant. It is possible to store both volatile and nonvolatile data in the memory cells, e.g., for permanent storage of a BIOS program, and nevertheless be able to use the memory cell for other
- 10 purposes.

The memory cell is preferably designed to be able to store a sufficient variety of data to be executed and/or program parts to be executed. It should be pointed out here that these program parts may be designed as program steps, each

- 15 specifying what an individual PAE, in particular the assigned PAE, i.e., in particular the function cell controlling the memory cell, is to do in the next step, and they may also include entire configurations for field areas or other fields. In such a case, it is readily possible for the sequencer
- 20 structure that has been created to issue a command on the basis of which cell element field areas are reconfigured. The function cell triggering this configuration then operates as a load logic at the same time. It should be pointed out that the configuration of other cells may in turn be accomplished in
- 25 such a way that sequencer type data processing is performed there and it is in turn possible in these fields to configure and/or reconfigure other cells in the course of program [execution]. This results in an iterative configuration of cell element areas, and nesting of programs having sequencer 30 structures and parallel structures is possible, these
- structures being nested one inside the other like babushka dolls. It should be pointed out that access to additional cell element fields outside of an individual integrated module is

NY01 1999742 v1

Substitute Specification INTEL - 1004 Page 321 of 539

possible through input/output cells in particular, which may massively increase the total computation performance. It is possible in particular when configurations occur in a code part of a sequencer structure configured into a cell element

- 5 field to perform, if necessary, the configuration requirements on an assigned cell element field which is managed only by the particular sequencer structure and/or such requirements may be issued to a configuration master unit to ensure that there is uniform occupancy of all cell element fields. This therefore
- 10 results in a quasi-subprogram call by transferring the required configurations to cells or load logics. This is regarded as independently patentable. It should be pointed out that the cells, if they themselves have responsibility for configuration of other cell element field areas, may be
- 15 provided with FILMO structures and the like implemented in hardware or software to ensure proper reconfiguration. The possibility of writing to memory cells while executing instructions, thereby altering the code, i.e., the program to be executed, should be pointed out. In a particularly
- 20 preferred variant, however, this type of self-modification (SM) is suppressed by appropriate control via the function cell.

It is possible for the memory cell to send the information stored in it directly or indirectly to a bus leading to the 25 function cell in response to the triggering of the function cell controlling it. Indirect output may be accomplished in particular when the two cells are adjacent and the information requested by the triggering must arrive at the ALU-PAE via a bus segment that is not directly connectable to the output of 30 the memory cell. In such a case the memory cell may output data onto this bus system in particular via backward registers. It is therefore preferable if at least one¹ memory

² TN: omitting "von" (eine von Speicherzelle...)

NY01 1999742 v1

Substitute Specification INTEL - 1004 Page 322 of 539

cell and/or function cell has such a backward register, which may be situated in the information path between the memory cell and function cell. In such a case, these registers need not necessarily be provided with additional functionalities, although this is readily conceivable, e.g., when data is requested from the memory cell for further processing, corresponding to a traditional LOAD of a typical microprocessor for altering the data even before it is loaded into the PAE, e.g., to implement a LOAD++ command. Data conduction through PAEs having ALUs and the like operating in the reverse direction should be mentioned.

The memory cell is preferably situated to receive information from the function cell controlling it, information saving via an input/output cell and/or a cell that does not control the memory cell also being possible. In particular when data is to be written into the memory cell from an input/output cell, it is preferable if this input/output cell (I/O-PAE) is also controlled by the function cell. The address at which information to be written into the memory cell or, if

- 20 necessary, to also be transmitted directly to the function cell (PAE) is to be read, may also be transferred to the I/O-PAE from the ALU-PAE. In this connection it should be pointed out that this address may be determined via an address translation table, an address translation buffer or an MMU 25 type structure in the I/O-PAE. In such a case, this yields the full functionalities of typical microprocessors. It should also be pointed out that an I/O functionality may also be integrated with a function cell means, a memory cell means
- 30 In a preferred variant, at least one input-output means is thus assigned to the combination of function cells and memory cells, whether as an integrated function cell and a memory cell combination or as a function cell and/or memory cell

and/or a function cell means-memory cell means combination.

NY01 1999742 v1

5

10

15

Substitute Specification INTEL - 1004 Page 323 of 539

combination composed of separate units, the input/output means being used to transmit information to and/or receive information from an external unit, another function cell, function cell memory cell combination and/or memory cells.

5 The input-output unit is preferably likewise designed for receiving control commands from the function cell and/or the function cell means.

In a preferred variant, the control connection is designed to transmit some and preferably all of the following commands:

10 OPCODE FETCH,

DATA WRITE INTERNAL,

DATA WRITE EXTERNAL

DATA READ EXTERNAL,

ADDRESS POINTER WRITE INTERNAL,

- 15 ADDRESS POINTER WRITE EXTERNAL, ADDRESS POINTER READ INTERNAL, ADDRESS POINTER READ EXTERNAL, PROGRAM POINTER WRITE INTERNAL, PROGRAM POINTER WRITE EXTERNAL,
- 20 PROGRAM POINTER READ INTERNAL, PROGRAM POINTER READ EXTERNAL, STACK POINTER WRITE INTERNAL, STACK POINTER WRITE EXTERNAL, STACK POINTER READ INTERNAL,
- 25 STACK POINTER READ EXTERNAL, PUSH,

POP,

PROGRAM POINTER INCREMENT.

This may be accomplished through a corresponding bit width of 30 the control line and an associated decoding at the receivers. The particular required control means and decoding means may be provided inexpensively and with no problems. As it shows, a

11

Substitute Specification INTEL - 1004 Page 324 of 539 practically complete sequencer capability of the arrangement is obtained with these commands. It should also be pointed out that a general-purpose processor data processing unit is obtained in this way.

5 The system is typically selected so that the function cell is the only one able to access the control connection and/or a bus segment, i.e., bus system functioning as the control connection as a master. The result is thus a system in which the control line functions as a command line such as that
10 provided in traditional processors.

The function cell and the memory cell, i.e., I/O cell, are preferably adjacent to one another. The term "adjacent" may be understood preferably as the cells being situated directly side by side. "Directly" means in particular a combination of

- 15 such cells to form integrated units which are provided repeatedly on the cell element field, i.e., as part of same to form the field. This may mean an integral unit of memory cells and logic cells. Alternatively, they are at least close together. The system of the function cells and memory cells in
- 20 integrated, i.e., close, proximity to one another thus ensures that there are no latency times, or at least no significant latency times, between triggering and data input of the required information in the function cell, merely because the connections between the cells are too long. This is understood
- 25 to be "direct." If latency times must be taken into account, pipelining may then also be provided in the sequencer structures. This is particularly important in the case of systems with very high clock rates. It should be pointed out that it is readily possible to provide cell units clocked at a
- 30 suitably high frequency such as those known in the related art per se which are also able to access suitable memory cells with appropriate speed. In such a case, e.g., when architecture elements that are known per se are used for the

Substitute Specification INTEL - 1004 Page 325 of 539

function cells, reconfigurability of the function cell element and the corresponding interconnections must be provided. In a particularly preferred variant, the function cells, the information providing cells such as memory cells, I/O cells

- 5 and the like are arranged multidimensionally, in particular in the manner of a matrix, i.e., on grid points of a multidimensional grid, etc. If there is a regular structure, as is the case there, information, i.e., operands, configurations, trigger signals, etc., is typically supplied
- 10 to a cell from a first row, while data, trigger signals and other information is dispensed in a row beneath that. In such a case, it is preferable if the cells are situated in one and the same row and the information transfer from the information-providing cell into the required input into the
- 15 function cell may then take place via a backward register. The possibility of using the registers for pipelining should also be mentioned.

Patent protection is also claimed for a method for operating a cell element field, in particular a multidimensional cell element field having function cells for execution of algebraic 20 and/or logic functions and information-providing cells, in particular memory cells and/or input/output cells for receiving and/or outputting and/or storing information, at least one of the function cells outputting control commands to at least one information-providing cell, information for the 25 function cell being provided there in response to the control commands, and the function cell being designed to perform the additional data processing in response to the information thus provided to thereby process data in the manner of a sequencer at least from time to time. 30

Sequencer-type data processing is thus made possible in a reconfigurable field by output of the control commands to the memory cell of the sequencer structure. The commands which may

Substitute Specification INTEL - 1004 Page 326 of 539

be output as control commands by the function cell permit a sequencer type operation such as that known from traditional processors. It should be pointed out that it is readily possible to implement only parts of the aforementioned commands but nevertheless ensure data processing that is completely of the sequencer type.

The present invention is described in greater detail below and as an example on the basis of the drawing, in which:

10	Fig. 1	shows a cell element field according to the present invention,
	Fig. 2a	shows a detail thereof,
	Figs. 2b, c	show the detail from Figure 2a during various data processing times,
15	Fig. 3	shows an alternative embodiment of the detail from Figure 2,
	Fig. 4	shows a particularly preferred variant of the detail,
20	Fig. 5	shows an example of the function folding onto a function cell-memory cell combination according to the present invention,
	Fig. 6a	shows an example of sequential parallel data processing
25	Fig. 6b	shows a particularly preferred exemplary embodiment of the present invention
	Fig. 7	shows an alternative to a function folding unit.

5

Substitute Specification INTEL - 1004 Page 327 of 539

According to Figure 1, a cell element field 1 for data processing includes function cell means 2 for execution of arithmetic and/or logic functions and memory cell means 3 for receiving, storing and/or outputting information, a control connection 4 connecting function cells 2 to memory cells 3.

Cell element field 1 is freely configurable in the interconnection of elements 2, 3, 4, namely without interfering with ongoing operation of cell element parts that are not to be reconfigured. The connections may be configured

- 10 by switching bus systems 5 as necessary. In addition, the particular functions of function cells 2 are configurable. The function cells are arithmetic logic units extended by certain circuits that permit reconfiguration, e.g., state machines, interface circuit for communication with external load logic
- 15 6, etc. Reference is made to the corresponding previous applications of the present applicant.

Cell elements 2, 3 of cell element field 1 are arranged twodimensionally in rows and columns, one memory cell 3 being situated directly next to a function cell 2 with three memory cell-function cell pairs per row, the function cells and memory cells being interconnected by control connections 4. Function cells and memory cells 2, 3, or the combination thereof have inputs which are connected to the bus system above the row in which the particular cell element is located to receive data therefrom. In addition, cells 2, 3 have outputs which output data to bus system 5 below the row. As

- explained below, each memory cell 3 is also provided with a backward register (BW) through which data from the bus below a row may be guided through to the bus above the particular row.
- 30 Memory cell means 3 preferably has at least three memory areas, namely a data area, a program memory area and a stack area, etc. However, in other variants of the present invention

5

Substitute Specification INTEL - 1004 Page 328 of 539

it may be adequate provide only two areas, namely a data memory and a program area memory, each optionally forming part of a memory cell means. It is possible in particular to perform not simply a separation of a memory that is identical in terms of hardware and is homogeneous per se into different

- 5 in terms of hardware and is homogeneous per se into different areas but instead to provide memory areas that are actually separated physically, i.e., in terms of hardware technology. In particular the memory width and/or depth may also be adapted to the particular requirements. When a memory is
- 10 designed in such a way that it has a program area and a data area in operation, it is preferable to design this memory, i.e., memory area for simultaneous access to data and program memory areas, e.g., as a dual port memory. It may also be possible to provide closely connected memory areas, in 15 particular within a memory cell means-function cell means combination formed into an integrated area as a pure cache memory into which data from remote memory sites is preloaded for rapid access during data processing.
- Except for control connections 4 and the particular circuits within the function cells (ALU in Figure 2) and/or memory cells (RAM in Figure 2), the cell element field for data processing in Figure 1 is a traditional cell element field such as that which is known and conventional with reconfigurable data processing systems, e.g., a VPU according to XPP technology of the present applicant. In particular, the cell element field of Figure 1 may be operated in the known way, so it has the corresponding circuits for wave reconfiguration, for debugging, transferring trigger signals, etc.
- 30 The first distinguishing features of the cell element field of the present invention are derived from control connection 4 and the corresponding circuit, which are described in greater detail below with reference to Figures 2a through 2c. It

NY01 1999742 v1

Substitute Specification INTEL - 1004 Page 329 of 539

should be pointed out that whereas in Figure 1, a control connection 4 always leads from a function cell element located farther to the left to a memory cell located farther to the right, specifically only and exactly to one such memory cell, it is also plausibly possible to provide a configurable 5 interconnection for the control lines to be able to address either memory cells situated elsewhere and/or more than one memory cell, if necessary, when there is a great memory demand for information to be received, stored and/or output by the memory cells. For reasons of comprehensibility, however, only 10 individual control connections which are provided in a fixed manner are referred to in Figures 1 and 2, which greatly simplifies understanding of the present invention. The control connection is also substitutable if necessary by traditional 15 lines, assuming the proper protocols are available.

Figure 2 shows function cell 2 as an ALU and function cell 3 as a RAM. Above the row in which the cells are located runs bus 5a, connecting backward register 3a mentioned above to inputs 3b of the memory cell and 2b of the ALU. The bus system 20 running below the cell is labeled as 5c and only the relevant segments of bus system 5a, 5b are shown here. It is apparent that bus system 5b alternatively receives data from an output 2c of ALU 2, an output 3c of RAM 3 and carries data into input 3al of the backward register.

25 ALU 2 at the same time has additional inputs and outputs 2a1, 2a2 which may be connected to other bus segments and over which the ALU receives data such as operands and outputs results.

Control connection 4 is permanently under control of the 30 extended circuits of the ALU and represents here a connection over which a plurality of bits may be transferred. The width of control connection 4 is selected so that at least the

Substitute Specification INTEL - 1004 Page 330 of 539

following control commands may be transmitted to the memory cell: DATA WRITE, DATA READ, ADDRESS POINTER WRITE, ADDRESS POINTER READ, PROGRAM POINTER WRITE, PROGRAM POINTER READ, PROGRAM POINTER INCREMENT, STACK POINTER WRITE, STACK POINTER READ, PUSH, POP. Memory cell 3 at the same time has at least three memory areas, namely a stack area, a heap area and a program area. Each area is assigned its own pointer via which it is determined to which area of the stack, the heap and the program area there will be read or write access in each case.

- 10 Bus 5a is used jointly by units 2 and 3 in time multiplex. This is indicated in Figures 2b, 2c. Figure 2b illustrates a situation in which data may be sent from output 2a2 of ALU-PAE to the input of the RAM cell via the backward register, whereas the concurrently existing but unused connection
- 15 between output 3c of the RAM to bus 5b and the connection between the output of backward register BW to input 2b of the ALU-PAE at the point in time of Figure 2b is of no importance, which is why this is indicated with dashed lines. In contrast, Figure 2c shows a point in time at which memory cell 3
- 20 supplies information via its output 3c and the backward register to input 2b of ALU-PAE 2 from the stack, heap or program memory area via control line 4, while the output of ALU-PAE 2c is inactive and no signal is received at input 3b of the RAM-PAE. For this reason, the corresponding connections 25 are indicated with dash-dot lines and are thus depicted as being inactive.

Within RAM cell 3, a circuit 3d is provided in which the information received via control line 4 and/or control line bus segment 4 is decoded.

30 The present invention is used as follows:

First, ALU 2 receives configuration information from a central load logic, as is already known in the related art. The

NY01 1999742 v1

5

Substitute Specification INTEL - 1004 Page 331 of 539

transfer of information may take place in a manner known per se using the RDY/ACK protocol and the like. Reference is made to the possibility of providing a FILMO memory, etc., with the load logic to permit a proper configuration of the system.

- 5 Simultaneously with the data for configuring ALU 2, a series of data is transmitted from the load logic, representing a program, i.e., program part to be executed in the manner of a sequencer. Reference is made in this regard only as an example to Figure 6a in which the HUFFMANN coding is depicted as a
- 10 central sequential part of an MPEG4 coding which is performed in the manner of data flow per se. The ALU therefore outputs a corresponding command to line 4 during its configuration, this command setting the program pointer for writing at a preselected value within the RAM. The load logic then supplies
- 15 data received by the ALU over output 2c and via bus 5b1 and backward register 3a, the data going from there to input 3b of RAM-PAE 3. According to the control command on control line 4, data is then written from unit 3d to the program memory location indicated. This is repeated until all the program
- 20 parts received by the load logic in configuration have been stored in memory cell 3. When the configuration of the ALU is then concluded, the ALU will request the next program steps to be executed by it in the manner of a sequencer by outputting the corresponding commands on control line 4 and will receive
- 25 the program steps via output 3c, bus 5b, the backward register of RAM-PAE 3 and bus 5a at its input. During program execution, situations may occur in which jumps are necessary within the program memory area, data must be loaded into the ALU-PAE from the RAM-PAE, data must be stored in the stack,
- 30 etc. The communication in this regard between the ALU-PAE and RAM-PAE is accomplished via control line 4 so that the ALU-PAE is able to execute decoding at any point in time. Moreover, as in a traditional microprocessor, data from a stack or another

NY01 1999742 v1

Substitute Specification INTEL - 1004 Page 332 of 539

RAM memory area may be received and in addition, data may also be received in the ALU-PAE from the outside as operands.

The program sequence preconfigured in the RAM-PAE by the load logic is executed here. At the same time, command decoding is performed in the ALU-PAE as is necessary per se. This is done with the same circuits per se as those used already for decoding the commands received by the load logic.

At any point in time control line 4 is controlled via the ALU so that the RAM cell always exactly follows the type of memory access specified by the ALU. This ensures that regardless of the time multiplex use of bus elements 5a, b the elements present in the sequencer structure are instructed at all times whether addresses for data or codes to be retrieved or to be written is on the buses or whether and if so where data is to be written, etc.

The system shown with respect to Figure 2 may be extended or modified in different ways. The variants depicted in Figures 3, 4 and 6 are particularly relevant.

According to Figure 3, not only a backward register is 20 provided on the RAM-PAE for connecting upper buses and lower buses, but also a forward register is provided on the RAM-PAE and forward and backward registers are provided on the ALU-PAE. As indicated by the multiple arrows, these may receive data from other units such as external hosts, external

25 peripherals such as hard drives, main memories and the like and/or from other sequencer structures, PAEs, RAM-PAEs, etc., and send data to them. When an appropriate request command for new program parts from the sequencer structure formed by the ALU-PAE and the RAM-PAE is sent out, it is possible to process 30 program blocks in the sequencer structure which are much larger than those storable in the RAM-PAE. This is an enormous

5

Substitute Specification INTEL - 1004 Page 333 of 539

advantage in particular in complex data processing tasks, jumps over wide areas, in particular in subprograms, etc.

Figure 4 shows an even more preferred variant where the ALU-PAE communicates not only with a RAM-PAE but also at the same time with an input/output PAE which is designed to provide an interface circuit for communication with external components such as hard drives, other XPP-VPUs, external processors and coprocessors, etc. The ALU-PAE is in turn the unit which operates as the master for the control connection referred to as "CMD" and the buses are in turn used in multiplex mode. Here again, data may be transferred from the bus below the row to the bus above the row through the backward register.

The system shown in Figure 4 permits particularly easy external access to information stored in the RAM-PAE memory cell and thus allows an adaptation of the sequencer structure to existing traditional CPU technologies and their operating methods to an even greater extent inasmuch as address translation means, memory management units (MMU functions) and the like may be implemented in the input-output cell. The RAM-PAE may function here as a cache, for example, but in particular as a preloaded cache.

It should be pointed out that multiple sequencer structures may be configured into one and the same field at the same time; that function cells, memory cells and, if necessary, input-output cells may optionally be configured for sequencer structures and/or [in] a traditional manner for XPP technology and that it is readily possible for one ALU to output data to another ALU, which configures it as a sequencer and/or makes it part of a cell element field with which a certain configuration is executed. In this way, the load logic may then also become dispensable, if necessary.

NY01 1999742 v1

25

30

Substitute Specification INTEL - 1004 Page 334 of 539

According to Figure 6, two embodiments of the present invention are combined in one and the same cell element field, namely at the edges of sequencers formed by two PAEs, namely by one RAM-PAE and one ALU-PAE, and in the interior sequencers formed by integrated RAM-ALU-PAEs as integrated function cellmemory cell units, where it is possible to form only part of the cells inside the field as combination cells.

Figure 5 shows at the right (Figure 5c) a function cell-memory cell means combination.

10 According to Figure 5c, a function cell-memory cell means combination labeled as 50 in general includes bus connections, i.e., bus inputs 51 for the input of operand data and configuration data and, as is preferably also possible here in particular, trigger signals (not shown) and the like and a bus 15 output 52 for output of corresponding data and/or signals.

Within the function cell means-memory cell means combination, an ALU 53 is provided as well as input registers Ri0 through Ri3 for operand data and trigger signal input registers (not shown). Configuration data registers Rc0 through Rc7 for 20 configuration data, i.e., ALU code data, result data registers

- Rd0'-Rd3' and output registers Ro0 through Ro3 for results, i.e., trigger signals to be output. Registers Rc and Rd for the configuration data, i.e., opcode data, are triggered by ALU 53 via control command lines 4 and supply data over
- 25 suitable data lines to the ALU and/or receive result data from it. It is also possible to supply information directly from bus 51 and/or input registers Ri directly to the output registers, i.e., bus 52, exactly as information may be supplied from data registers Rd0-Rd3 not only to the ALU, but 30 also to the output registers. If necessary, connections may be
- provided between memory areas Rd and Rc, e.g., for implementation of the possibility of self-modifying codes.

5

Substitute Specification INTEL - 1004 Page 335 of 539

Configuration data area Rc0 through Rc7 has a control unit which makes it possible to work in parts of the area, in particular in repeated cycles and/or through jumps. For example, in a first partial configuration, commands in Rc0 through Rc3 may be executed repeatedly, and alternatively configuration commands in Rc4 through Rc7 may be executed, e.g., on receipt of an appropriate different trigger signal over bus line 51. This ensures executability of a wave configuration. It should be pointed out that the configuration commands input are typically only instructions to the ALU but do not define complete bus connections, etc.

The unit described above, illustrated in Figure 5, is designed here to be operated with a quadruple clock pulse, like a normal PAE without memory cell means and/or control signal lines 4.

To process data sequencer-style in a data flow in the function folding unit designed in this way, data flow graphs and/or areas according to Figure 5a are created at first for preselected algorithms. Memory areas Rc0 are then assigned to

- 20 each operation to be executed in the graph; incoming data into the graph partial area is assigned to internal input registers RiO; the interim results are assigned to memories RdO through Rd3 and the output results are assigned to registers Ro. With this assignment, the graph area is executable on the function
- 25 folding unit. This results more or less in a data flowsequencer transformation by this hardware.

It should be mentioned in this context that it will be preferable in general to use the system of the present invention in such a way that first a data flow graph and a control flow graph are created for a data processing program using a compiler and then a corresponding partitioning is performed; the pieces obtained by the partitioning may then be

5

10

15

30

Substitute Specification INTEL - 1004 Page 336 of 539

executed partially or entirely on sequencer units such as those which may be formed according to the present invention, for example. This more or less achieves data processing in the manner of data flow progressing from one cell to the next, but effects a sequential execution within the cell(s). This is 5 advantageous when the clock frequency is to be increased because of the extremely high computation power of a system to be able to reduce the area and/or number of cells. It should also be pointed out that it is possible to perform this transformation like transition from a purely data flow type of 10 data processing to data flow processing with local sequential parts in such a way that an iterative process is carried out, e.g., in such a manner that first a first partitioning is performed, and if it is then found in the subsequent "rolling 15 up" of the partitioned parts on sequencer units that the resources available on the sequencers or at other sites, for example, are not sufficient, another partitioning taking this into account may be performed and a new "rolling up" may be performed. If extensive use of the function folding units is 20 desired, the number of registers may be increased, if necessary.

It should also be pointed out that the registers in this case may be interpreted as memory cell means or parts thereof. It is apparent that by increasing the memory cell areas, more complex tasks may be arranged in particular in a sequencer fashion but significant parts of important algorithms may be executed with the small sizes indicated and this may be done with high efficiency.

In the present example, the function folding units are 30 preferably formed in such a way that data may be shifted through them without being processed in the ALU. This may be utilized to achieve path balancing in which data packets must be executed via different branches and then recombined without

25

Substitute Specification INTEL - 1004 Page 337 of 539

having to use forward registers such as those known from the architecture of the present applicant. At the same time and/or alternatively, it is possible for the direction of data flow not to run strictly in one direction in the cell element field through an appropriate orientation of a few function cell means, memory cell means, or function folding units but instead to have the data flow run in two opposite directions. Thus, for example, in each even row the ALUs receive their input operands from the left side and in each uneven row the ALUs receive their input operands from the right.

If data must be sent repeatedly through the field, such an arrangement is advantageous, e.g., in the case of unrolled looped bodies, etc. The alternating arrangement need not be strict. For certain applications, other geometries may be selected. For example, a different direction of flow may be selected for the middle of the field than at the edges, etc. The arrangement of function cell units of the same direction of flow side by side may be advantageous with respect to the bus connections. It should be pointed out that the arrangement in opposite directions of multiple directional function cells in one field and the resulting improved data processing independently of providing a control line or the like are regarded as inventive.

Figure 7 shows an alternative to the function folding unit 25 shown in Figure 5.

5

10

15

20

Substitute Specification INTEL - 1004 Page 338 of 539

NY01 1999742 v1

[2885/139]

RECONFIGURABLE SEQUENCER STRUCTURE

Cross-Reference to Related Applications

- 5 This application is a continuation of U.S. Patent Application Serial No. 12/541,299, filed on August 14, 2009, which is a continuation of and claims priority to U.S. Patent Application Serial No. 12/082,073, filed on April 7, 2008, which is a continuation of and claims priority to U.S. Patent Application
- Serial No. 10/526,595, filed on January 9, 2006, which was the National Stage of International Application Serial No. PCT/EP03/38599, filed on September 8, 2003, which claims benefit of and priority to German Patent Application Serial No. DE 102 41 812.8, filed on September 6, 2002, the entire
- 15 contents of each of which are expressly incorporated herein by reference thereto.

Description

20

The present invention relates to a cell element field and a method for operating same. The present invention thus relates in particular to reconfigurable data processing architectures.

The term reconfigurable architecture is understood to refer to units (VPUs) having a plurality of elements whose function and/or interconnection is variable during run time. These

25 input/output cells, memory cells, analog modules, etc. Units of this type are known by the term VPU, for example. These typically include arithmetic and/or logic and/or analog and/or memory and/or interconnecting modules and/or communicative peripheral modules (IOs), typically referred to as PAEs, which 30 are arranged in one or more dimensions and are linked together directly or by one or more bus systems. PAEs are arranged in

elements may include arithmetic logic units, FPGA areas,

NY01 1999750 v1

Marked-Up Version of the Substitute Specification INTEL - 1004 Page 339 of 539

any configuration, mixture and hierarchy, the system being known as a PAE array or, for short, a PA. A configuring unit may be assigned to the PAE. In addition to VPU units, in principle systolic arrays, neural networks, multiprocessor

5 systems, processors having multiple arithmetic units and/or logic cells, interconnection and network modules such as crossbar circuits, etc., as well as FPGAs, DPGAs, transputers, etc., are also known

It should be pointed out that essential aspects of VPU 10 technology are described in the following protective rights of the same applicant as well as in the particular follow-up applications to the protective rights listed here:

P 44 16 881.0-53, DE 197 81 412.3, DE 197 81 483.2, DE 196 54 846.2-53, DE 196 54 593.5-53, DE 197 04 044.6-53, DE 198 80 129.7, DE 198 61 088.2-53, DE 199 80 312.9, PCT/DE 00/01869, DE 100 36 627.9-33, DE 100 28 397.7, DE 101 10 530.4, DE 101 11 014.6, PCT/EP 00/10516, EP 01 102 674.7, DE 102 06 856.9, 60/317,876, DE 102 02 044.2, DE 101 29 237.6-53, DE 101 39 170.6.

- 20 It should be pointed out that the documents listed above are incorporated in particular with regard to particulars and details of the interconnection, configuration, embodiment of architecture elements, trigger methods, etc., for disclosure purposes.
- The architecture has considerable advantages in comparison with traditional processor architectures inasmuch as data processing is performed in a manner having a large proportion of parallel and/or vectorial data processing steps. However, the advantages of this architecture in comparison with other processor units, coprocessor units or data processing units in general are not as great when the advantages of

NY01 1999750 v1

Marked-Up Version of the Substitute Specification INTEL - 1004 Page 340 of 539

interconnection and of the given processor architectonic particulars are no longer achievable to the full extent.

This is the case in particular when data processing steps that are traditionally best mappable on sequencer structures are to be executed. It is desirable to design and use the reconfigurable architecture in such a way that even those data processing steps which are typically particularly suitable for being executed using sequencers are executable particularly rapidly and efficiently.

10 The object of the present invention is to provide a novel device and a novel method for commercial application.

The method of achieving this object is claimed independently. Preferred embodiments are characterized in the subclaims.

According to a first essential aspect of the present

15 invention, in the case of a cell element field whose function and/or interconnection is reconfigurable in particular during run time without interfering with unreconfigured elements for data processing with coarsely granular function cell elements in particular for execution of algebraic and/or logic

- 20 functions and memory cell means for receiving, storing and/or outputting information, it is proposed that function cellmemory cell combinations be formed in which a control connection to the memory means is managed by the function cell means. This control connection is for making the address
- 25 and/or data input/output from the memory controllable through the particular function cell, typically an ALU-PAE. It is thus possible to indicate, for example, whether the next item of information transmitted is to be handled as an address or as data and whether read and/or write access is necessary. This 30 transfer of data from the memory cell, i.e., the memory cell means, which may be a RAM-PAE, for example, to the function cell means, which may be an ALU-PAE, for example, then makes

NY01 1999750 v1

5

3

Marked-Up Version of the Substitute Specification INTEL - 1004 Page 341 of 539 it possible for new commands that are to be executed by the ALU to be loadable into the latter. It should be pointed out that function cell means and memory cell means may be combined by integration into a structural unit. In such a case it is possible to use a single bus connection to input data into the memory cell means and/or the ALU. Suitable input registers and/or output registers may then be provided and, if desired, additional data registers and/or configuration registers different from the former may also be provided as memory cell means.

It should also be pointed out that it is possible to construct a cell element field containing a plurality of different cells and/or cell groups, strips or similar regular patterns being preferably provided with the different cells because these 15 permit a very regular arrangement while facilitating the design equally in terms of hardware design and operation. With such a strip-like arrangement or other regular layout of a small plurality of different cell elements, for example, elements having integrated function cell means-memory cell

20 means combinations, i.e., cells in which function cell means and memory cell means are integrated according to the present invention, are provided centrally in the field, where typically only a few different program steps are to be executed within a sequencer structure because, as has been recognized, this provides very good results for traditional 25 data stream applications, while more complex sequencer structures may be constructed at the edges of the field where, for example, an ALU-PAE which represents a separate unit possibly may be provided in addition to a separate RAM-PAE and optionally a number of I/O-PAEs using, i.e., arranging 30 appropriate control lines or connections thereof because frequently more memory is needed there, e.g., to temporarily

store results generated in the field central area of the cell

4

NY01 1999750 v1

5

10

Marked-Up Version of the Substitute Specification INTEL - 1004 Page 342 of 539 element field and/or for datastreaming, to pre-enter and/or process data needed thereby.

When cells that integrate memory cell means and function cell means are provided, e.g., in the center of the field, a small memory may then be provided there for different commands to be executed by the function cell means such as the ALU. It is possible here in particular to separate the command memory and/or the configuration memory from a data memory, and it is possible to design the function memory to be so large that

10 alternatively, one of several, e.g., two different sequences may be executed. The particular sequence to be executed may occur in response to results generated in the cell and/or control signals such as carry signals, overflow signals, and/or trigger signals arriving from the outside. In this way, 15 this arrangement may also be used for wave reconfiguration

methods.

In this way it is possible to construct a sequencer structure in a cell element field by providing a dedicated control connection controlled by function cells in a dedicated manner 20 between function cell and function cell means and memory cell and/or memory cell means with only two elements connected by suitable buses without requiring additional measures and/or

etc., may be stored in the memory cell in a manner known per 25 se from traditional processors. Since both elements, if properly configured, may also be used in another way, this yields a particularly efficient design which is particularly adaptable to sequencer structures as well as vectorial and/or parallelizable structures. Parallelization may thus be

design changes otherwise. Data, addresses, program steps,

30 supported merely via suitable PAE configurations, i.e., by providing PAEs that operate in two different spatial directions and/or via cell units equipped with data throughput registers.

NY01 1999750 v1

Marked-Up Version of the Substitute Specification INTEL - 1004 Page 343 of 539

It is clear here that a plurality of sequencer type structures may be constructed in the reconfigurable cell element field by using only two cells in a cell element field, namely the function cell and the information processing cell. This is

- 5 advantageous inasmuch as a number of different tasks that are different from one another per se must often be executed in data processing, e.g., in a multitasking-capable operating system. A plurality of such tasks must then be executed effectively and simultaneously in a single cell element field.
- 10 The advantages of real time applications are obvious. Furthermore it is also possible to operate the individual sequencer structures that are constructed in a cell element field, providing the control connection according to the present invention, at different clock rates, e.g., to lower 15 power consumption by executing lower priority tasks at a slower rate. It is also possible to execute sequencer type program parts in the field in parallel or vectorially in execution of algorithms that are largely parallel per se and vice versa.
- 20 Typically, however, it is preferable for sequencer-type structures to be clocked at a higher rate in the cell element field, whether they are sequencer-type structures having an area connected to neighboring cells or buses or whether they are combinations of spatially differentiable separate and separately useable function cell elements such as ALU-PAEs and 25 memory cell elements such as RAM-PAEs. This has the advantage that sequential program parts, which are very difficult to parallelize in any case, may be used in a general data flow processing without any negative effect on the overall data processing. Examples of this include, e.g., a HUFFMANN coding 30 which is executable much better sequentially than in parallel and which also plays an important role for applications such

NY01 1999750 vl

Marked-Up Version of the Substitute Specification INTEL - 1004 Page 344 of 539

6

as MPEG4 coding, but in this case the essential other parts of

the MPEG4 coding are also easily parallelizable. Parallel data processing is then used for most parts of an algorithm and a sequential processing block is provided therein. An increase in the clock frequency in the sequencer range by a factor of 2 to 4 is typically sufficient.

It should be pointed out that instead of a strip arrangement of different cell elements, another grouping, in particular a multidimensional grouping, may also be selected.

The cell element field having the cells whose function and/or 10 interconnection is configurable may obviously form a processor, a coprocessor and/or a microcontroller and/or a parallel plurality of combinations thereof.

The function cells are typically formed as arithmetic logic units, which may be in particular coarsely granular elements but may also be provided with a fine granular state machine, for example. In a particularly preferred exemplary embodiment, the ALUs are extended ALUs (EALUs) as described in previous patent applications of the present applicant. An extension may include in particular the control line check, command decoder unit, etc., if necessary.

The memory cells may store data and/or information in a volatile and/or nonvolatile form. When information stored in the memory cells, whether program steps, addresses for access to data or data stored in a register-type form, i.e., a heap 25 is stored as volatile data, a complete reconfiguration may take place during run time. Alternatively it is possible to provide nonvolatile memory cells. The nonvolatile memory cells may be provided as an EEPROM area and the like, where a rudimentary BIOS program that is to be executed on boot-up of 30 the system is stored. This permits booting up a data processing system without additional components. A nonvolatile data memory may also be provided if it is decided for reasons

NY01 1999750 v1

5

7

Marked-Up Version of the Substitute Specification INTEL - 1004 Page 345 of 539 of cost and/or space that the same program parts are always to be executed repeatedly, and it is also possible to alternate among such fixed program parts during operation, e.g., in the manner of a wave reconfiguration. The possibilities of

- 5 providing and using such nonvolatile memories are the object of other protective rights of the present applicant. It is possible to store both volatile and nonvolatile data in the memory cells, e.g., for permanent storage of a BIOS program, and nevertheless be able to use the memory cell for other
- 10 purposes.

The memory cell is preferably designed to be able to store a sufficient variety of data to be executed and/or program parts to be executed. It should be pointed out here that these program parts may be designed as program steps, each

- 15 specifying what an individual PAE, in particular the assigned PAE, i.e., in particular the function cell controlling the memory cell, is to do in the next step, and they may also include entire configurations for field areas or other fields. In such a case, it is readily possible for the sequencer
- 20 structure that has been created to issue a command on the basis of which cell element field areas are reconfigured. The function cell triggering this configuration then operates as a load logic at the same time. It should be pointed out that the configuration of other cells may in turn be accomplished in
- 25 such a way that sequencer type data processing is performed there and it is in turn possible in these fields to configure and/or reconfigure other cells in the course of program [execution]. This results in an iterative configuration of cell element areas, and nesting of programs having sequencer
- 30 structures and parallel structures is possible, these structures being nested one inside the other like babushka dolls. It should be pointed out that access to additional cell element fields outside of an individual integrated module is

NY01 1999750 v1

Marked-Up Version of the Substitute Specification

INTEL - 1004 Page 346 of 539

possible through input/output cells in particular, which may massively increase the total computation performance. It is possible in particular when configurations occur in a code part of a sequencer structure configured into a cell element field to perform, if necessary, the configuration requirements 5 on an assigned cell element field which is managed only by the particular sequencer structure and/or such requirements may be issued to a configuration master unit to ensure that there is uniform occupancy of all cell element fields. This therefore 10 results in a quasi-subprogram call by transferring the required configurations to cells or load logics. This is regarded as independently patentable. It should be pointed out that the cells, if they themselves have responsibility for configuration of other cell element field areas, may be 15 provided with FILMO structures and the like implemented in hardware or software to ensure proper reconfiguration. The possibility of writing to memory cells while executing instructions, thereby altering the code, i.e., the program to be executed, should be pointed out. In a particularly preferred variant, however, this type of self-modification 20

(SM) is suppressed by appropriate control via the function cell.

It is possible for the memory cell to send the information stored in it directly or indirectly to a bus leading to the 25 function cell in response to the triggering of the function cell controlling it. Indirect output may be accomplished in particular when the two cells are adjacent and the information requested by the triggering must arrive at the ALU-PAE via a bus segment that is not directly connectable to the output of 30 the memory cell. In such a case the memory cell may output data onto this bus system in particular via backward registers. It is therefore preferable if at least one¹ memory

¹ TN: omitting "von" (eine von Speicherzelle...)

NY01 1999750 v1

9

Marked-Up Version of the Substitute Specification INTEL - 1004 Page 347 of 539 cell and/or function cell has such a backward register, which may be situated in the information path between the memory cell and function cell. In such a case, these registers need not necessarily be provided with additional functionalities, although this is readily conceivable, e.g., when data is requested from the memory cell for further processing, corresponding to a traditional LOAD of a typical microprocessor for altering the data even before it is loaded into the PAE, e.g., to implement a LOAD++ command. Data conduction through PAEs having ALUs and the like operating in the reverse direction should be mentioned.

The memory cell is preferably situated to receive information from the function cell controlling it, information saving via an input/output cell and/or a cell that does not control the memory cell also being possible. In particular when data is to be written into the memory cell from an input/output cell, it is preferable if this input/output cell (I/O-PAE) is also controlled by the function cell. The address at which information to be written into the memory cell or, if

- 20 necessary, to also be transmitted directly to the function cell (PAE) is to be read, may also be transferred to the I/O-PAE from the ALU-PAE. In this connection it should be pointed out that this address may be determined via an address translation table, an address translation buffer or an MMU 25 type structure in the I/O-PAE. In such a case, this yields the
- full functionalities of typical microprocessors. It should also be pointed out that an I/O functionality may also be integrated with a function cell means, a memory cell means and/or a function cell means-memory cell means combination.
- 30 In a preferred variant, at least one input-output means is thus assigned to the combination of function cells and memory cells, whether as an integrated function cell and a memory cell combination or as a function cell and/or memory cell

NY01 1999750 v1

5

10

15

10

Marked-Up Version of the Substitute Specification

INTEL - 1004 Page 348 of 539 combination composed of separate units, the input/output means being used to transmit information to and/or receive information from an external unit, another function cell, function cell memory cell combination and/or memory cells.

5 The input-output unit is preferably likewise designed for receiving control commands from the function cell and/or the function cell means.

In a preferred variant, the control connection is designed to transmit some and preferably all of the following commands:

10 OPCODE FETCH,

DATA WRITE INTERNAL, DATA WRITE EXTERNAL DATA READ EXTERNAL, ADDRESS POINTER WRITE INTERNAL,

- 15 ADDRESS POINTER WRITE EXTERNAL, ADDRESS POINTER READ INTERNAL, ADDRESS POINTER READ EXTERNAL, PROGRAM POINTER WRITE INTERNAL, PROGRAM POINTER WRITE EXTERNAL,
- 20 PROGRAM POINTER READ INTERNAL, PROGRAM POINTER READ EXTERNAL, STACK POINTER WRITE INTERNAL, STACK POINTER WRITE EXTERNAL, STACK POINTER READ INTERNAL,
- 25 STACK POINTER READ EXTERNAL, PUSH,

POP,

PROGRAM POINTER INCREMENT.

This may be accomplished through a corresponding bit width of 30 the control line and an associated decoding at the receivers. The particular required control means and decoding means may be provided inexpensively and with no problems. As it shows, a

NY01 1999750 v1

Marked-Up Version of the Substitute Specification INTEL - 1004 Page 349 of 539 practically complete sequencer capability of the arrangement is obtained with these commands. It should also be pointed out that a general-purpose processor data processing unit is obtained in this way.

5 The system is typically selected so that the function cell is the only one able to access the control connection and/or a bus segment, i.e., bus system functioning as the control connection as a master. The result is thus a system in which the control line functions as a command line such as that
10 provided in traditional processors.

The function cell and the memory cell, i.e., I/O cell, are preferably adjacent to one another. The term "adjacent" may be understood preferably as the cells being situated directly side by side. "Directly" means in particular a combination of

- 15 such cells to form integrated units which are provided repeatedly on the cell element field, i.e., as part of same to form the field. This may mean an integral unit of memory cells and logic cells. Alternatively, they are at least close together. The system of the function cells and memory cells in
- 20 integrated, i.e., close, proximity to one another thus ensures that there are no latency times, or at least no significant latency times, between triggering and data input of the required information in the function cell, merely because the connections between the cells are too long. This is understood
- 25 to be "direct." If latency times must be taken into account, pipelining may then also be provided in the sequencer structures. This is particularly important in the case of systems with very high clock rates. It should be pointed out that it is readily possible to provide cell units clocked at a
- 30 suitably high frequency such as those known in the related art per se which are also able to access suitable memory cells with appropriate speed. In such a case, e.g., when architecture elements that are known per se are used for the

NY01 1999750 vl

12

Marked-Up Version of the Substitute Specification INTEL - 1004

Page 350 of 539

function cells, reconfigurability of the function cell element and the corresponding interconnections must be provided. In a particularly preferred variant, the function cells, the information providing cells such as memory cells, I/O cells and the like are arranged multidimensionally, in particular in the manner of a matrix, i.e., on grid points of a multidimensional grid, etc. If there is a regular structure, as is the case there, information, i.e., operands, configurations, trigger signals, etc., is typically supplied to a cell from a first row, while data, trigger signals and other information is dispensed in a row beneath that. In such a case, it is preferable if the cells are situated in one and the same row and the information transfer from the information-providing cell into the required input into the function cell may then take place via a backward register. The

possibility of using the registers for pipelining should also be mentioned.

Patent protection is also claimed for a method for operating a cell element field, in particular a multidimensional cell element field having function cells for execution of algebraic 20 and/or logic functions and information-providing cells, in particular memory cells and/or input/output cells for receiving and/or outputting and/or storing information, at least one of the function cells outputting control commands to at least one information-providing cell, information for the 25 function cell being provided there in response to the control commands, and the function cell being designed to perform the additional data processing in response to the information thus provided to thereby process data in the manner of a sequencer at least from time to time. 30

Sequencer-type data processing is thus made possible in a reconfigurable field by output of the control commands to the memory cell of the sequencer structure. The commands which may

NY01 1999750 vl

5

10

15

13

Marked-Up Version of the Substitute Specification INTEL - 1004 Page 351 of 539 be output as control commands by the function cell permit a sequencer type operation such as that known from traditional processors. It should be pointed out that it is readily possible to implement only parts of the aforementioned commands but nevertheless ensure data processing that is completely of the sequencer type.

The present invention is described in greater detail below and as an example on the basis of the drawing, in which:

Fig. 1 shows a cell element field according to the present invention,

Fig. 2a shows a detail thereof,

Figs. 2b, c show the detail from Figure 2a during various data processing times,

- Fig. 3 shows an alternative embodiment of the detail from Figure 2,
- Fig. 4 shows a particularly preferred variant of the detail,
- Fig. 5 shows an example of the function folding onto a function cell-memory cell combination according to the present invention,

Fig. 6a shows an example of sequential parallel data processing

Fig. 6b shows a particularly preferred exemplary embodiment of the present invention

Fig. 7 shows an alternative to a function folding unit.

NY01 1999750 v1

5

10

15

20

25

Marked-Up Version of the Substitute Specification

INTEL - 1004 Page 352 of 539 According to Figure 1, a cell element field 1 for data processing includes function cell means 2 for execution of arithmetic and/or logic functions and memory cell means 3 for receiving, storing and/or outputting information, a control connection 4 connecting function cells 2 to memory cells 3.

Cell element field 1 is freely configurable in the interconnection of elements 2, 3, 4, namely without interfering with ongoing operation of cell element parts that are not to be reconfigured. The connections may be configured

10 by switching bus systems 5 as necessary. In addition, the particular functions of function cells 2 are configurable. The function cells are arithmetic logic units extended by certain circuits that permit reconfiguration, e.g., state machines, interface circuit for communication with external load logic 15 6, etc. Reference is made to the corresponding previous

applications of the present applicant.

Cell elements 2, 3 of cell element field 1 are arranged twodimensionally in rows and columns, one memory cell 3 being situated directly next to a function cell 2 with three memory cell-function cell pairs per row, the function cells and memory cells being interconnected by control connections 4. Function cells and memory cells 2, 3, or the combination thereof have inputs which are connected to the bus system above the row in which the particular cell element is located

- 25 to receive data therefrom. In addition, cells 2, 3 have outputs which output data to bus system 5 below the row. As explained below, each memory cell 3 is also provided with a backward register (BW) through which data from the bus below a row may be guided through to the bus above the particular row.
- 30 Memory cell means 3 preferably has at least three memory areas, namely a data area, a program memory area and a stack area, etc. However, in other variants of the present invention

NY01 1999750 v1

5

15

Marked-Up Version of the Substitute Specification

INTEL - 1004 Page 353 of 539

it may be adequate provide only two areas, namely a data memory and a program area memory, each optionally forming part of a memory cell means. It is possible in particular to perform not simply a separation of a memory that is identical in terms of hardware and is homogeneous per se into different areas but instead to provide memory areas that are actually separated physically, i.e., in terms of hardware technology. In particular the memory width and/or depth may also be adapted to the particular requirements. When a memory is designed in such a way that it has a program area and a data area in operation, it is preferable to design this memory, i.e., memory area for simultaneous access to data and program memory areas, e.g., as a dual port memory. It may also be possible to provide closely connected memory areas, in particular within a memory cell means-function cell means combination formed into an integrated area as a pure cache memory into which data from remote memory sites is preloaded for rapid access during data processing.

Except for control connections 4 and the particular circuits 20 within the function cells (ALU in Figure 2) and/or memory cells (RAM in Figure 2), the cell element field for data processing in Figure 1 is a traditional cell element field such as that which is known and conventional with reconfigurable data processing systems, e.g., a VPU according

- 25 to XPP technology of the present applicant. In particular, the cell element field of Figure 1 may be operated in the known way, so it has the corresponding circuits for wave reconfiguration, for debugging, transferring trigger signals, etc.
- 30 The first distinguishing features of the cell element field of the present invention are derived from control connection 4 and the corresponding circuit, which are described in greater detail below with reference to Figures 2a through 2c. It

NY01 1999750 v1

5

10

15

16

Marked-Up Version of the Substitute Specification

INTEL - 1004 Page 354 of 539 should be pointed out that whereas in Figure 1, a control connection 4 always leads from a function cell element located farther to the left to a memory cell located farther to the right, specifically only and exactly to one such memory cell, it is also plausibly possible to provide a configurable interconnection for the control lines to be able to address either memory cells situated elsewhere and/or more than one memory cell, if necessary, when there is a great memory demand for information to be received, stored and/or output by the memory cells. For reasons of comprehensibility, however, only individual control connections which are provided in a fixed manner are referred to in Figures 1 and 2, which greatly simplifies understanding of the present invention. The control connection is also substitutable if necessary by traditional lines, assuming the proper protocols are available.

Figure 2 shows function cell 2 as an ALU and function cell 3 as a RAM. Above the row in which the cells are located runs bus 5a, connecting backward register 3a mentioned above to inputs 3b of the memory cell and 2b of the ALU. The bus system running below the cell is labeled as 5c and only the relevant segments of bus system 5a, 5b are shown here. It is apparent that bus system 5b alternatively receives data from an output 2c of ALU 2, an output 3c of RAM 3 and carries data into input 3al of the backward register.

25 ALU 2 at the same time has additional inputs and outputs 2a1, 2a2 which may be connected to other bus segments and over which the ALU receives data such as operands and outputs results.

Control connection 4 is permanently under control of the 30 extended circuits of the ALU and represents here a connection over which a plurality of bits may be transferred. The width of control connection 4 is selected so that at least the

NY01 1999750 v1

5

10

15

20

17

Marked-Up Version of the Substitute Specification

INTEL - 1004 Page 355 of 539 following control commands may be transmitted to the memory cell: DATA WRITE, DATA READ, ADDRESS POINTER WRITE, ADDRESS POINTER READ, PROGRAM POINTER WRITE, PROGRAM POINTER READ, PROGRAM POINTER INCREMENT, STACK POINTER WRITE, STACK POINTER READ, PUSH, POP. Memory cell 3 at the same time has at least three memory areas, namely a stack area, a heap area and a program area. Each area is assigned its own pointer via which it is determined to which area of the stack, the heap and the program area there will be read or write access in each case.

- 10 Bus 5a is used jointly by units 2 and 3 in time multiplex. This is indicated in Figures 2b, 2c. Figure 2b illustrates a situation in which data may be sent from output 2a2 of ALU-PAE to the input of the RAM cell via the backward register, whereas the concurrently existing but unused connection
- 15 between output 3c of the RAM to bus 5b and the connection between the output of backward register BW to input 2b of the ALU-PAE at the point in time of Figure 2b is of no importance, which is why this is indicated with dashed lines. In contrast, Figure 2c shows a point in time at which memory cell 3
- 20 supplies information via its output 3c and the backward register to input 2b of ALU-PAE 2 from the stack, heap or program memory area via control line 4, while the output of ALU-PAE 2c is inactive and no signal is received at input 3b of the RAM-PAE. For this reason, the corresponding connections 25 are indicated with dash-dot lines and are thus depicted as being inactive.

Within RAM cell 3, a circuit 3d is provided in which the information received via control line 4 and/or control line bus segment 4 is decoded.

30 The present invention is used as follows:

First, ALU 2 receives configuration information from a central load logic, as is already known in the related art. The

NY01 1999750 v1

5

18

Marked-Up Version of the Substitute Specification

INTEL - 1004 Page 356 of 539 transfer of information may take place in a manner known per se using the RDY/ACK protocol and the like. Reference is made to the possibility of providing a FILMO memory, etc., with the load logic to permit a proper configuration of the system.

- 5 Simultaneously with the data for configuring ALU 2, a series of data is transmitted from the load logic, representing a program, i.e., program part to be executed in the manner of a sequencer. Reference is made in this regard only as an example to Figure 6a in which the HUFFMANN coding is depicted as a
- 10 central sequential part of an MPEG4 coding which is performed in the manner of data flow per se. The ALU therefore outputs a corresponding command to line 4 during its configuration, this command setting the program pointer for writing at a preselected value within the RAM. The load logic then supplies
- 15 data received by the ALU over output 2c and via bus 5b1 and backward register 3a, the data going from there to input 3b of RAM-PAE 3. According to the control command on control line 4, data is then written from unit 3d to the program memory location indicated. This is repeated until all the program
- 20 parts received by the load logic in configuration have been stored in memory cell 3. When the configuration of the ALU is then concluded, the ALU will request the next program steps to be executed by it in the manner of a sequencer by outputting the corresponding commands on control line 4 and will receive
- 25 the program steps via output 3c, bus 5b, the backward register of RAM-PAE 3 and bus 5a at its input. During program execution, situations may occur in which jumps are necessary within the program memory area, data must be loaded into the ALU-PAE from the RAM-PAE, data must be stored in the stack,
- 30 etc. The communication in this regard between the ALU-PAE and RAM-PAE is accomplished via control line 4 so that the ALU-PAE is able to execute decoding at any point in time. Moreover, as in a traditional microprocessor, data from a stack or another

NY01 1999750 vl

19

Marked-Up Version of the Substitute Specification INTEL - 1004 Page 357 of 539 RAM memory area may be received and in addition, data may also be received in the ALU-PAE from the outside as operands.

The program sequence preconfigured in the RAM-PAE by the load logic is executed here. At the same time, command decoding is performed in the ALU-PAE as is necessary per se. This is done with the same circuits per se as those used already for decoding the commands received by the load logic.

At any point in time control line 4 is controlled via the ALU so that the RAM cell always exactly follows the type of memory access specified by the ALU. This ensures that regardless of the time multiplex use of bus elements 5a, b the elements present in the sequencer structure are instructed at all times whether addresses for data or codes to be retrieved or to be written is on the buses or whether and if so where data is to 15 be written, etc.

The system shown with respect to Figure 2 may be extended or modified in different ways. The variants depicted in Figures 3, 4 and 6 are particularly relevant.

According to Figure 3, not only a backward register is 20 provided on the RAM-PAE for connecting upper buses and lower buses, but also a forward register is provided on the RAM-PAE and forward and backward registers are provided on the ALU-PAE. As indicated by the multiple arrows, these may receive data from other units such as external hosts, external

25 peripherals such as hard drives, main memories and the like and/or from other sequencer structures, PAEs, RAM-PAEs, etc., and send data to them. When an appropriate request command for new program parts from the sequencer structure formed by the ALU-PAE and the RAM-PAE is sent out, it is possible to process 30 program blocks in the sequencer structure which are much

larger than those storable in the RAM-PAE. This is an enormous

NY01 1999750 v1

5

Marked-Up Version of the Substitute Specification INTEL - 1004

Page 358 of 539

advantage in particular in complex data processing tasks, jumps over wide areas, in particular in subprograms, etc.

Figure 4 shows an even more preferred variant where the ALU-PAE communicates not only with a RAM-PAE but also at the same time with an input/output PAE which is designed to provide an interface circuit for communication with external components such as hard drives, other XPP-VPUs, external processors and coprocessors, etc. The ALU-PAE is in turn the unit which operates as the master for the control connection referred to as "CMD" and the buses are in turn used in multiplex mode. Here again, data may be transferred from the bus below the row to the bus above the row through the backward register.

The system shown in Figure 4 permits particularly easy external access to information stored in the RAM-PAE memory 15 cell and thus allows an adaptation of the sequencer structure to existing traditional CPU technologies and their operating methods to an even greater extent inasmuch as address translation means, memory management units (MMU functions) and the like may be implemented in the input-output cell. The RAM-20 PAE may function here as a cache, for example, but in particular as a preloaded cache.

It should be pointed out that multiple sequencer structures may be configured into one and the same field at the same time; that function cells, memory cells and, if necessary, input-output cells may optionally be configured for sequencer structures and/or [in] a traditional manner for XPP technology and that it is readily possible for one ALU to output data to another ALU, which configures it as a sequencer and/or makes it part of a cell element field with which a certain configuration is executed. In this way, the load logic may then also become dispensable, if necessary.

NY01 1999750 vl

5

.10

25

30

21

Marked-Up Version of the Substitute Specification INTEL - 1004

Page 359 of 539

According to Figure 6, two embodiments of the present invention are combined in one and the same cell element field, namely at the edges of sequencers formed by two PAEs, namely by one RAM-PAE and one ALU-PAE, and in the interior sequencers formed by integrated RAM-ALU-PAEs as integrated function cellmemory cell units, where it is possible to form only part of the cells inside the field as combination cells.

Figure 5 shows at the right (Figure 5c) a function cell-memory cell means combination.

10 According to Figure 5c, a function cell-memory cell means combination labeled as 50 in general includes bus connections, i.e., bus inputs 51 for the input of operand data and configuration data and, as is preferably also possible here in particular, trigger signals (not shown) and the like and a bus 15 output 52 for output of corresponding data and/or signals.

Within the function cell means-memory cell means combination, an ALU 53 is provided as well as input registers RiO through Ri3 for operand data and trigger signal input registers (not shown). Configuration data registers RcO through Rc7 for configuration data, i.e., ALU code data, result data registers RdO'-Rd3' and output registers RoO through Ro3 for results, i.e., trigger signals to be output. Registers Rc and Rd for the configuration data, i.e., opcode data, are triggered by ALU 53 via control command lines 4 and supply data over

25 suitable data lines to the ALU and/or receive result data from it. It is also possible to supply information directly from bus 51 and/or input registers Ri directly to the output registers, i.e., bus 52, exactly as information may be supplied from data registers Rd0<u>-Rd3</u> not only to the ALU, but 30 also to the output registers. If necessary, connections may be provided between memory areas Rd and Rc, e.g., for implementation of the possibility of self-modifying codes.

NY01 1999750 v1

5

20

22

Marked-Up Version of the Substitute Specification

INTEL - 1004 Page 360 of 539 Configuration data area Rc0 through Rc7 has a control unit which makes it possible to work in parts of the area, in particular in repeated cycles and/or through jumps. For example, in a first partial configuration, commands in Rc0 through Rc3 may be executed repeatedly, and alternatively configuration commands in Rc4 through Rc7 may be executed, e.g., on receipt of an appropriate different trigger signal over bus line 51. This ensures executability of a wave configuration. It should be pointed out that the configuration commands input are typically only instructions to the ALU but do not define complete bus connections, etc.

The unit described above, illustrated in Figure 5, is designed here to be operated with a quadruple clock pulse, like a normal PAE without memory cell means and/or control signal lines 4.

To process data sequencer-style in a data flow in the function folding unit designed in this way, data flow graphs and/or areas according to Figure 5a are created at first for preselected algorithms. Memory areas RcO are then assigned to

- 20 each operation to be executed in the graph; incoming data into the graph partial area is assigned to internal input registers RiO; the interim results are assigned to memories RdO through Rd3 and the output results are assigned to registers Ro. With this assignment, the graph area is executable on the function
- 25 folding unit. This results more or less in a data flowsequencer transformation by this hardware.

It should be mentioned in this context that it will be preferable in general to use the system of the present invention in such a way that first a data flow graph and a control flow graph are created for a data processing program using a compiler and then a corresponding partitioning is performed; the pieces obtained by the partitioning may then be

5

10

15

30

Marked-Up Version of the Substitute Specification

INTEL - 1004 Page 361 of 539

executed partially or entirely on sequencer units such as those which may be formed according to the present invention, for example. This more or less achieves data processing in the manner of data flow progressing from one cell to the next, but 5 effects a sequential execution within the cell(s). This is advantageous when the clock frequency is to be increased because of the extremely high computation power of a system to be able to reduce the area and/or number of cells. It should also be pointed out that it is possible to perform this transformation like transition from a purely data flow type of 10 data processing to data flow processing with local sequential parts in such a way that an iterative process is carried out, e.g., in such a manner that first a first partitioning is performed, and if it is then found in the subsequent "rolling 15 up" of the partitioned parts on sequencer units that the resources available on the sequencers or at other sites, for example, are not sufficient, another partitioning taking this into account may be performed and a new "rolling up" may be performed. If extensive use of the function folding units is 20 desired, the number of registers may be increased, if necessary.

It should also be pointed out that the registers in this case may be interpreted as memory cell means or parts thereof. It is apparent that by increasing the memory cell areas, more 25 complex tasks may be arranged in particular in a sequencer fashion but significant parts of important algorithms may be executed with the small sizes indicated and this may be done with high efficiency.

In the present example, the function folding units are 30 preferably formed in such a way that data may be shifted through them without being processed in the ALU. This may be utilized to achieve path balancing in which data packets must be executed via different branches and then recombined without

NY01 1999750 vl

24

Marked-Up Version of the Substitute Specification

INTEL - 1004 Page 362 of 539 having to use forward registers such as those known from the architecture of the present applicant. At the same time and/or alternatively, it is possible for the direction of data flow not to run strictly in one direction in the cell element field through an appropriate orientation of a few function cell means, memory cell means, or function folding units but instead to have the data flow run in two opposite directions. Thus, for example, in each even row the ALUs receive their input operands from the left side and in each uneven row the ALUs receive their input operands from the right.

If data must be sent repeatedly through the field, such an arrangement is advantageous, e.g., in the case of unrolled looped bodies, etc. The alternating arrangement need not be strict. For certain applications, other geometries may be selected. For example, a different direction of flow may be selected for the middle of the field than at the edges, etc. The arrangement of function cell units of the same direction of flow side by side may be advantageous with respect to the bus connections. It should be pointed out that the arrangement 20 in opposite directions of multiple directional function cells in one field and the resulting improved data processing independently of providing a control line or the like are regarded as inventive.

Figure 7 shows an alternative to the function folding unit shown in Figure 5.

NY01 1999750 v1

5

10

Marked-Up Version of the Substitute Specification

25

INTEL - 1004 Page 363 of 539

	U.S. DEPARTMENT O PATENT AND TRADE						
INFORMATIC STATEMENT	N DISCLOSURE	Docket Number: 2885/139	Confirmation Number: 2050				
Application Number 12/836,364	Filing Date July 14, 2010	ExaminerArt UnitUnassigned2827					
Invention Title RECONFIGURAB STRUCTURE	LE SEQUENCER	Inventors Martin VORBACH					

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 I hereby certify that this correspondence is being electronically transmitted to the United States Patent and Trademark Office via the Office electronic filing system on Date: <u>September 22, 2010</u> Signature: <u>/Eunice K. Chang/</u> Eunice K. Chang

Sir:

Pursuant to 37 CFR § 1.56, the attention of the Patent and Trademark Office is hereby directed to the reference(s) listed on the attached PTO-1449. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the reference(s) be made of record therein and appear among the "References Cited" on any patent to issue therefrom. The filing of this Information Disclosure Statement and the enclosed PTO Form No. 1449, shall not be construed as an admission that the information cited is prior art, or is considered to be material to patentability as defined in 37 C.F.R. § 1.56(b). The paragraphs marked below are applicable. It is believed that no fees other than those indicated below are due, but authorization is hereby given to charge any additional fees due, or to credit any overpayment, to Kenyon & Kenyon LLP, deposit account 11-0600.

■ 1. This Information Disclosure Statement is being filed (a) within three months of the filing date of a national application other than a continued prosecution application under 37 C.F.R. §1.53(d), (b) within three months of the date of entry of the national stage as set forth in 37 C.F.R. § 1.491 in an international application, (c) before the mailing date of a first Office Action on the merits in the present application, OR (d) before the mailing of a first office action after filing of a request for continued examination. No certification or fee is required.

 \Box 2. This Information Disclosure Statement is being filed more than three months after the U.S. filing date AND after the mailing date of the first Office Action on the merits, but before the mailing date of a final action, Notice of Allowance, or any action that otherwise closes prosecution.

 \Box a. I hereby certify that each item of information contained in this Information Disclosure Statement was first cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(1).

 \Box b. I hereby certify that no item of information in this Information Disclosure Statement was eited in a communication from a foreign patent office in a counterpart foreign application or, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(2). C. The required fee of \$180.00 under 37 CFR §1.17(p) is being paid by credit card to ensure consideration of the disclosed information. Any additional fees may be charged to Deposit Account No. 11-0600 of Kenyon & Kenyon LLP

2 3. English-language Abstracts of the non-English language references are attached hereto.

Respectfully submitted,

Date: September 22, 2010

/Aaron Grunberger/ Aaron Grunberger Reg. No. 59,210

KENYON & KENYON LLP One Broadway New York, NY 20004 (212) 425-7200 telephone (212) 425-5288 facsimile **CUSTOMER NUMBER 26646** INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449 Attorney Docket No. 2885/139

Applicant(s) VORBACH

Filing Date July 14, 2010 Group Art Unit 2827

Serial No.

12/836,364

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	90/010,450		Vorbach et al.			March 27, 2009
	6,173,419	January 9, 2001	Barnett	;	-	
	6,668,237	December 23, 2003	Guccione et al.			
	6,836,842	December 28, 2004	Guccione et al.			
	2002/0010853	January 24 , 2002	Trimberger et al.			
	2002/0152060	October 17, 2002	Tseng			

FOREIGN PATENT DOCUMENTS

EXAMINER'S	DOCUMENT					TRANSLATION		
INITIALS	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO	
	1044571	February 16, 1989	Japan			Abstract		

OTHER DOCUMENTS

	EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.					
		Ballagh et al., "Java Debug Hardware Models Using JBits," 8 th Reconfigurable Architectures Workshop, 2001, 8 pages.					
Bellows et al., "Designing Run-Time Reconfigurable Systems with JHDL," Journal of VLSI Signal Processing 28, Kluwe Publishers, The Netherlands, 2001, pp. 29-45.							
	Guccione et al., "JBits: Java based interface for reconfigurable computing," Xilinx, Inc., San Jose, CA, 1999, 9 pages.						
Price et al., "Debug of Reconfigurable Systems," Xilinx, Inc., San Jose, CA, Proceedings of SPIE, 2000, pp. 181-187.							
		Sundararajan et al., "Testing FPGA Devices Using JBits," Proc. MAPLD 2001, Maryland, USA, Katz (ed.), NASA, CA, 8 pages.					

EXAMINER	DATE CONSIDERED
	· · · · · · · · · · · · · · · · · · ·

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Page 1 INTEL - 1004 Page 366 of 539

INTER-PROCESSOR COUPLING SYSTEM

Publication number: JP1044571 (A)

 Publication date:
 1989-02-16

 Inventor(s):
 KAWAMURA RYOSAKU +

 Applicant(s):
 OMRON TATEISI ELECTRONICS CO +

 Classification:
 Classification:

international:


G06F13/38; G06F15/16; G06F15/167; G06F5/06; G06F13/38; G06F15/16; G06F5/06; (IPC1-7): G06F13/38; G06F15/16; G06F5/06

- European:

Application number: JP19870201105 19870812 Priority number(s): JP19870201105 19870812

Abstract of JP 1044571 (A)

PURPOSE: To Improve coupling efficiency by coupling between the 1st and 2nd processors . through an FIFO capable of shifting two or more data in a parallel state by the prescribed number of steps. CONSTITUTION: The FIFO memory 3 capable of shifting two 1-byte data in the parallel state by two steps is connected between the system bus 1A of the processor A and the system bus 1B of the processor B. A write control circuit 6A controls data writing from the processor A to writing side latches 4A, 5A and data writing from the latches 4A, 5A to the FIFO memory 3. A read control circuit 6B controls data reading from the FIFO memory 3 to reading side latches 4B, 5B, and when the latches 4B, 5B are emptied, two byte data are read out from an area pointed out by a reading pointer 7B and written in the latches 4B, 5B.



Data supplied from the espacenet database --- Worldwide

INTEL - 1004 Page 367 of 539 ⑩日本国特許庁(JP) ⑪特許出願公開

@ 公開特許公報(A) 昭64-44571

@Int, G 06	1.1	15/1 5/0 13/3	16.	1	識別所 32 34	0		庁内整理番号 V-6745-5B Z-7230-5B C-8840-5B	審查請求	◎公開 未篩求			39)2月16日 (全8頁)
の発明の	名称	5	プロ	セツ	サ間線 の特 〇出	合力 取 即	Z	昭62-201105 昭62(1987)8月:	12日				
② 発 與	老	ł	ш	村		<u>e</u>	ff	京都府京都) 内	市右京区花田	國土進町1	0番地 立7	51g	機排式会社
の出 駆 の代、理	-		立石 弁理		提株: 和田	式会成		京都府京都同	市右京区花园	截土堂町1	0番地		

。 1. 発明の名称

プロセッサ間結合方式

2、 特許読求の範囲

C

1.15

. e. e.

.

(1)第1のプロセッサシステムと第2のプロセ ッサシステムとの間に2以上のデータを並列状態 のままで所定段数だけシフト可能なFIFOメモ リを設け、

該FIFOメモリの入力個名テータボートには 第1のプロセッサシステムのアドレス空間内のア ドレスを割付ける一方、出力側名データボートに は第2のプロセッサシステムのアドレス空間内の アドレスを割付け、

 該下IFOメモリを酒室にシフトさせることに より、第1のプロセッサシステムから第2のプロ セッサシステムへと2以上のデータを並列かつ非 問題に転送すること。

を特徴とするプロセッサ間結合方式。

3, 発明の詳細な説明

(発明の分野)

この発明は、マルチプロセッサシステムに好速 なプロセッサ間結合方式に関する。

《発明の限要》

この発明では、第1のプロセッサシステムと第 2のプロセッサシステムとの間を、2以上のデー タを並列状態のままで所定段数だけシフト可能な FIFOメモリを介して結合し、両プロセッサ間 を効率足く結合したものである。

(従来技術とその問題点)

従来、マルチプロセッサシステム等に適用され るプロセッサ間積合方式としては、第5図に示き れるように、同一の大きさのアドレス空間を、両 プロセッサ間で共有するいわゆる共有メモリ方式 が一般的である。

しかしながら、この様な共有メモリ方式にあっ ては、大量のデータを共有する必要がある場合に は、共有メモリ空間を広く確保せねばならず、そ の結果共有メモリ空間以外に使用可能な空間が充 分に確保できないこと、片方のプロセッサが共有 メモリをアクセス中のときには、他方のプロセッ

2

-389--

INTEL - 1004 Page 368 of 539 サは共有メモリをアクセスできないこと、共有メ モリ空間として確保できる最大範囲は、プロセッ サがアドレスできる範囲によって制限されてしま うことなどの問題点があった。

また、第6回に示されるように、共有メモリ内 において、特ち行列処理が必要な据合には、待ち 行列処理のための複雑なソフトウエアが必要とな ること、一方のプロセッサが待ち行列処理中の语 合、他方のプロセッサはその特ち行列にアクセス できないこと、特ち行列処理を行なったとしても、 一度にシフト可能なデータ数は1回に限られるた め、処理の高速化に制約を受けることなどの問題 点があった。

《発明の目的》

C

С.

この発明の目的は、大量のデータを共有する必 要がある場合にも、共有アドレス空間が少なくて 済み、また特ち行列処理のために複雑なソフトウ エアが不要であり、また共有アドレス空間に対し て相方のプロセッサが同時にアクセスを行なうこ とができ、さらに複数のデータの援受を同ータイ

- 3 -

・に対して相方のプロセッサが同時にアクセスを行 なうことができ、さらに被数のデータの接受を向 ータイミングで行い将るという効果がある。

《死施例の説明》

第1回は、本発明に備わるプロセッサ間結合方 式の一変施明を示す回路図、第2A図〜第2G図 はその動作説明図である。

この例では、プロセッサAからプロセッサBに 対し、2個の1パイトデータをF1F0メモリ3 を介して転送するようにしている。

すなわち、第1回において、プロセッサAのシ ステムバス1AとプロセッサBのシステムバス1 Bとの間には、2個の1バイトデータを並列状態 のままで2段シフト可能なFIFOメモリ3が設 けられている。

このFIFOメモリ3の入力则各データボート には1パイト構成からなるラッチ4A.5Aが接 続されており、これらのラッチ4A.5Aにはプ ロセッサAのアドレス空間内のアドレスが割り付 けられている。

5

ミングで行い得るようにしたプロセッサ間結合方 式を提供することにある。 《発明の構成と効果》

この発明は上記の目的を選成するために、第1 のプロセッサシステムと第2のプロセッサシステ ムとの間に2以上のデータを並列状態のままで所 定段数だけシフト可能なFIFOメモリを設け、

該FIFOメモリの入力如名データボートには 第1のプロセッサシステムのアドレス空間内のア ドレスを割付ける一方、出力領名データボートに は第2のプロセッサシステムのアドレス空間内の アドレスを割付け、

該FIFOメモリを適宜にシフトさせることに より、第1のプロセッサシステムから第2のプロ セッサシステムへと2以上のデータを並列かつ非 同期に転送することを特徴とするものである。

このような紙成によれば、大量のデータを共存 する必要がある場合にも、共有アドレス空間が少 なくて済み、また待ち行列処理のために複雑なソ フトウエアが不要であり、また共有アドレス空間 ー 4 ~

- 4 -

また、FIFOメモリ3の出力側各テータボー トには間様にして2個のラッチ4B,5Bが接続 されており、これらのラッチ4B,5Bにも向様 にして、プロセッサBのアドレス空間内のアドレ スが割り付けられている。

書込制即回路6Aは、常込側ラッチ4A. 5A に対するプロセッサAからのデータ器込みおよび 書込側ラッチ4A、5AからF1F0メモリ3内 へのデータ書込みを制御するもので、違込側ラッ チ4A、5Aが満杯になるとともに、そのデータ は書込ポインタ7Aで示されるFIF0メモリ3 内のエリアへと自動的に置込まれ、同時にラッチ 4A、5Aは学クリアされる。

旅出制御回路6日は、FIFOメモリ3から読 出州ラッチ4日、5日に対するデータ読出しを削 切するもので、読出側ラッチ4日、5日が空にな ると、自動的に読出ポインタ7日で示されるFI FOメモリ3内のエリアから、2個のバイトデー タを読出し、これを読出側ラッチ4日、5日に遭 込むようになされている。

- 6 -

-390-

INTEL - 1004 Page 369 of 539 次に、以上の構成よりなるシステムの動作を、 第2A図~第2G図を参照しながら説明する。

第2A回はリセット直接の状態を示すもので、 この状態では書込ポインタの内容と統出ポインタ の内容とは同一であり、また留込側ラッチ4A。 5Aおよび統出則ラッチ4B。5Bはそれぞれ孕 クリアされている。

この状態において、プロセッサA類から原次1 個すつ1パイトデータの審込処理を行なうと、第 2日図および第2日図に示されるように、歯込制 節回路6Aの作用によって、2個の1パイトデー タはラッチ4A、5Aと順次優込まれる。

第20回に示されるように、ラッチ4A、5A が相方容込まれて書込限ラッチが全て液体となる と、電込制即回路6Aの作用によって、ラッチ4 A、5Aのデータは、自動的に書込ポインタ7A で示されるFIFOメモリ3内のエリアへと、第 2D図に示されるように書込まれ、その後ラッチ 4A、5Aの内容は寄クリアされる。

.

i.

1.1

::5

.

÷. • "

۰.

4

. . ?.

: ;

;

与えられると、疎出ポインタ7日で指定されるF 1 FOメモリ3内のデータは、該出制脚回路6日 の作用によって、読出側の2個のラッチ4日,5 Bへと感出され、以後これらのデータはプロセッ サ日側で読取ることができる。

このように本実施例回路では、2個の1パイト データを並列状態のままで2段にシフトさせ、プ ロセッサA側からプロセッサ日間へと転送させる ことができ、この限プロセッサA側および日側で 占有するアドレス空間は2パイトであるにも拘ら、 ず、パッファ空間としてはFIFOメモリ3によ る4パイト分を確保することができる。

そして、このバッファリング空間の大きさは、 FIFOメモリ3のシフト段数によって任意に増 加することができ、従来の共有メモリ方式のよう に、プロセッサA側またはB側のアドレス空間に よって、制限されることはなくなる。

また、2以上のデータを並列状態のままでA例 からB耐へと転送できるため、例えば2バイト構 成および4バイト構成の命令等を転送する場合に、

--- 9

モリ3内の次に自込まれるべきエリアを示すこと となる。

このとき、日朝の処理方式によっては、日が秋 出すことのできるデータがFIFOメモリ内に壊 値できたことを示す回路(割込苑生回路など)を 動作させても良い。

すなわち、第2日図に示されるように、日間で 2個の1パイトデータをともにFIFOメモリ3 から取出すことが可能であるということは、読出 側のラッチ4日、5日へ取に格納されているとい うことを意味する。

一方、第2D図の状態において、A側からさら に2個の1バイトデータを、第2F図に示される ように、ラッチ4A.5Aへと報込むと、借込約 御回路6Aでは審込例ラッチが微杯になったこと を検出し、第2G回に示されるように、新たな2 個の1バイトデータは、客込ポインタ7Aで示さ れるFIFOメモリ3内のエリアへと習込まれ、 同時に審込例ラッチ4A.5Aは定クリアざれる。 第2G図の状態において、B例から防出指令が

- B -

フロセッサの処理这度を向上させることができる。 第3回は他の実施例を示すもので、この例では チップ外データバス幅8ビット。チップ内データ バス幅8ビット (8/8)のマイクロプロセッサ MC6809と、チップ外データバス幅8ビット、 チップ内データバス幅18ビット(8/16)の マイクロプロセッサ:80188を本方式により 該合したものである。

両者を結合するためのFIFOメモリとしては、 イパイト×512段のFIFOメモリチップ(例 えば、インテグレイテッド デバイス テクノロ シー社IDT72015/L, IDT72025 / L容〉を片方向について2048個設置し、そ れを双方向棺にそれぞれ設置している。

ばって、双方向について2048×512×2
 - 2Mバイトの共有メモリを拘つことになる。

しかも、この大容量共存メモリは、MC680 9マイクロプロセッサのアドレス空間64Kバイ トを大幅に上回るものであるにも拘らす。MC6 809のアドレス空間の中では、4Kパイトしか

- 10 -

-391-

INTEL - 1004 Page 370 of 539

转開昭64-44571(4)

使用していない。

すなわち、アドレス空間の中でわすか4Kパイ トを双方向のFIF09に割当てることによって、 あたかも2Mパイトの共有パイトを持つかの如き 効果を得ている。

第4図は、プロセッサAからプロセッサ日へ移 動するFIFOメモリの削削における処理の流れ を示すフローチャートである。

この例では、送信データの挿入側に512段の キューが一杯でないことを示す「挿入可フラグ」 を設ける一方、受徴データの取出側ではFIFO メモリ内に受怪データ狩りの場合に、FIFOメ モリからプロセッサBへ割込みが死生する回路を 設けている。

このように本実的例によれば、プロセッサAか らプロセッサBへと大量のデータを、少ないアド レス空間の占有でしかも並列に転送することがで き、何時に逆方向の転送も行なうことができるわ けである。

4. 図園の開車な説明

C


- 11 -

第1回は本発明に成わるプロセッサ間結合方式 の一実施制を示す回路図、第2A図〜第2G図は 周回路の動作を示す説明図、第3回は本発明方式 の他の実施制を示す回路図、第4回は同実施例の 送受信制御を示すフローチャート、第5回および 第6回は従来のプロセッサ間結合方式を示すメモ リマップである。

1A, 1B…システムバス
 3…FIFOメモリ
 4A, 5A…書込例ラッチ
 4B, 5B…該出間ラッチ
 6A…書込刻御回路
 6B…読出副御回路
 7A…雷込ポインタ
 7B…読出ポインタ
 B…別込発生回路

特許出職人 立石 号 极 株 式 会 社 代 兇 人 弁理士 和 田 成 則

12




-392-

INTEL - 1004 Page 371 of 539

第2A 図

.




•


INTEL - 1004 Page 372 of 539

第2E 図

 C^{i}



第2G 図



INTEL - 1004 Page 373 of 539

第3図

• • •

Ċ


;

2


· . · .

••• ••

• • •



第4 図




-395-

.

. .

INTEL - 1004 Page 374 of 539



. .

••

..

INTEL - 1004 Page 375 of 539

۰.

物開昭64-44571

【公報務別】特許法第17条の2の規定による補正の掲載
 【部門区分】第6部門第3区分
 【発行日)平成8年(1994)2月18日

[公開番号] 特朗平1-44571 [公開日] 平成1年(1989) 2月16日 [年迎号数] 公開特許公報1-446 [出開書号] 特頭昭62-201105 [国際特許分類第5版] C06F 15/16 320 V 8840-5L 5/06 Z 9189-58 13/38 340 C 9072-58

丁統領亚兩 邻成5年5月25日 特許厅底竹段 1. 招待の表示 位阿昭62-201105号 2. 死明の名称 Ċ. プロセッサ間結合装置 3. 袖正をする者 事件との関係
特許制
願人 作 济 京都府京都市右京区祖国上载时10倍地 竹豚 (284) オムロン株式会社 代表者 立石 祝姓 4. 代现人 〒101 化 质 应京都千代国区内利用1丁目15卷16号 東光ビル6時 203(8295) | 480.1908 氏 化 (6943) 办取士 和川川 成时 名梁 5. 協正命令の日付 (閲覧) 6. 捕正の対象 叨柳旗令文

7、 植正の内容 明制書金文を別紙の知く福正する。

65 10 1. 発明の名称 プロセッザ間結合装置 2. 特許請求の範囲 第1のプロセッサと第2のプロセッサとの間に、 2以上のデータを並列状態のままであらかじめ定 めた段数だけシフト可能なアリアロメモリを設け、 m配FIFOメモリの入力例各データポートに は、前記第1のプロセッサのアドレス区間内のア ドレスを開り付け、 前記をしてロメモリの出力開発データポートに は、前記第2のプロセッサのアドレス区間内のア ドレスを招り付け、 前記FIFOメモリ内に保持されたデータをシ フトさせることにより、第1のプロセッサから第 2のプロセッサへと2以上のデータを派列かつ非 回期に転送することを特徴とする。 プロセッサ間閉白茲侯。 3. 苑明の詳細な説明

(発明の分野)

~ 1 1-

,

この宛明は、マルチプロセッサシステムに好適 なプロセッサ間結合装置に関する。

(従来技術とその問題点)

 C^{+}

従来、マルチプロセッサシステム等においてプ ロセッサ間を結合するには、第5 図に示されるよ うに、此何メモリを用いて、同一の大きさのアド レス空間を複数のプロセッサで此有する方法が一 般的である。

しかしながら、この様な共有メモリを使用する 場合にあっては、大量のデータを共有する必要が ある場合には、共有メモリ空間を広く確保せねば ならず、その結果共有メモリ空間以外に使用可能 な空間が充分に確保できないこと、片方のプロセ ッサが具有メモリをアクセス中のときには、他方 のプロセッサは共有メモリをアクセスできないこ と、共有メモリ空間として確保できる最大範囲は、

プロセッサがアドレスできる範囲によって制限さ れてしまうことなどの問題点があった。

また、第6図に示されるように、共行メモリ内 において、待ち行列処理が必要な場合には、待ち

ゲータをシフトさせることによって、第1のプロ セッサから第2のプロセッサへと2以上のデータ を戦列かつ非問防に転送することを特徴とするも のである。

このような構成によれば、大量のデータを共行 する必要がある場合にも、共行アドレス空間が少 なくて済み、また待ち行列処理のために複雑なソ フトウエアが不要であり、また共行アドレス空間 に対して相方のプロセッサが同時にアケセスを行 なうことができ、さらに複数のデータの投受を同 ータイミングで行い得るという効果がある。 〈実施例の説明〉

*第1関は、本苑町に係わるプロセッサ間結合装 気の一実施例を示す回路図、第2A図〜第2G図 はその動作説明図である。

この例では、プロセッサAからプロセッサBに 対し、2個の1バイトデータをFIFOメモリ3 を介して転送するようにしている。

すなわち、第1図において、プロセッサAのシ ステムパス1AとプロセッサBのシステムパス1 行列処理のための猿縁なソフトウエアが必要とな ること、一方のプロセッサが待ち行列処知中の場 む、他方のプロセッサはその待ち行列にアクセス できないこと、待ち行列処理を行なったとしても、 一度にシフト可能なデータ数は1個に限られるた め、処理の高遠化に納約を受けることなどの問題 点があった。

特開昭64-44571

(発明の目的)

この境明の目的は、大量のデータを兆有する必 繋がある場合にも、兆有アドレス空間が少なくで 済み、また待ち行列処理のために抜雑なソフトウ エアが不要であり、また兆行アドレス空間に対し て相方のプロセッサが陶時にアクセスを行なうこ とができ、さらに複数のデータの授要を同一タイ ミングで行い得るようにしたプロセッサ間結合数 関を提供することにある。

〈発明の構成と効果〉

この効明は上記の目的を達成するために、第1
 のプロセッサと第2のプロセッサとの間にFIF
 Oメモリを設け、FIFOメモリ内に保持された

Bとの間には、2個の1パイトデータを並列状態 のままで2股シフト可能なドしドロメモリ3が設 けられている。

このFIFOメモリ3の人力側各データボート には1バイト構成からなるラッチ4A, 5Aが接 続されており、これらのラッチ4A, 5Aにはプ ロセッサAのアドレス空間内のアドレスが割り付 けられている。

また、P1F0メモリ3の山力加約データポー トには同様にして2額のラッチ4B。5Bが被続 されており、これらのラッチ4B。5Bにも间線 にして、プロセッサBのアドレス空間内のアドレ スが割り付けられている。

戦込期即回路6Aは、費込側ラッチ4Λ.5A に対するプロセッサΛからのデータΫ込みおよび 再込側ラッチ4Λ、5ΛからFIFOメモリ3内 へのデータ青込みを解却するもので、丼込例ラッ チ4Λ、5Aが間径になるとともに、そのデータ は霄込ポインタ7Αで示されるFIFOメモリ3 内のムリアへと自動的に茸込まれ、間時にラッチ

• 一補 2--

4A,5Aは架クリアされる。

読曲納御回路6 Bは、F1FOメモリ3から読 出価ラッチ4 B、5 Bに対するデーク読出しを朝 街するもので、読出備ラッチ4 B、5 Bが原にな ると、自動時に読出ポインタ7 Bで示されるFI FOメモリ3内のエリアから、2 価のパイトデー 夕を読出し、これを読出値ラッチ4 B、5 Bに許 込むようになされている。

次に、以上の構成よりなるシステムの動作を、 第2A図~第2G図を参照しながら説明する。

第2A図はリセット底板の状態を示すもので、 この状態では市込ポインクの内容と疑似ポインタ の内容とは向一であり、また中込個ラッチ4A、 5Aおよび洗山倒ラッチ4B、5Bはそれぞれ零 クリアされている。

この状態において、プロセッサA個から層次1 個ずつ1バイトデータの普込処期を行なうと、第 2 B図および第2 C図に示されるように、奔込船 毎回路6 Aの作用によって、2 個の1バイトデー クはラッチ4 A、5 Aと順次帯込まれる。

6

 に2個の1バイトデータを、第2F関に示される ように、ラッチ4A、5Aへと再込むと、背込制 询知路6Aでは件込例ラッチが満体になったこと を検出し、第2G関に示されるように、新たな2 個の1バイトデータは、奔込ポインタ7Aで示さ れるFJFOメモリ3内のエリアへと奔込まれ、 的時に件込例ラッチ4A、5Aはイクリアされる。 第2G関の状態において、5例から読出指令が りえられると、読出ポインタ7Bで指定されるF IFOメモリ3内のデータは、読山制御酒路6B

> の作用によって、洗山師の2個のラッチ4B. 5 Bへと読出され、以後これらのデータはプロセッ サB個で読取ることができる。

このように本実処例団路では、2個の1バイト データを並列状態のままで2段にシフトさせ、プ ロセッサA個からプロセッサB例へと転送させる ことができ、この際プロセッサA例およびB例で 占有するアドレス空間は2バイトであるにも拘ら ず、バッファ空間としてはPIFOメモリ3によ る4バイト分を随保することができる。 第2 C 図に示されるように、ラッチ4 A、5 A が相方再込まれて審込個ラッチが全て資杯となる と、構込新御回路6 A の作用によって、ラッチ4 A、5 A のデータは、目動的に許込ポインタ7 A で示されるド I F O メモリ3 内のエリアへと、第 2 D 図に示されるように許込まれ、その後ラッチ 4 A.5 A の内容は客クリアされる。

また、南込ポインタ7Aの内容は、FIFOメ モリ3内の次に特込まれるべきエリアを示すこと。 となる。

このとき、 B 側のデーク処理方法によっては、 B が洗山すことのできるデータがド I F O メモリ 内に準備できたことを示す回路(病込発集回路な ど)を動作させても良い。

すなわち、第28网に示されるように、8例で 2個の1バイトデータをともにFIFOメモリ3 から取出すことが可能であるということは、読む 剤のラッチ48、58へ既に格納されているとい うことを取味する。

ーガ、第2D図の状態において、A側からさら

そして、このパッファリング空間の大きさは、 FIFOメモリ3のシフト段数によって任意に培 加することができ、従来の非有メモリを使用する 場合のように、プロセッサA側またはB側のアド レス党間によって、朝限されることはなくなる。 また、2以上のデータを能列状態のままでA側 からB面へと転送できるため、倒えば2パイト構 成および4パイト構成の命令等を転送する場合に、 プロセッサの処理速度を向上させることができる。 第3図は他の実施例を示すもので、この例では チップ外データバス幅Bピット、チップ内データ バス城谷ビット (8/8) のマイクロプロセッサ MC6809と、チップ外データバス幅名ピット。 チップ内データパス幅16ビット(8/16)の マイクロプロセッサ180188を本苑明の実施 に遊した形で結合したものである。

両行を結合するためのF1F0メモリとしては、 1パイト×512陸のF1F0メモリナップ (例 えば、インテグレイテッド デバイス テクノロ ジー社1DT7201S/L.1DT72025

一祖 3-

INTEL - 1004 Page 378 of 539 ノL等)を片方向について2048個設置し、それを双方向用にそれぞれ設置している。

従って、双方向について2048×512×2 → 2Mバイトの共有メモリを持つことになる。 しかも、この大容量共有メモリは、MC68D 9マイクロプロセッサのアドレス空間64Kバイ トを大幅に上回るものであるにも拘らず、MC6 809のアドレス空間の中では、4Kバイトしか 使用していない。

すなわち、アドレス空間の中でわずかるKバイ トを双方向のF1F09に結当てることによって、 あたかも2Mバイトの共有バイトを持つかの如き 効果を得ている。

第4 隣は、プロセッサ A からプロセッサ B へ移 助する F I F D メモリの創物における処理の流れ を示すフローチャートである。

> この頃では、这店データの桥入館に5120の キューが一杯でないことを示す「挿入可フラグ」 を設ける一方、受信データの取山側ではF1F0 メモリ内に受信データ行りの場合に、F1F0メ

モリからプロセッサBへ閉込みが発生する回路を 設けている。

このように本実施例によれば、プロセッサAか らプロセッサBへと大敵のデータを、少ないアド レス空間の占有でしかも載列に転送することがで き、同時に進方向の転送も行なうことができるわ けである。

4、欧面の領埠な説明

第1図は本知明に係わるプロセッサ間結合装岡 の一次施図を示す回路図、第2A図〜第2G図は 周囲路の動作を示す説明図、第3図は本発明の他 の実施図を示す回路図、第4回は固定施例の送受 信制剤を示すフローチャート、第5図および第6 図は従来のプロセッサ結合の方法を示すメモリマ ップである。

1A、1B…システムバス
 S…F1F0メモリ
 4A、5A…音込間ラッチ
 4B、5B…読山側ラッチ
 6A…音込間御回路

6 B…読出創御回路 7 A… 奔込ポインタ 7 B…読出ポインタ 8… 湖込苑生回路

物許出願人 オムロン株式会社
代 辺 人 和 川 成 則

GESAMTSEITEN 015

INTEL - 1004 Page 379 of 539

Electronic A	Electronic Acknowledgement Receipt		
EFS ID:	8472322		
Application Number:	12836364		
International Application Number:			
Confirmation Number:	2050		
Title of Invention:	RECONFIGURABLE SEQUENCER STRUCTURE		
First Named Inventor/Applicant Name:	Martin Vorbach		
Customer Number:	26646		
Filer:	Aaron Grunberger/Eunice Chang		
Filer Authorized By:	Aaron Grunberger		
Attorney Docket Number:	2885/139		
Receipt Date:	22-SEP-2010		
Filing Date:	14-JUL-2010		
Time Stamp:	13:59:53		
Application Type:	Utility under 35 USC 111(a)		

Payment information:

Submitted with	Payment		no			
File Listing	:					
Document Number	Document Description		File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1	Applicant Response to Pre-Exam Formalities Notice		2885-139- RespNotCorrApPapers.pdf	5745435	no	53
		6		797a7ca25221a0e4266d66221f03e8ce2fe4 3078		
Warnings:		•		-		
Information:				INT	°EL - 10)4
					380 of 5.	

2	Information Disclosure Statement (IDS)	2885-139-SuppIDS.pdf	345810	no	3
	Filed (SB/08)		3789d4ba81124874b6783da4480cd67c1d 06b54d		
Warnings:					
Information					
This is not an U	ISPTO supplied IDS fillable form				
3	Foreign Reference	JP-10-44571.pdf	1174951	no	13
			129d4bf69b0e3c8253fb12adc4ad4ace2c6 dec61		
Warnings:					
Information					
4	NPL Documents	ballagh-java-debug.pdf	922621	no	8
			94ff75bcc7d1d86ace47213522e9ed38abfff 3e6		
Warnings:					
Information					
5	NPL Documents	bellows-run-time.pdf	2178440	no	17
J			a804cea225303b86c8b1b3cffb0bf8236e42 9e58		
Warnings:					
Information					
6	NPL Documents	guccione-jbits.pdf	1407855	no	9
Ũ	Ni E Documents	guccione jons.par	2c773aa79f3da4a6c29ab6814b32549701b c833f		
Warnings:	· ·				
Information					
7	NPL Documents	price-debug.pdf	1377139	no	7
,		price-debug.pu	610285fd9cbf7bf948e004434b3ea6dbe421 79f8	110	
Warnings:	·		·		
Information					
8	NPL Documents	sundararajan-fpga.pdf	1091182	no	8
5		sanaalalajan ipgalpai	0f8356abcd510f885edd2e79913be585fba2 9c44		
Warnings:					
Information	:				
		Total Files Size (in bytes	5): 142	43433	

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

				United States Pa Address. COMMUSSI PO Box 1450	rgima 22313-1450
APPLICATION NUMBER	FILING or 371(c) DATE	GRP ART UNIT	FII FEE REC'D	ATTY.DOCKET.NO	TOT CLAIMS IND CLAIMS
12/836,364	07/14/2010	2827	722	2885/139	30 1
				C	CONFIRMATION NO. 2050
26646				UPDATED	FILING RECEIPT
KENYON & KE ONE BROADV NEW YORK, N	VAY				C000000043759264*
					Date Mailed: 10/04/2010

Receipt is acknowledged of this non-provisional patent application. The application will be taken up for examination in due course. Applicant will be notified as to the results of the examination. Any correspondence concerning the application must include the following identification information: the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please submit a written request for a Filing Receipt Correction. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections

Applicant(s)

Martin Vorbach, Munich, GERMANY;

Power of Attorney: The patent practitioners associated with Customer Number 26646

Domestic Priority data as claimed by applicant

This application is a CON of 12/541,299 08/14/2009 PAT 7,782,087 which is a CON of 12/082,073 04/07/2008 PAT 7,602,214 which is a CON of 10/526,595 01/09/2006 PAT 7,394,284 which is a 371 of PCT/EP03/38599 09/08/2003

Foreign Applications

GERMANY 102 41 812.8 09/06/2002 GERMANY 103 15 295.4 04/04/2003 GERMANY 103 21 834.3 05/15/2003 EUROPEAN PATENT OFFICE (EPO) 03 019 428.6 08/28/2003

Request to Retrieve - This application either claims priority to one or more applications filed in an intellectual property Office that participates in the Priority Document Exchange (PDX) program or contains a proper **Request to Retrieve Electronic Priority Application(s)** (PTO/SB/38 or its equivalent). Consequently, the USPTO will attempt to electronically retrieve these priority documents.

If Required, Foreign Filing License Granted: 07/26/2010

The country code and number of your priority application, to be used for filing abroad under the Paris Convention, is **US 12/836,364**

Projected Publication Date: 01/13/2011

INTEL - 1004 Page 383 of 539 Non-Publication Request: No

Early Publication Request: No ** SMALL ENTITY ** Title

RECONFIGURABLE SEQUENCER STRUCTURE

Preliminary Class

365

PROTECTING YOUR INVENTION OUTSIDE THE UNITED STATES

Since the rights granted by a U.S. patent extend only throughout the territory of the United States and have no effect in a foreign country, an inventor who wishes patent protection in another country must apply for a patent in a specific country or in regional patent offices. Applicants may wish to consider the filing of an international application under the Patent Cooperation Treaty (PCT). An international (PCT) application generally has the same effect as a regular national patent application in each PCT-member country. The PCT process **simplifies** the filing of patent applications on the same invention in member countries, but **does not result** in a grant of "an international patent" and does not eliminate the need of applicants to file additional documents and fees in countries where patent protection is desired.

Almost every country has its own patent law, and a person desiring a patent in a particular country must make an application for patent in that country in accordance with its particular laws. Since the laws of many countries differ in various respects from the patent law of the United States, applicants are advised to seek guidance from specific foreign countries to ensure that patent rights are not lost prematurely.

Applicants also are advised that in the case of inventions made in the United States, the Director of the USPTO must issue a license before applicants can apply for a patent in a foreign country. The filing of a U.S. patent application serves as a request for a foreign filing license. The application's filing receipt contains further information and guidance as to the status of applicant's license for foreign filing.

Applicants may wish to consult the USPTO booklet, "General Information Concerning Patents" (specifically, the section entitled "Treaties and Foreign Patents") for more information on timeframes and deadlines for filing foreign patent applications. The guide is available either by contacting the USPTO Contact Center at 800-786-9199, or it can be viewed on the USPTO website at http://www.uspto.gov/web/offices/pac/doc/general/index.html.

For information on preventing theft of your intellectual property (patents, trademarks and copyrights), you may wish to consult the U.S. Government website, http://www.stopfakes.gov. Part of a Department of Commerce initiative, this website includes self-help "toolkits" giving innovators guidance on how to protect intellectual property in specific countries such as China, Korea and Mexico. For questions regarding patent enforcement issues, applicants may call the U.S. Government hotline at 1-866-999-HALT (1-866-999-4158).

INTEL - 1004 Page 384 of 539

LICENSE FOR FOREIGN FILING UNDER Title 35, United States Code, Section 184 Title 37, Code of Federal Regulations, 5.11 & 5.15

GRANTED


The applicant has been granted a license under 35 U.S.C. 184, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" followed by a date appears on this form. Such licenses are issued in all applications where the conditions for issuance of a license have been met, regardless of whether or not a license may be required as set forth in 37 CFR 5.15. The scope and limitations of this license are set forth in 37 CFR 5.15(a) unless an earlier license has been issued under 37 CFR 5.15(b). The license is subject to revocation upon written notification. The date indicated is the effective date of the license, unless an earlier license of similar scope has been granted under 37 CFR 5.13 or 5.14.

This license is to be retained by the licensee and may be used at any time on or after the effective date thereof unless it is revoked. This license is automatically transferred to any related applications(s) filed under 37 CFR 1.53(d). This license is not retroactive.

The grant of a license does not in any way lessen the responsibility of a licensee for the security of the subject matter as imposed by any Government contract or the provisions of existing laws relating to espionage and the national security or the export of technical data. Licensees should apprise themselves of current regulations especially with respect to certain countries, of other agencies, particularly the Office of Defense Trade Controls, Department of State (with respect to Arms, Munitions and Implements of War (22 CFR 121-128)); the Bureau of Industry and Security, Department of Commerce (15 CFR parts 730-774); the Office of Foreign AssetsControl, Department of Treasury (31 CFR Parts 500+) and the Department of Energy.

NOT GRANTED

No license under 35 U.S.C. 184 has been granted at this time, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" DOES NOT appear on this form. Applicant may still petition for a license under 37 CFR 5.12, if a license is desired before the expiration of 6 months from the filing date of the application. If 6 months has lapsed from the filing date of this application and the licensee has not received any indication of a secrecy order under 35 U.S.C. 181, the licensee may foreign file the application pursuant to 37 CFR 5.15(b).



Patentanmeldung Nr. Patent application No. Demande de brevet n°

03019428.6

Der Präsident des Europäischen Patentamts: Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets p.o.

R C van Dijk

Europäisches Patentamt European Patent Office Office européen des brevets



Anmeldung Nr: Application no.: 03019428.6 Demande no: Anmeldetag: Date of filing: 28.08.03 Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

PACT XPP Technologies AG Muthmannstrasse 1 80939 München ALLEMAGNE

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention: (Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung. If no title is shown please refer to the description. Si aucun titre n'est indiqué se referer à la description.)

Device and method for data processing

In Anspruch genommene Prioriät(en) / Priority(ies) claimed /Priorité(s)
revendiquée(s)
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépót:

Internationale Patentklassifikation/International Patent Classification/ Classification internationale des brevets:

G06F9/00

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of filing/Etats contractants désignées lors du dépôt:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR LI



1 Overview of changes vs. XPP V2.0

1.1 ALU-PAE Architecture


A PAE comprises 4 input ports and 4 output ports. Embedded with each PAE is the FREG path newly named DF with its dataflow capabilities, like MERGE, SWAP, DEMUX as well as ELUT.

2 input ports Ri0 and Ri1 are directly connected to the ALU. Two output ports receive the ALU results.

Ri2 and Ri3 are typically fed to the DF path which output is Ro2 and Ro3. Alternatively Ri2 and Ri3 can serve as inputs for the ALU as well. This extension is needed to provide a suitable amount of ALU inputs if *Function Folding* (as described later) is used. In this mode Ro2 and Ro3 serve as additional outputs.

Associated to each data register (Ri or Ro) is an event port (Ei or Eo).

It is to decide whether an additional data and event bypass BRi0-1, BEi0-1 is implemented. The decision depends on how often Function Folding will be used and how many inputs and outputs are required in average.



25.08.2003 INTEL - 1004 Page 388 of 539



1.1.1 Other extensions

SIMD operation is implemented in the ALUs to support 8 and 16 bit wide data words for i.e. graphics and imaging.

Saturation is supported for ADD/SUB/MUL instructions for i.e. voice, video and imaging algorithms.

1.2 Function Folding

1.2.1 Basics and Input/output paradigms


Within this chapter the basic operation paradigms of the XPP architecture are repeated for a better understanding based on Petri-Nets. In addition the Petri-Nets will be enhanced for a better understanding of the subsequently described changes of the current XPP architecture.

Each PAEs operates as a data flow node as defined by Perti-Nets. A Petri-Net supports a calculation of multiple inputs and produces one single output. Special for a Perti-Net is, that the operation is delayed until all inputs are available.

For the XPP technology this means:


- 1. all necessary data is available
- 2. all necessary events are available

The quantity of data and events is defined by the data and control flow, the availability is displayed at runtime by the handshake protocol RDY/ACK.



The thick arbor indicates the operation, the dot on the right side indicates that the operation is delayed until all inputs are available.

Enhancing the basic methodology function folding supports multiple operations – maybe even sequential – instead of one, defined as a *Cycle*. Important is, that the basics of Petri-Nets keep unchanged.




25.08.2003 INTEL - 1004 Page 389 of 539



Typical PAE-like Petri-Nets consume one input packet per one operation. For sequential operation multiple reads of the same input packet are supported. However, the interface model again keeps unchanged.

Data duplication occurs in the output path of the Petri-Net, which does not influence the operation basics again.




1.2.2 Method of Function Folding

One of the most important extensions is the capability to fold multiple PAE functions onto on PAE and execute them in a sequential manner. It is important to understand that the intention is not to support sequential processing or even microcontroller capabilities at all. The intention of Function Folding is just to take multiple dataflow operations and map them on a single PAE, using a register structure instead of a network between each function.

The goal is to save silicon area by rising to clock frequency locally in the PAEs. An additional expectation is to save power since the busses operate at a fraction of the clock frequencies of the PAEs. Data transfers over the busses, which consume much power, are reduced.

25.08.2003 INTEL - 1004 Page 390 of 539



The internal registers can be implemented in two different ways:

1. dataflow model

Each register (r') has a valid bit which is set as soon as data has been written into the register and reset after the data has been read. Data cannot be written if valid is set, data can not be read if valid is not set. This approach implements a 100% compatible dataflow behaviour.

2. sequencer model

The registers have no associated valid bits. The PAE operates as a sequencer, whereas at the edges of the PAE (the bus connects) the paradigm is changed to the XPP-like dataflow behaviour.


Even if at first the dataflow model seems preferable, it has major down sides. One is that a high amount of register is needed to implement each data path and data duplication is quite complicated and not efficient. Another is that sometimes a limited sequential operation simplifies programming and hardware effort.

Therefore it is assumed consecutively that sequencer model is implemented. Since pure dataflow can be folded using automatic tools the programmer should stay within the dataflow paradigm and not be confused with the additional capabilities. Automatic tools must take care i.e. while register allocation that the paradigm is not violated.

The following figure shows that using sequencer model only 2 registers (instead of 4) are required:

25.08.2003 INTEL - 1004

Page 391 of 539



For allowing complex function like i.e. address generation as well as algorithms like "IMEC"-like data stream operations the PAE has not only 4 instruction registers implemented but 8, whereas the maximum bus-clock vs. PAE-clock ration is limited to a factor of 4 for usual function folding.

It is expected that the size of the new PAE supporting Function Folding will increase by max. 25%. On the other hand 4 PAEs are reduced to 1.

Assuming that in average not the optimum but only about 3 functions can be folded onto a single PAE a XPP64 could be replaced by a XPP21. Taking the larger PAEs into account the functionality of a XPP64 V2.0 should be executable on a XPP V2.2 with an area of less than half.

1.3 Array Structure

The V2.0 structure of the PAEs consumes much area for FREG and BREG and their associated bus interfaces. In addition feed backs through the FREGs require the insertion of registers into the feedback path, which result not only in an increased latency but also in a negative impact onto the throughput and performance of the XPP.

A new PAE structure and arrangement is proposed with the expectation to minimize latency and optimize the bus interconnect structure to achieve an optimized area.

25.08.2003 INTEL - 1004

Page 392 of 539




25.08.2003 INTEL - 1004

Page 393 of 539

The V2.2 PAE structure does not include BREGs any more. As a replacement the ALUs are alternating flipped horizontally which leads to improved placement and routing capabilities especially for feedback paths i.e. of loops.

Each PAE contains now two ALUs and two BP paths, one from top to bottom and one flipped from bottom to top.



1.4 Bus modifications

۰.

Within this chapter are optimizations described which reduce the required area and the amount of busses. However, this modifications are only proposals yet, since the have to be evaluated based on real algorithms. It is planed to compose a questionnaire to collect the necessary input from the application programmes.

1.4.1 Next neighbour


In V2.0 architecture a direct horizontal data path between two PAEs block a vertical data bus. This effect increases the required vertical busses within a XPP and drives cost unnecessarily.

Therefore in V2.2 a direct feed path between horizontal PAEs is proposed.

1.4.2 Removal of registers in busses

In V2.0 are registers implemented in the vertical busses which can be switched on by configuration for longer paths. This registers can furthermore be preloaded by configuration which requires a significant amount of silicon area.

It is proposed not to implement registers in the busses any more, but to use an enhanced DF or Bypass (PB) part within the PAEs which is able to reroute a path to the same bus using the DF or BP internal registers instead:



It is to evaluate

- a) how many resources are saved for the busses and how many are needed for the PAEs
- b) how often must registers be inserted, are 1 or max. 2 paths enough per PAE (limit is two since DF/BP offers max. 2 inputs)

1.4.3 Shifting n:1, 1:n capabilities from busses to PAEs

In V2.0 n:1 and 1:n transitions are supported by the busses which requires a significant amount of resources i.e. for the sample-and-hold stage of the handshake signals.

Depending on the size of n two different capabilities are provided with the new PAE structure:

n ≤ 2	The required operations are done within the DF path of the PAE
2≤n≤4	The ALU path is required since 4 ports are necessary
n > 4	Multiple ALUs have to be combined

This method saves a significant amount of static resources in silicon but requires dedicated PAE resources at runtime.

It is therefore to evaluate


- c) how much silicon area is saved per bus
- d) how often occurs $n=2, 2 \le n \le 4, n > 4$

e) the ratio between saved silicon area and required PAE resources

1.5 FSM in RAM-PAEs

In the V2.0 architecture implementing control structures is very costly, a lot of resources are required and programming is quite difficult.

However memories can be used for a simple FSMs implementation. The following enhancement of the RAM-PAEs offers a cheap and easy to program solution for many of the known control issues, including HDTV.



Basically the RAM-PAE is enhanced by an feedback from the data output to the address input through a register (FF) to supply subsequent address within each stage. Furthermore additional address inputs from the PAE array can cause conditional jumps, data output will generate event signals for the PAE array. Associated counters which can be reloaded and stepped by the memory output generate address input for conditional jumps (i.e. end of line, end of frame of a video picture).

At typical RAM-PAE implementation has about 16-32 data bits but only 8-12 address bits. To optimize the range of input vectors it is therefore suggestive to insert some multiplexers at the address inputs to select between multiple vectors, whereas the multiplexers are controlled by some of the output data bits.

The implementation for a XPP having 24bit wide data busses is sketched in the next figure. 4 event inputs are used as input, as well as the lower for bits of input port Ri0. 3 counters are implemented, 4 events are generated as well as the lower 10 bits of the Ro0 port.

The memory organisation is as follows:


Confidential

25.08.2003 INTEL - 1004 Page 395 of 539



8 address bits

- 24 data bits (22 used)
 - 4 next address
 - 8 multiplexer selectors
 - 6 counter control (shared with 4 additional next address)
 - 4 output



Please not that the typical memory mode of the RAM-PAE is not sketched in the block diagram above.

The width of the counters is according to the bus width of the data busses.


For a 16 bit implementation it is suggested to use the carry signal of the counters as their own reload signal (auto reload), also some of the multiplexers are not driven by the memory but "hard wired" by the configuration.

The proposed memory organisation is as follows:

8 address bits

- 16 data bits (16 used)
 - 4 next address
 - 4 multiplexer selectors
 - 3 counter control (shared with 3 additional next address)
 - 4 output





Actually the RAM-PAEs are not scaleable any more since the 16-bit implementation is different from the 24-bit implementation. It is to decide whether the striped down 16-bit implementation is used for 24-bit also.

1.6 IOAG interface

1.6.1 Address Generators and bit reversal addressing

Implemented within the IO interfaces are address generators to support 1 to 3 dimensional addressing directly without any ALU-PAE resources. The address generation is done by 3 counters, each of them has configurable base address, length and step width.

The first counter (CNT1) has a step input to be controlled by the array of ALU-PAEs. Its carry is connected to the step input of CNT2, which carry again is connected to the step input of CNT3.

Each counter generates carry if the value is equal to the configured length. Immediately with carry the counter is reset to its configured base address.

One input is dedicated for addresses from the array of ALU-PAEs which can be added to the values of the counters. If one or more counters are not used they are configured to be zero.


25.08.2003 INTEL - 1004 Page 397 of 539



25.08.2003 INTEL - 1004

Page 398 of 539

In addition CNT1 supports generation of bit reversal addressing by supplying multiple carry modes.



1.6.2 Support for different word width

In general it is necessary to support multiple word width within the PAE array. 8 and 16 bit wide data words are preferred for a lot of algorithms i.e. graphics. In addition to the already described SIMD operation, the IOAG allows the split and merge of such smaller data words.

Since the new PAE structure allows 4 input and 4 output ports, the IOAG can support word splitting and merging as follows:

1/0 0	I/O 1	1/0 2	3
16/24/32-bit data word			address
16-bit data word	16-bit data word		address
8-bit data word	8-bit data word	8-bit data word	address

Input ports are merged within the IOAG for word writes to the IO. For output ports the read word is split according to the configured word width.

1.7 XPP / µP coupling

For a closed coupling of a μ P and a XPP a cache and register interface would be the preferable structure for high level tools like C-compilers. However such a close coupling is expected not to be doable in a very first step.

Two different kind of couplings are necessary for a tight coupling:

 a) memory coupling for large data streams: The most convenient method with the highest performance is a direct cache coupling, whereas an AMBA based memory coupling will be sufficient for the beginning (to be discussed with ATAIR)



 b) register coupling for small data and irregular MAC operations: Preferable is a direct coupling into the processors registers with an implicit synchronisation in the OF-stage of the processor pipeline. However coupling via load/store- or in/out-commands as external registers is acceptable with the penalty of a higher latency which causes some performance limitation (already agreed with ATAIR)

25.08.2003 INTEL - 1004 Page 399 of 539



2 Specification of ALU-PAE

2.1 Overview

The ALU-PAE comprises 3 paths:

- ALU arithmetic, logic and data flow handling
- DF data flow handling and bypass
- BP bypass

Each of the paths contains 2 data busses and 1 event bus. The busses of the DF path can be rerouted to the ALU path by configuration.

2.2 ALU path Registers

The ALU path comprises 12 data registers:

Ri0-3 Input data register 0-3 from bus Rv0-3 Virtual output data register 0-3 to bus Rd0-3 Internal general purpose register 0-3

Ei0-3 Event input 0-3 from bus Ev0-3 Virtual event output register 0-3 to bus

Fu, FvFlag u and v according to the V2.0 PAE

Note: Ri2 and Ri3 belong typically to the DF path, but can be allocated for the ALU by configuration.

Eight instruction registers are implemented, each of them is 16 bit wide according to the opcode format.

Rc0-7 Instruction registers

Three special purpose registers are implemented:

- RIc Loop Counter, configured by CM, not accessible through ALU-PAE itself. Will be decremented according to JL opcode. Is reloaded after value 0 is reached.
- Rjb Jump-Back register to define the number of used entries in Rc[0..7]. It is not accessible through ALU-PAE itself. If Rpp is equal to Rjb, Rpp is immediately reset to 0. The jump back can be bound to a condition i.e. an incoming event. If the condition is missing, the jump back will be delayed.
- Rpp Program pointer

2.3 Data duplication and multiple input reads

Since Function Folding can operate in a purely data stream mode as well as in a sequential mode (see 1.2) it is useful to support Ri reads in dataflow mode (single



read only) and sequential mode (multiple read). The according protocols are described below:

Each input register Ri can be <u>configured</u> to work in one of two different modes:

Dataflow Mode

This is the standard protocol of the V2.0 implementation:

A data packet is taken read from the bus if the register is empty, an ACK handshake is generated. If the register is not empty ACK the data is not latched and ACK is not generated.

If the register contains data, it can be read once. Immediately with the read access the register is marked as empty. An empty register cannot be read.

Simplified the protocol is defined as follows:

RDY & empty	→ full
RDY & full	\rightarrow ACK \rightarrow notACK
READ & empty READ & full	→ stall → read data → empty

Please note: pipeline effects are not taken into account in this description and protocol.

Sequencer Mode

The input interface is according to the bus protocol definition: A data packet is taken read from the bus if the register is empty, an ACK handshake is generated. If the register is not empty ACK the data is not latched and ACK is not generated. If the register contains data it can be read multiple times during a sequence. A sequence is defined from Rpp = 0 to Rpp = Rjb. During this time no new data can be written into the register. Simultaneously with the reset of Rpp to 0 the register content is cleared an new data is accepted from the bus.

Simplified the protocol is defined as follows:

RDY & empty	\rightarrow full
RDY & full	\rightarrow ACK \rightarrow notACK
READ & empty READ & full	\rightarrow stall \rightarrow read data
(Rpp == Rjb)	\rightarrow empty

Please note: pipeline effects are not taken into account in this description and protocol.

25.08.2003 INTEL - 1004 Page 401 of 539 ÷



2.4 Data register and event handling

Data registers are directly addressed, each data register can be individually selected. Since a two address opcode form is used, register operations follow the rule $op r_a \leftarrow r_a$, r_b . An virtual output register is selected by adding '*out*' behind the opcode. The result will be stored in r_a and copied to the virtual output register r_v as well according to the rule *op out* (r_v , r_a) $\leftarrow r_a$, r_b .

Please note, accessing input and (virtual) output registers follow the rules defined in chapter 2.3.

Rotating Select

Under normal conditions data and events are read one time according to the principles of Petri-Nets. Therefore for most applications a one time access per *Cycle* is sufficient. Also per definition one data or event is generated by a Petri-Net per channel and *Cycle*.

If Function Folding is done in a sequential manner synchronisation is achieved by using WAIT and SKIP commands. If multiple accesses to an event are required it can be copied by the READE instruction to the u or v flags which can be used successively for multiple commands.

The Rotating Select starts on the first access to events with the event E0, steps with the second access over E1 and E2, to E3 (at the fourth access) and restarts with the fifth access at E0 again.

Reset or	after 1st	after 2nd	after 3rd	after 4th
Rpp == Rjb	event access	event access	event access	event access
E0	E1	E2	E3	continue with E0

Rotating select is supported for reading events and writing events with an explicit rotation counter for each read and write. Writing to events copies the value to the u flag at the same time, et(v) and ee(v) causes copying to the v flag.

For each opcode E0 and the internal flags u and v can be selected explicitly by the following selection modes. E0 can therefore be easy used as for multiple write event accesses per *Cycle* since there is no need to use the rotating select mode for E0 for most of the opcodes:

et (event target) es (event source) eventt (event target) events (event source)

00	Internal u
01	Internal v
10	External Ev0
11	Rotating select:
	External next
	(Ev0/Ev1/EV2.0/EV2.2)
	and internal u flag

000	Internal u
001	Internal v
010	Ev0
011	Ev1
100	EV2.0
101	EV2.2
110	
111	Rotating select:
	External next



(Ev0/Ev1/EV2.0/EV2.2) and internal u flag

Event Enable enables or disables writing a flag to an virtual event output. However the flag will be set in the internal u or v register anyhow.

ee (event enable)

0	Internal v or u
1	Internal v or u &
	Rotating select:
	External next
	(Ev0/Ev1/EV2.0/EV2.2)
	and internal v or u flag

Event sources

Instructions offering only ALU internal flags as source for the operations:

• SAT

The event addressing supports the selection between the u and v flag.

Instructions allowing directly addressed event sources using eventt and events:

- WAIT, SKIP, READE, WRITEE
- MERGE, DEMUX, SWAP

Instructions offering limited addressed event sources and rotating event select (*et*, *es*):

- SHL, SHR, DSHL, DSHR, DSHRU
- ADD, ADDC, SUB, SUBC

Event targets

Some instructions operate using rotating event select only (et, es):

• NOT, SORT, SORTU, CLZ, CLZU, AND, OR, XOR, EQ, CMP, CMPU

Some instructions support Event Enable only (ee):

- SHL, SHR, DSHL, DSHR, DSHRU
- ADD, ADDC, SUB, SUBC

2.4.1 n:1 Transitions

1:n transitions are not supported within the busses any more. Alternatively simple writes to multiple output registers Ro and event outputs Eo are supported. The Virtual Output registers (Rv) and Virtual Event (Ev) are translated to real Output registers (Ro) and real Events (Eo), whereas a virtual register can be mapped to multiple output registers.

To achieve this a configurable translation table is implemented for both data registers and event registers:



Rv Ev	Ro0	Ro1	Ro2 Eo2	Ro3
EV	EOU	EOI	EOZ	E03
0				
1				
2				
3				

Example: Rv0 mapped to Ro0, Ro1 Rv1 mapped to Ro2 RV2.0 mapped to Ro3 RV2.2 unused

Rv	RoO	Ro1	Ro2	Ro3
0	1	1	0	0
1	0	0	1	0
2	0	0	0	1
3	0	0	0	0

2.4.2 Accessing input and output registers (Ri/Rv) and events (Ei/Ev)

Independently from the opcode accessing input or output registers or events is defined as follows:

Reading an input register:

Register status	Operation
empty	wait for data
full	read data and continue operation

Writing to an output register:

Register status	Operation
empty	write data to register
full	wait until register is cleared and can accept new data

2.5 Opcode format

To achieve a small opcode size a two address code is used. The basic operation is:

op $r_a \leftarrow r_a, r_b$

Source registers can be Ri and Rd, target registers are Rv and Rd. A typical operation targets only Rd registers. If the source register for r_a is Ri[x] the target register will be Rd[x].

The translation is shown is the following table:



Target	Source r _a
Rd0	Rd0
Rd1	Rd1
Rd2	Rd2
Rd3	Rd3
Rd0	Ri0
Rd1	Ri1
Rd2	Ri2
Rd3	Ri3

Each operation can target a Virtual Output Register Rv by adding an *out* tag as a target identifier to the opcode:

op out r_a ← r_a, r_b

The transfer is now Ri[x] or Rd[x] to Rv[x] as shown in the table below:

Target	Source r _a
Rv0	Rd0
Rv1	Rd1
RV2.0	Rd2
RV2.2	Rd3
Rv0	Ri0
Rv1	Ri1
RV2.0	Ri2
RV2.2	Ri3

The opcode format is 16 bit wide, the standard formats are:

2.6 Clock

2

The PAE can operate at a configurable clock frequency of

1x Bus Clock 2x Bus Clock 4x Bus Clock [8x Bus Clock]

2.7 The DF path

The DataFlow path comprises the data registers Ri2&3 and Ro2&3 as well as the events Ei2&3 and Eo2&3. Each of the data registers Ri[n] is combined with an event E[n] whereas the according busses support different routings.

By configuration each data path and its associated event can be dedicated to the ALU path.

25.08.2003 INTEL - 1004 Page 405 of 539



The DF path supports numerous instructions, whereas the instruction is selected by configuration and only one of them can be performed during a configuration, function folding is not available.

The following instructions are implemented:

1. ADD, SUB

2

- 2. NOT, AND, OR, XOR
- 3. SHL, SHR, DSHL, DSHR, DSHRU
- 4. EQ, CMP, CMPU
- 5. MERGE, DEMUX, SWAP
- 6. SORT, SORTU
- 7. ELUT

2.8 The BP path

The ByPass path is a simple horizontal network between the input data registers BRi0&1 and events BEi0&1 to the output registers BRo0&1 and events BEo0&1.

25.08.2003 INTEL - 1004 Page 406 of 539



3 Input Output Address Generators (IOAG)

The IOAGs are located in the RAM-PAEs and share the same registers to the busses. An IOAG comprises 3 counters with forwarded carries. The values of the counters and an immediate address input from the array are added to generate the address. One counter offers reverse carry capabilities.

3.1 Adressing modes

_ 1

2

Several addressing modes are supported by the IOAG to support typical DSP-like addressing:

Mode Immediate	Description Address generated by the PAE array
xD counting	Multidimensional addressing using IOAG internal counters
	xD means 1D, 2D, 3D
xD circular	Multidimensional addressing using IOAG internal counters, after overflow counters reload with base address
xD plus immediate	xD plus a value from the PAE array
Stack	decrement after "push" operations increment after "read" operations
Reverse carry	Reverse carry for applications such as FFT

3.1.1 Immediate Addressing

The address is generated in the array and directly fed through the adder to the address output. All counters are disabled and set to 0.

3.1.2 xD counting

Counters are enabled depending on the required dimension (x-dimensions require x counters). For each counter a base address and the step width as well as the maximum address are configured. Each carry is forwarded to the next higher and enabled counter; after carry the counter is reloaded with the start address. A carry at the highest enabled counter generates an event, counting stops.

3.1.3 xD circular

The operation is exactly the same as for xD counting, with the difference that a carry at the highest enabled counter generates an event, all counters are reloaded to their base address and continue counting.



3.1.4 Stack

2

*

ن نە One counter (CNT1) is used to decrement after data writes and increment after data reads. The base value of the counter can either be configured (base address) or loaded by the PAE array.

3.1.5 Reverse carry

Typically carry is forwarded from LSB to MSB. Forwarding the carry to the opposite direction (reverse carry) allows generating address patterns which are very well suited for applications like FFT and the like. The carry is discarded at MSB.

For using reverse carry a value larger than LSB must be added to the actual value to count, wherefore the STEP register is used.

Example: BASE = 0h STEP = 1000b

Step	Counter Value
1	b000000
2	b001000
3	b000100
4	b001100
5	b000010
16	b001111
17	b000000

The counter is implemented to allow reverse carry at least for STEP values of -2, -1, +1, +2.

25.08.2003 INTEL - 1004 Page 408 of 539



Appendix A OpCodes

Notation:

• *

4 *

a ♦

J J

Registers

•

gisters					
name	explanation	number of bits			
target r	Target register	2	Rd0	00)
	and related		Rd1	01	
	source register		Rd2	10)
1			Rd3	11	
target_o	Target output	2	Ro0	00	}
	register and		Ro1	01	
	related source		Ro2	10)
	register		Ro3	11	
target	Target register	3	Ri0	00	0
J	and related		Ri1	00	1
	source register.		Ri2	01	
	Target will be Rd		Ri3	01	1
	or Ro (if target		Rd0	10	0
	identifier is set)		Rd1	10	1
			Rd2	11	0
			Rd3	11	1
target p	Target register	2	Ro0&1	00	
	pair and related		Ro2&3	01	
	source register		Rd0&1	10	
	pair		Rd2&3	11	
source i	Source input	2 ·	Ri0	00	
	register	-	Ri1	01	
			Ri2	10	
			Ri3	11	
source	Source register	3	Ri0	00	0
	J	_	Ri1	00	
			Ri2	01	
			Ri3	01	
			Rd0	10	
			Rd1	10	
			Rd2	11	
			Rd3	11	
source_p	Source register	2	Ri0&1	00	
	pair		Ri2&3	01	
			Rd0&1	10	
			Rd2&3	11	
r_pair_t	Source register	2	target	source	
	and target register		Rd0&1	Ri0	00
}	pair		Rd2&3	Ri2	01

25.08.2003 INTEL - 1004 Page 409 of 539

PACT

.

.

·····		1	Rd0&1 Rd0 10
			Rd2&3 Rd2 11
tid	Target Identifier	1	0 Internal Register 1 Internal & External Register
val	Value	1	one bit value
valx	Value including	2	00 0
	don't care		01 1
			10 X
			11 X
val2	2 bit value	2	00 00
			01 01
			10 10
			11 11
u/v	Select flag	1	0 Fu
	register Fu or Fv		1 Fv
et	event target	2	00 Internal u
			01 Internal v
			10 External E0
			11 External
		1	next
		1	(E1/E2/E3)
es	event source	2	00 Internal u
			01 Internal v
		1	10 External E0 11 External
			11 External next
			(E1/E2/E3)
event	event target (or	3	000 Internal u
event	source)	15	001 Internal v
			010 E0
		1	011 E1
			100 E2
			101 E3
			110
			111 External
			next
			(E1/E2/E3)
ee	event enable	2	0 Internal
			1 Internal &
			External
			next
			(E1/E2/E3)

т •

....

a e

ډ ر

Page 24

÷



0123456	7	8	9	10	11	12	13	14	15	IF	OF	Comment
NOP												No Operation
000000	0	0	0	0	0	0	0	0	0			
READ												Read packet from input port
000000	0	taro	et_r	0	sourc	e i	0	1	0			1
WRITE	-											Write packet to output port
			-					1	0			
000000	1	targ	et_o	0	SC	ource		- <u>'</u>	0	∥		Move data between register
MOVE												Move data between register
000000	0	targ	et r	1	sourc	:e_r	0	1	0			1
LOAD												Load register with constant
000000	1	tera	et_r	1	0	0	0	1	0			
000000	L'	iaig	_	onsta		<u> </u>						r <u> </u>
SAT	r—			1	1							Saturate if carry
000000	0	targ	et_r	0	0	ο	1	0	0	U		'0 if previous command was SUBC '1 if previous command was ADDC
SETUV					<u> </u>							Set Flags uf and vf
000000	0	val	u/v	0	0	1	1	0	0		ע∕ט	
SWAPUV	<u>├</u> ──			<u> </u>								Swap u and v flag
000000	0	0	0	1	0	1	1	0	0		U/V	
NOT	tid		<u> </u>	!						<u> </u>		
000000		1	arge	t	1	(e	et	0	0		U	
JR					<u> </u>	•						Jump relative
000000				adr7	7			0	1			•
JL						_	-					Jump relative if RIc is not zero
000000				adr7	7			1	1	 		, ,
MERGE	ا ا			r						ļ	r	
000001	tid		-						0	U		l
	414	targ	et_p	sou	rce_p	<u> </u>	even		0	<u> </u>	<u> </u>	1
DEMUX	tid				-				4	υ		I
000001	1.1	targ	et_p	sou	rce_p	<u> </u>	even	۰ <u>ــــــــــــــــــــــــــــــــــــ</u>	1	<u> </u>		T
SWAP	tid								~			1
000010		targ	et_p	sou	rce_p	<u> </u>	even	ι	0	U		
VALA IT	1		lx	0	0		even	•	· 1	U		Wait for incoming event
WAIT			117	<u> </u>	<u> </u>	<u> </u>	-ven		· ·	<u> </u>		Wait for incoming event
000010	0										1	Event of incoming event
000010 SKIP								•	1	8 II	1	•
000010 SKIP 000010	0		alx	0	1		even	t	1	U		Set event output pointer
000010 SKIP		va		0	1	0	even 0	t 0	1	U		Set event output pointer

Confidential

τ.

۷.

9 •

> ر. و

25.08.2003 INTEL - 1004 Page 411 of 539

				_					<u>.</u> .		PAC
000010	0	Va Va	12	1	0	0 0	1	1			
READE		1									Read Event to U/V
000010	0	ο	u/v	1	1	event		1	U/V		1
WRITEE	+	<u>†</u> −−			<u>.</u>				1		Write Event from U/V
000010	0	1	u/v	1	1	even	t	1		U/V	· · · ·
		·	L	L		·		·			
SORT 000011	tid	targ	et_p	sou	rce_p	et(u)		∋t(∨)		υ _/ ν	Sort two data packets
SORTU	tid	†									Sort two unsigned data
000100		targ	et_p	sou	rce_p	et(u)	•	∋t(v)		U/V	packets
CLZ	tid										Count leading zeros
000101		.	aroo	+		vent	0	0		υ	1
CLZU	tid	ļ'	arge	L	e		\vdash			⊢ <u> </u>	Count leading zeros unsigned
							[[Count reading zeros unsigned
								1			
000101			arge	t	e	vent	0	1		U	• • • • • • • • • • • • • • • • • • •
AND	tid										1
000110		<u> '</u>	arge	t	sc	urce	6	et(u)	_	U	· ····
OR 000111	tid	Ι.		•				+ ()		υ	ĺ
XOR	tid	'	arge	L	SC	urce		et(u)			·····
001000			arge	ł	so	urce		et(u)		υ	I
EQ	tid	<u>├</u>	aige				<u> </u>			- <u> </u>	Equal
001001		l t	arge	t	sc	urce	ŀε	et(v)		υ	1-4
CMP	tid										
001001		r_pa	air_t	soul	rce_p	et(u)	e	et(v)		U/V	I
CMPU	tid		_				<u> </u>				
001010		r_pa	air_t	soul	rce_p	et(u)	e	et(v)		U/V	•
BSHL	tid								· ·		Barrel Shift left
001011		r_pa	uir_t	0	so	urce	0	0			•
BSHR	tid						·		1		Barrel Shift right
001011		r_pa	uir_t	0	so	urce	0	1			-
BSHRU	tid									-	Barrel Shift right unsigned
001011	<u> </u>	r_pa	<u>ir_t</u>	0	SO	urce	1	0	 		
MUL	tid							~			Į
001011	4	r_pa	uir_t	1	SO	urce	0	0	╢───┨		r
	tid							_		I	ł
001011 DIV	tid	r_pa	<u></u>	1		urce	0	1	╢───┤		r
001011		r_pa	ir +	1	-	urce	1	1			l
<u></u>		pa	<u>"_</u> L		50			<u> </u>			

∀ ″ ٦, ţ٠

a #

n) N

25.08.2003 INTEL - 1004 Page 412 of 539



012345	6	7	8	9	10	11	12	13	14	15	IF	OF	Comment
SHL 100000	tid	ر،	r_pair_t source		es		ee(u)	ee(v)	υ	UN			
SHR 100001	tid	ر_ہ	air_t	8	source	•	e	s	ee(u)	ee(v)	υ	UN	
DSHL 100010	tid		air_t	s	source		ę	s	ee(u)	ee(v)	U	UN	
DSHR	tid	-				-	-				-		
100011	1	r_ە	air_t	s	source	3	e	5	ee(u)	ee(v)	U	U/V	
DSHRU 101000	tid	r_0	air_t	s	source		e	s	ee(u)	ee(v)	U	U/V	
ASI 101001 101010 101011 101100]			
101101 101110													Application specific instructions

01234	5	6 7	1	8 9	1	0	11	12	13	14	15	IF	OF	Comment
ADD 11000	tid	tarç	get		sour	rce			es	ee(u)	ee(v)	U	U/V	
ADDC 11001	tid	targ	get		sour	rce			es	ee(u)	ee(v)	υ	U/V	
SUB 11010	tid	tarç	get		sour	rce			es	ee(u)	ee(v)	υ	U/V	
SUBC 11011	tid	targ	jet		sour	rce			es	ee(u)	ee(v)	U	UN	

r.

¢

J . •

3

ų J

25.08.2003 INTEL - 1004 Page 413 of 539 2

```
Akte: PACT48/EP
```

EPO - Munich 74 2 8. Aug. 2003

European Patent Application

Applicant: PACT XPP Technologies AG Muthmannstrasse 1 80939 München

Representative:	European Patent Attorney
	Claus Peter Pietruk
	Heinrich-Lilienfein-Weg 5
	D-76299 Karlsruhe
	No. 0 085 850

Title: Device and method for data processing

15

20

10

5

e V

÷

2

Claims

- 1. A data processing unit having a plurality of cells, in particular coarse-grained logic cells, interconnected and/or interconnectable for data processing wherein at least one cell, preferably a number of cells have instruction storage means for storing instructions to be executed so as that said coarse-grained cells form a plurality of sequencers within said array.
- 25

30

2. A method for operating data processing in an array comprising a plurality of logic cells, in particular coarsegrained logic cells interconnected and/or interconnectable for data processing, wherein data are transferred into cells from an input and/or from other cells via busses, characterised in that at least some of the busses are used for effecting a configuration of said

INTEL - 1004 Page 414 of 539

Akte: PACT48/EP

i Nj

å,

5

cells, in particular during runtime and/or without effecting cells not to be configured.

3. Method according to claim 2, wherein said busses are used with a frequency different from the frequency of data processing in at least some of the cells.

INTEL - 1004 Page 415 of 539

U.S. DEPARTMENT OF COMMERCE										
PATENT AND TRADEMARK OFFICE										
INFORMATIO	N DISCLOSURE	Docket Number:	Confirmation Number:							
STATEMENT		2885/139	2050							
Application Number	Filing Date	Examiner	Art Unit							
12/836,364	July 14, 2010	Don P. Le	2819							
Invention Title		Inventors								
RECONFIGURABI	LE SEQUENCER	Martin VORBACH								
STRUCTURE										

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 I hereby certify that this correspondence is being electronically transmitted to the United States Patent and Trademark Office via the Office electronic filing system on Date: October 25, 2010 Signature: <u>/Eunice K. Chang/</u> Eunice K. Chang

Sir:

Pursuant to 37 CFR § 1.56, the attention of the Patent and Trademark Office is hereby directed to the reference(s) listed on the attached PTO-1449. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the reference(s) be made of record therein and appear among the "References Cited" on any patent to issue therefrom. The filing of this Information Disclosure Statement and the enclosed PTO Form No. 1449, shall not be construed as an admission that the information cited is prior art, or is considered to be material to patentability as defined in 37 C.F.R. § 1.56(b). The paragraphs marked below are applicable. It is believed that no fees other than those indicated below are due, but authorization is hereby given to charge any additional fees due, or to credit any overpayment, to Kenyon & Kenyon LLP, deposit account 11-0600.

1. This Information Disclosure Statement is being filed (a) within three months of the filing date of a national application other than a continued prosecution application under 37 C.F.R. §1.53(d), (b) within three months of the date of entry of the national stage as set forth in 37 C.F.R. § 1.491 in an international application, (c) before the mailing date of a first Office Action on the merits in the present application, OR (d) before the mailing of a first office action after filing of a request for continued examination. No certification or fee is required.

 \Box 2. This Information Disclosure Statement is being filed more than three months after the U.S. filing date AND after the mailing date of the first Office Action on the merits, but before the mailing date of a final action, Notice of Allowance, or any action that otherwise closes prosecution.

 \Box a. I hereby certify that each item of information contained in this Information Disclosure Statement was first cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(1).

 \Box b. I hereby certify that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(2). c. The required fee of \$180.00 under 37 CFR §1.17(p) is being paid by credit card to ensure consideration of the disclosed information. Any additional fees may be charged to Deposit Account No. 11-0600 of Kenyon & Kenyon LLP

3. Since this application was filed after June 30, 2003, copies of U.S. references are not included.

Respectfully submitted,

Date: <u>October 25, 2010</u>

/Aaron Grunberger/ Aaron Grunberger Reg. No. 59,210

KENYON & KENYON LLP One Broadway New York, NY 20004 (212) 425-7200 telephone (212) 425-5288 facsimile CUSTOMER NUMBER 26646

INTEL - 1004 Page 417 of 539 INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449 2885/139 Applicant(s)

Attorney Docket No.

VORBACH

12/836,364

Serial No.

Filing Date July 14, 2010

Group Art Unit 2819

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	4,151,611	April 24, 1979	Sugawara et al.			
	5,036,493	July 30, 1991	Nielsen			
	5,568,624	October 22, 1996	Sites et al.			
	5,581,734	December 3, 1996	DiBrino et al.			
	6,078,736	June 20, 2000	Guccione			
-	6,212,544	April 3, 2001	Borkenhagen et al.			
	6,624,819	September 23, 2003	Lewis			
	6,725,334	April 20, 2004	Barroso et al.			
	7,759,968	July 20, 2010	Hussein et al.			
	2002/0099759	July 25, 2002	Gootherts			
	2003/0154349	August 14, 2003	Berg et al.			
	2007/0083730	April 12, 2007	Vorbach et al.			

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	DOCUMENT					TRANS	LATION
	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.				
	Culler, D.E; Singh, J.P., "Parallel Computer Architecture," Page 17, 1999, Morgan Kaufmann, San Francisco, CA USA, XP002477559.				
	Short, Kenneth L., Microprocessors and Programmed Logic, Prentice Hall, Inc., New Jersey 1981, p. 34.				
	Webster's Ninth New Collegiate Dictionary, Merriam-Webster, Inc., 1990, page 332 (definition of "dedicated").				

EXAMINER	DATE CONSIDERED
EXAMINER: Initial if citation considered, whether or not citation is in conform considered. Include copy of this form with next communication to applicant.	ance with M.P.E.P. 609; draw line through citation if not in conformance and not

Page 1 INTEL - 1004 Page 418 of 539

Electronic A	Electronic Acknowledgement Receipt						
EFS ID:	8692757						
Application Number:	12836364						
International Application Number:							
Confirmation Number:	2050						
Title of Invention:	RECONFIGURABLE SEQUENCER STRUCTURE						
First Named Inventor/Applicant Name:	Martin Vorbach						
Customer Number:	26646						
Filer:	Aaron Grunberger/Eunice Chang						
Filer Authorized By:	Aaron Grunberger						
Attorney Docket Number:	2885/139						
Receipt Date:	25-OCT-2010						
Filing Date:	14-JUL-2010						
Time Stamp:	14:16:49						
Application Type:	Utility under 35 USC 111(a)						

Payment information:

Submitted wit	Submitted with Payment no				
File Listing	g:				
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1	Information Disclosure Statement (IDS)	2885-139-SuppIDS.pdf	345793	no	3
ſ	Filed (SB/08)	2005 155 5400125.041	4a449959c5591e72356245152dfd6126d06 e8e2a	110	
Warnings:	·		· · · · ·		
Information:			INT	TEL - 10)4

This is not an U	SPTO supplied IDS fillable form						
2	NPL Documents	Culler-et-al-Pg-17.pdf	118705	no	1		
Warnings:			89725				
Information:							
3	NPL Documents Short-Kenneth-		640057	no	4		
,	NI E Documents	Microprocessors-Logic.pdf	0454d704c313ceaab0ba41bef38f109ad34 96821	110	-		
Warnings:							
Information:							
4	NPL Documents	Websters-DEDICATED.pdf	366255	no	3		
			68bf9bacad0bb4b5369274b48efd83d98e5 4b20f				
Warnings:							
Information:			1				
		Total Files Size (in bytes)	14	70810			
This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503. <u>New Applications Under 35 U.S.C. 111</u> If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application							
Acknowledgement Receipt will establish the filing date of the application. <u>National Stage of an International Application under 35 U.S.C. 371</u> If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course. <u>New International Application Filed with the USPTO as a Receiving Office</u> If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.							

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virguia 22313-1450 www.usplo.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

26646 7590 11/12/2010

KENYON & KENYON LLP ONE BROADWAY NEW YORK, NY 10004

EXAMINER	

LE, DON P

ART UNIT PAPER NUMBER

2819 DATE MAILED: 11/12/2010

APPLICATION NO.	FILING DATE	FIRNT NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
12/836,364	07/14/2010	Martin Vorbach	2885/139	2050

TITLE OF INVENTION: RECONFIGURABLE SEQUENCER STRUCTURE

APPLN, TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	YES	\$755	\$300	\$0	\$1055	02/14/2011

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED</u>. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:	If the SMALL ENTITY is shown as NO:
A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.	A. Pay TOTAL FEE(S) DUE shown above, or
B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or	B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fcc(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

INTEL - 1004 Page 421 of 539

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: <u>Mail</u> Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 or <u>Fax</u> (571)-273-2885

INSTRUCTIONS: This appropriate. All further c indicated unless corrected maintenance fee notificati	d below or directed oth	or trar g the erwise	smitting the ISSU Patent, advance or in Block 1, by (a	UE FEE and PUBLIC rders and notification a) specifying a new c	orres	pondence address;	and/or	(b) indicating a separ	ould be completed where correspondence address as rate "FEE ADDRESS" for
CURRENT CORRESPONDE	NCE ADDRESS (Note: Use Blo	ock 1 for	any change of address)		Feel	s) Transmittal This	s certif	icate cannot be used fo	domestic mailings of the or any other accompanying at or formal drawing, must
26646	7590 11/12/	2010			have	its own certificate	of mai	ling or transmission.	
KENYON & K ONE BROADW NEW YORK, NY	AY				I her State addr trans	eby certify that thi	is Feel	of Mailing or Transr s) Transmittal is being ficient postage for firs ISSUE FEE address 1) 273-2885, on the da	nission deposited with the United t class mail in an envelope above, or being facsimile tte indicated below.
									(Depositor's name)
									(Signature)
									(Date)
APPLICATION NO.	FILING DATE			FIRST NAMED INVEN	TOR		ATTO	RNEY DOCKET NO.	CONFIRMATION NO.
12/836,364	07/14/2010			Martin Vorbach				2885/139	2050
TITLE OF INVENTION:	RECONFIGURABLE	SEQU	ENCER STRUCT	URE					
APPLN. TYPE	SMALL ENTITY	IS	SUE FEE DUE	PUBLICATION FEE I	DUE	PREV. PAID ISSUE	E FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	YES		\$755	\$300		\$0		\$1055	02/14/2011
EXAMI	NER		ART UNIT	CLASS-SUBCLASS	3				
LE, DO	ON P		2819	326-038000					
"Fee Address" indic	nce address or indication ondence address (or Chau /122) attached. cation (or "Fee Address" 2 or more recent) attach	nge of ' Indic:	Correspondence	(1) the names of u or agents OR, alter(2) the name of a registered attorney	up to rnativ single 7 or a t attor	e firm (having as a gent) and the name meys or agents. If r	t attorr memb es of u	er a 2 p to	
recordation as set forth (A) NAME OF ASSIG	ess an assignee is identi in 37 CFR 3.11. Comp NEE	fied b letion	elow, no assignee of this form is NO	data will appear on t T a substitute for filin (B) RESIDENCE: ((he pa g an a CITY	ttent. If an assigne assignment. and STATE OR C	OUNI	RY)	cument has been filed for
Please check the appropria	ate assignee category or	catego	ories (will not be pr	inted on the patent):		Individual 🖵 Co	rporati	on or other private gro	up entity Government
 4a. The following fee(s) are submitted: □ Issue Fee □ Publication Fee (No small entity discount permitted) □ Advance Order - # of Copies 				 A check is enclos Payment by cred. The Director is here. 	sed. it caro ereby	d. Form PTO-2038 authorized to charge	is atta	required fee(s), any def	,
5. Change in Entity State	us (from status indicated SMALL ENTITY statu		·	b. Applicant is no	o long	ger claiming SMAL	L EN	FITY status. See 37 CF	'R 1.27(g)(2).
NOTE: The Issue Fee and interest as shown by the re	Publication Fee (if reque ecords of the United Stat	iired) tes Pat	will not be accepted ent and Trademark	d from anyone other the office.	han tl	ne applicant; a regis	stered	attorney or agent; or th	e assignee or other party in
Authorized Signature _						Date			
Typed or printed name						Registration N	o		
an application. Confidenti submitting the completed this form and/or suggestic	ality is governed by 35 application form to the ons for reducing this bur rginia 22313-1450. DO .3-1450.	U.S.C USPT den, sl	. 122 and 37 CFR O. Time will vary hould be sent to the SEND FEES OR (1.14. This collection depending upon the e Chief Information C COMPLETED FORM	is est indiv Office IS TC	imated to take 12 n idual case. Any co r, U.S. Patent and ') THIS ADDRESS	ninutes mment Traden . SENI	to complete, including s on the amount of tin hark Office, U.S. Depa D TO: Commissioner f	by the USPTO to process) g gathering, preparing, and ne you require to complete rtment of Commerce, P.O. or Patents, P.O. Box 1450, number.

OMB 0651-0033

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Page 422 of 539

	ted States Patent a	ND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and J Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspio.gov	Trademark Office OR PATENTS
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
12/836,364	07/14/2010	Martin Vorbach	2885/139	2050
26646 75%	0 11/12/2010		EXAM	INER
KENYON & KEN	NYON LLP		LE, D	ON P
ONE BROADWAY	ζ.		ART UNIT	PAPER NUMBER
NEW YORK, NY I	10004		2819 DATE MAILED: 11/12/2010	0

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b) (application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 0 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 0 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

	Application No.	Applicant(s)
	12/836,364	VORBACH, MARTIN
Notice of Allowability	Examiner	Art Unit
	Don P. Le	2819
The MAILING DATE of this communication appe All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT R of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this ap or other appropriate communication IGHTS. This application is subject to	plication. If not included will be mailed in due course. THIS
1. X This communication is responsive to <u>document filed 7/14/2</u>	<u>2010</u> .	
2. 🔀 The allowed claim(s) is/are <u>18-47</u> .		
 3. X Acknowledgment is made of a claim for foreign priority up a) X All b) ☐ Some* c) ☐ None of the: 1. X Certified copies of the priority documents have 	e been received.	
 Certified copies of the priority documents have Copies of the certified copies of the priority do 		
International Bureau (PCT Rule 17.2(a)).	cuments have been received in this	national stage application from the
* Certified copies not received:		
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		complying with the requirements
4. A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which give		
 5. CORRECTED DRAWINGS (as "replacement sheets") musical constraints of the state of the sheets of the sheets") musical constraints of the sheets of the sheet of the	son's Patent Drawing Review(PTO- s Amendment / Comment or in the C .84(c)) should be written on the drawing	Dffice action of ngs in the front (not the back) of
6. DEPOSIT OF and/or INFORMATION about the depo attached Examiner's comment regarding REQUIREMENT		
 Attachment(s) 1. ☑ Notice of References Cited (PTO-892) 2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948) 3. ☑ Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date <u>See Continuation Sheet</u> 4. ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material 	5. 🗌 Notice of Informal F 6. 🗌 Interview Summary Paper No./Mail Da 7. 🗌 Examiner's Amendr 8. 🖾 Examiner's Stateme 9. 🗌 Other	(PTO-413), te

Continuation Sheet (PTOL-37)

Continuation of Attachment(s) 3. Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date: 7/14/2010, 7/14/2010, 8/2/2010, 9/22/2010, 10/25/2010.

Allowable Subject Matter

- 1. Claims 18-47 are allowed.
- 2. The following is an examiner's statement of reasons for allowance:

With respect to claim 18, the prior art does not teach a multi-processor chip, comprising: a plurality of data processing cells, each adapted for sequentially executing at least one of algebraic and logic functions and having: at least one arithmetic logic trait; at least one data register file; a program pointer; and at least one instruction decoder; a plurality of memory cells; at least one interface unit; at least one Memory Management Unit (MMU); and a bus system for interconnecting the plurality of data processing cells, the plurality of memory cells, and the at least one interface trait; wherein the bus system is adapted for programmably interconnecting at runtime at least one of data processing cells and memory cells with at least one of memory cells and one or more of the at least one interface unit.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

3. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Don P. Le whose telephone number is 571-272-1806. The examiner can normally be reached on 7AM - 5PM.

Application/Control Number: 12/836,364 Art Unit: 2819

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Barnie Rexford can be reached on 571-272-1812. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Don P Le/ Primary Examiner, Art Unit 2819 11/7/2010

INTEL - 1004 Page 427 of 539

Notice of References Cited	Application/Control No. 12/836,364	Reexamination	Applicant(s)/Patent Under Reexamination VORBACH, MARTIN	
	Examiner	Art Unit		
	Don P. Le	2819	Page 1 of 1	

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	А	US-2008/0313383	12-2008	Morita et al.	711/6
*	В	US-2005/0091468	04-2005	Morita et al.	711/202
	С	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	н	US-			
	-	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	ο					
	Р					
	q					
	R					
	S					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	V	
	w	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Part of Paper No. 20101107

INTEL - 1004 Page 428 of 539

EAST Search History

EAST Search History (Prior Art)

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	17	register and pointer and MMU and runtime and (memory adj cell) and arithmetic and interface and interconnect	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/11/07 07:24
12	36	register and pointer and MMU and runtime and (memory adj cell)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/11/07 07:51
L3	3792	runtime and (programmable adj logic)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/11/07 07:52
L4	461	3 and arithmetic	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/11/07 07:52
L5	201	4 and pointer	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/11/07 07:52

11/7/2010 7:52:44 AM

 $\textbf{C:} \ \textbf{Documents and Settings} \ \textbf{dle1} \ \textbf{My Documents} \ \textbf{EAST} \ \textbf{Workspaces} \ \textbf{default.wsp}$

and the second	Application/Control No.	Applicant(s)/Patent Under Reexamination
Search Notes	12836364	VORBACH, MARTIN
	Examiner	Art Unit
	Don P Le	2819

SEARCHED					
Class	Subclass	Date	Examiner		

SEARCH NOTE	S	
Search Notes	Date	Examiner
east + interference	11/7/2010	dl

	INTERFERENCE SEARCH		
Class	Subclass	Date	Examiner
	see search notes	11/7/2010	dl

Receipt date: 09/22/2010

12836364 - GAU: 2819

INFORMATION DISCLOSURE	Attorney Docket No. 2885/139	Serial No. 12/836,364	
STATEMENT BY APPLICANTS	Applicant(s) VORBACH		
PTO-1449	Filing Date July 14, 2010	Group Art Unit 2827	

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	90/010,450		Vorbach et al.			March 27, 2009
	6,173,419	January 9, 2001	Barnett			
	6,668,237	December 23, 2003	Guccione et al.			
	6,836,842	December 28, 2004	Guccione et al.			
	2002/0010853	January 24 , 2002	Trimberger et al.			
	2002/0152060	October 17, 2002	Tseng			

FOREIGN PATENT DOCUMENTS

EXAMINER'S	DOCUMENT					TRANSL	ATION
INITIALS	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO
	1044571	February 16, 1989	Japan			Abstract	

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.				
	Ballagh et al., "Java Debug Hardware Models Using JBits," 8 th Reconfigurable Architectures Workshop, 2001, 8 pages.				
	Bellows et al., "Designing Run-Time Reconfigurable Systems with JHDL," Journal of VLSI Signal Processing 28, Kluwer Academic Publishers, The Netherlands, 2001, pp. 29-45.				
	Guccione et al., "JBits: Java based interface for reconfigurable computing," Xilinx, Inc., San Jose, CA, 1999, 9 pages.				
	Price et al., "Debug of Reconfigurable Systems," Xilinx, Inc., San Jose, CA, Proceedings of SPIE, 2000, pp. 181-187.				
	Sundararajan et al., "Testing FPGA Devices Using JBits," Proc. MAPLD 2001, Maryland, USA, Katz (ed.), NASA, CA, 8 pages.				

EXAMINER	/Don Le/	DATE CONSIDERED 11/06/2010
	if citation considered, whether or not citati- copy of this form with next communication	on is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not to applicant.

ALL REFERENCES CONSIDERED EXCEPT WHERE LINE Page 1 Page 431 of 539

Receipt date: 10/25/2010

12836364 - GAU: 2819

INFORMATION DISCLOSURE	Attorney Docket No. 2885/139	Serial No. 12/836,364
STATEMENT BY APPLICANTS	Applicant(s) VORBACH	
PTO-1449	Filing Date July 14, 2010	Group Art Unit 2819

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	4,151,611	April 24, 1979	Sugawara et al.			
	5,036,493	July 30, 1991	Nielsen			
	5,568,624	October 22, 1996	Sites et al.			
	5,581,734 December 3, 1996 6,078,736 June 20, 2000		DiBrino et al.			
			Guccione			
	6,212,544	April 3, 2001	Borkenhagen et al.			
	6,624,819	September 23, 2003	Lewis			
	6,725,334	April 20, 2004	Barroso et al.			
	7,759,968	July 20, 2010	Hussein et al.			
	2002/0099759	July 25, 2002	Gootherts			
	2003/0154349	August 14, 2003	Berg et al.		-	
	2007/0083730	April 12, 2007	Vorbach et al.			

FOREIGN PATENT DOCUMENTS

EXAMINER'S	DOCUMENT	IT				TRANSLATION		
INITIALS	NUMBER			CLASS	SUBCLASS	YES	NO	
			1					

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
_	Culler, D.E; Singh, J.P., "Parallel Computer Architecture," Page 17, 1999, Morgan Kaufmann, San Francisco, CA USA, XP002477559.
rise and the second second	Short, Kenneth L., Microprocessors and Programmed Logic, Prentice Hall, Inc., New Jersey 1981, p. 34.
	Webster's Ninth New Collegiate Dictionary, Merriam-Webster, Inc., 1990, page 332 (definition of "dedicated").

EXAMINER	/Don Le/	DATE CONSIDERED	11/06/2010
	tation considered, whether or not citation of this form with next communication to		line through citation if not in conformance and not

ALL REFERENCES CONSIDERED EXCEPT WHERE LINE Page 1 Page 432 of 539

Issue Classification	Application/Control No. 12836364	Applicant(s)/Patent Under Reexamination VORBACH, MARTIN
	Examiner Don P Le	Art Unit 2819

		ORIC	GINAL					1	INTERNATIONAL	CLAS	SIFI	CAT	ION
	CLASS		-	SUBCLASS	UBCLASS CLAIMED N		NON	-CLAIMED					
326			38		н	0	3	к	197 173 (2006.01.01)	111			
	CROSS REFERENCE(S)					-						-	
CLASS	SU	SUBCLASS (ONE SUBCLASS PER BLOCK)											
326	46		-	I						1.1			
_		1		1			-		_	1.1	1	1	
	-		-				-				i	1	
	-	-				-		-			-	-	
	-	-	-		-	-	-				-	+	
_	-	-	-		-	-						+	
		-			-					1000		100	
		-											
			-			-						-	
					-	-	-			-		-	
	1	1										1	

Final	Original	Final	Origina)	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original
	1 1		17	16	33										
	2	Ť	18	17	34				1				1		
	3	2	19	18	35		1		1				1		
	4	3	20	19	36		12		1				200		
	5	4	21	20	37			-					-	-	
	6	5	22	21	36							1.11		-	
	7	6	23	22	39							1.1.1		1	
	8	7	24	23	4 Ŭ	-			1				1	1	
	9	8	25	24	41				I						
	10	9	26	25	42							i		i	
	11	10	27	26	43							÷			
	12	11	28	27	44				11			1.1.1	1	÷	
	13	12	29	28	45			0	1	1.		1.11.1		1	
	14	13	.30	29	46				1						
	15	14	31	30	47		1.0					1	· · · · · · · ·	10	
	16	15	32						1					-	

NONE		Total Claims Allowed: 30		
(Assistant Examiner)	(Date)			
/Don P Le/ Primary Examiner,Art Unit 2819	11/07/2010	O.G. Print Claim(s)	O.G. Print Figure	
(Primary Examiner)	(Date)	1	2A	

U.S. Patent and Trademark Office

Part of Paper No. 20101107

INTEL - 1004 Page 433 of 539

12836364 - GAU: 2819

	Attorney Docket No. 2885/139	^{Serial No.} Unassigned			
INFORMATION DISCLOSURE STATEMENT BY APPLICANTS	Applicant(s) VORBACH				
PTO-1449	Filing Date Herewith	Group Art Unit Unassigned			

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	RE34363	August 31, 1993	Freeman			
	RE34,444	November 16, 1993	Kaplinsky			
	RE37,195	May 29, 2001	Kean			
	60/109,417	November 18, 1998	Jefferson et al.			
	2,067,477	January 12, 1937	J.B. Cooper	and a starting of the starting		
	3,242,998	March 29, 1966	C.H. Gubbins			
	3,681,578	August 1, 1972	Stevens			
	3,757,608	September 11, 1973	Willner			
	3,855,577	December 17, 1974	Vandierendonck			
	4,233,667	November 11, 1980	Devine et al.			
	4,414,547	November 8, 1983	Knapp et al.			
	4,489,857	February 6, 1986	Agrawal et al.			
	4,498,134	February 5, 1985	Hansen et al.			
	4,498,172	February 5, 1985	Bhavsar			
	4,566,102	January 21, 1986	Hefner			
	4,571,736	February 18, 1986	Agrawal et al.		· .	
	4,590,583	May 20, 1986	Miller			
	4,591,979	May 27, 1986	Iwashita			
	*4,623,997	November 18, 1986	Tulpule			
	4,663,706	May 5, 1987	Allen et al.			
	4,667,190	May 19, 1987	Fant et al.			
	4,682,284	July 21, 1987	Schrofer			
	4,706,216	November 10, 1987	Carter			
	4,720,778	January 19, 1988	Hall et al.			
	4,720,780	January 19, 1988	Dolecek			
	4,739,474	April 19, 1988	Holsztynski			
	4,761,755	August 2, 1988	Ardini et al.			
	4,811,214	March 7, 1989	Nosenchuck et al.			
	4,852,043	July 25, 1989	Guest			
	4,852,048	July 25, 1989	Morton			
	4,860,201	August 22, 1989	Stolfo et al.			
	4,870, 302	September 26, 1989	Freeman			
	4,882,687	November 21, 1989	Gordon			
	4,884,231	November 28, 1989	Mor et al.			
	4,891,810	January 2, 1990	de Corlieu et al.			
	4,901,268	February 13, 1990	Judd			
	4,910,665	March 20, 1990	Mattheyses et al.			
	4,918,440	April 17, 1990	Furtek et al.			

ALL REFERENCES CONSIDERED EXCEPT WHERE LINEDETHEROUAGH. /D.L./ Page 434 of 539

19

ceipt date:	07/14/2010		Attorney D	ocket No	12 Serial No.	836364 -	GAU:
INFORMATION DISCLOSURE STATEMENT BY APPLICANTS		Attorney D 2885/13 Applicant(s VORBA	39	Unassi			
	PTO-1449		Filing Date Herewit		Group Art Unassi		
EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBI DATI	1	NAME	CLASS	SUBCLASS	FILING DATE
ļ	4,959,781	September 2	5, 1990	Rubinstein et al.			
	4,967,340	October 30	, 1990	Dawes			
	4,972,314	November 2	0,1990	Getzinger et al.			
	5,010,401	April 23,	1991	Murakami et al.			
	5,014,193	May 7, 1	991	Garner et al.			
	5,015,884	May 14, 1	991	Agrawal et al.			
	5,021,947	June 4, 1	991	Campbell et al.			
	5,023,775	June 11, 1	991	Poret			
	5,034,914	July 23, 1	991	Osterlund			
	5,041,924	August 20,	1991	Blackborow et al.			
	5,043,978	August 27,	1991	Nagler et al.			
	5,047,924	September 1	0, 1991	Fujioka et al.			
	5,065,308	November 1	2, 1991	Evans			
	5,072,178	December 1	0, 1991	Matsumoto			**
	5,081,375	January 14	1992	Pickett et al.			
	5,099,447	March 24,	1992	Myszewski			
	5,109,503	April 28,	992	Cruickshank et al.			
	5,113,498	May 12, 1	992	Evan et al.		-	
2	5,115,510	May 19, 1	992	Okamoto et al.			
	5,123,109	June 16, 1	992	Hillis			
	5,125,801	June 30, 1	992	Nabity et al.			
	5,128,559	July 7, 19	092	Steele			
	5,142,469	August 25,	1992	Weisenborn			
	5,144,166	September 1	T	Camarota et al.			
	5,193,202	March 9, 1	993	Jackson et al.			
	5,203,005	April 13, 1	993	Horst			
	5,204,935	April 20, 1	.993	Mihara et al.			
	5,208,491	May 4, 1	993	Ebeling et al.			
	5,212,716	May 18, 1	993	Ferraiolo et al.			
-	*5,212,777	May 18, 1	993	Gove et al.			
	5,218,302	June 8, 19	993	Loewe et al.			
	5,226,122	July 6, 19	93	Thayer et al.			
	5,233,539	August 3,	1993	Agrawal et al.			
	5,237,686	August 17,	1993	Asano et al.			
	5,247,689	September 2	, 1993	Ewert			
	5,274,593	December 28	, 1993	Proebsting			
	5,276,836	January 4,	1994	Fukumaru et al.			
	5,287,472	February 15	1994	Horst			
	5,287,532	February 15	1994	Hunt			

ALL REFERENCES CONSIDERED EXCEPT WHERE LINN DETHROUGH. /D.L./ Page 435 of 539

12836364 - GAU: 2819

	FORMATION DISCLOSURE		Attorney D 2885/1		Serial No. Unassi			
STATEMENT BY APPLICANTS		Applicant(VORB						
	PTO-1449		Filing Date Herewi		Group Art Unit Unassigned			
EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBI DATI		NAME	CLASS	SUBCLASS	FILING DATE	
	5,294,119	March 15,	1994	Vincent et al.				
	5,301,284	April 5, 1	994	Estes et al.				
	5,301,344	April 5, 1	994	Kolchinsky				
	5,303,172	April 12,	1994	Magar et al.				
	5,311,079	May 10, 1	994	Ditlow et al.				
	5,327,125	July 5, 1	994	Iwase et al.				
	5,336,950	August 9,	1994	Popli et al.				
	5,343,406	August 30,	1994	Freeman et al.				
	5,347,639	September 1	3, 1994	Rechtschaffen et al.				
	5,349,193	September 2	0, 1994	Mott et al.				
	5,353,432	October 4,	1994	Richek et al.				
	5,361,373	November 1	, 1994	Gilson				
	5,379,444	January 3,	1995	Mumme				
	5,392,437	February 21	, 1995	Matter et al.				
	5,408,643	April 18,	1995	Katayose				
	5,410,723	April 25,	995	Schmidt et al.				
	5,412,795	May 2, 1	995	Larson				
	5,418,952	May 23, 1	995	Morley et al.				
	5,418,953	. May 19	95	Hunt et al.				
	5,421,019	May 30, 1	995	Holsztynski et al.				
	5,422,823	June 6, 1	995	Agrawal et al.		[[
	5,425,036	June 13, 1	995	Liu et al.				
	5,426,378	June 20, 1	995	Ong				
	5,428,526	June 27, 1	995	Flood et al.				
	5,430,687	July 4, 19	995	Hung et al.				
	5,440,245	August 8,	1995	Galbraith et al.				
	5,440,538	August 15,	1995	Olsen et al.				
	5,442,790	August 15,	1995	Nosenchuck				
	5,444,394	August 22,	1995	Watson et al.				
	5,448,186	September 5	, 1995	Kawata				
	5,455,525	October 3,	1995	Ho et al.				
	5,457,644	October 10,	1995	McCollum				
	5,465,375	November 7	, 1995	Thepaut et al.				
	5,469,003	November 21	, 1995	Kean				
	5,473,266	December 5	, 1995	Ahanin et al.				
	5,473,267	December 5	, 1995	Stansfield				
	5,475,583	December 12	, 1995	Bock et al.				
	5,475,803	December 12	, 1995	Stearns et al.				
	5,475,856	December 12	, 1995	Kogge				

ALL REFERENCES CONSIDERED EXCEPT WHERE LINE OUT GH. /D.L./ Page 436 of 539

12836364 - GAU: 2819

INFORMATION DISCLOSURE		Attorney D 2885/11		Serial No. Unassi	gned		
	STATEMENT BY APPLICANTS		Applicant(s) VORBACH				
	PTO-1449		Filing Date Herewi		Group Art Unit Unassigned		
EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBI DATI		NAME	CLASS	SUBCLASS	FILING DATE
	5,477,525	December 1		Masanobu Okabe			
	5,483,620	January 9,		Pechanek et al.			
	, 5,485,103	January 16		Pedersen et al.			-
	5,485,104	January 16	, 1996	Agrawal et al.			
	5,489,857	February 6	, 1996	Agrawal et al.			
	5,491,353	February 13		Kean			
	5,493,239	February 20		Zlotnick			
	5,497,498	March 5,	-	Taylor			
	5,506,998	April 9, 1	996	Kato et al.			
	5,510,730	April 23,	1996	El Gamal et al.			
	5,511,173	April 23,	1996	Yamaura et al.			
	5,513,366	April 30,		Agarwal et al.			
	5,521,837	- May 28, 1		Frankle et al.		·	
	5,522,083	May 28, 1		Gove et al.			
	5,525,971	June 11, 1		Flynn			
	5,530,873	June 25, 1		Takano			
	5,530,946	June 25, 1		Bouvier et al.			-
	5,532,693	July 2, 1		Winters et al.			
	5,532,957	July 2, 1		Malhi			
	5,535,406	July 9, 1		Kolchinsky			
	5,537,057	July 16, 1		Leong et al.			
	5,537,580	July 16, 1		Giomi et al.			
	5,537,601	July 16, 1		Kimura et al.			
	5,541,530	July 30, 1		Cliff et al.			
	5,544,336	August 6,		Kato et al.			
	5,548,773	August 20,		Kemeny et al.			
	5,550,782	August 27,	ŀ	Cliff et al.			
	5,555,434	September 1		Carlstedt			
	5,559,450	September 24		Ngai et al.			
	5,561,738	October 1,		Kinerk et al.			
	5,570,040	October 29,		Lytle et al.			
	*5,572,710	November 5		Asano et al.			
	5,574,930	November 12		Halverson Jr. et al.			
	5,581,731	December 3		King et al.			
	5,583,450	December 10	1	Trimberger et al.			
	5,586,044	December 17		Agrawal et al.			
	5,587,921	December 24		Agrawal et al.			
	5,588,152	December 24		Dapp et al.			
	5,590,345	December 31		Barker et al.		****	

ALL REFERENCES CONSIDERED EXCEPT WHERE LINEDER 4 Page 437 of 539

12836364 - GAU: 2819

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS		Attorney D 2885/13		Serial No. Unassigned			
		Applicant(s) VORBACH					
	PTO-1449		Filing Date Herewi		Group Art Unit Unassigned		
EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBI DATI	3	NAME	CLASS	SUBCLASS	FILING DATE
	5,590,348	December 3		Phillips et al.			
·····	5,596,742	January 21		Agarwal et al.			
	5,600,265	February 4	, 1997	El Gamal Abbas et al.			-
	5,600,845	February 4	, 1997	Gilson			
	*5,606,698	February 2	5, 1997	Powell			
	5,611,049	March 11,	1997	Pitts			
	5,617,547	April 1, 1	997	Feeney et al.	:		
	5,625,806	April 29,	1997	Kromer			-
	5,625,836	April 29,	1997	Barker et al.			
	*5,627,992	May 6, 1	997	Baror			
	5,634,131	May 27, 1	1997	Matter et al.			
	*5,646,544	July 8, 1	997	Iadanza			
	5,646,545	July 8, 1	997	Trimberger et al.			
	5,649,176	July 15, 1	997	. Selvidge et al.			
ŀ	5,649,179	July 15, 1	.997	Steenstra et al.			····
· ·	5,652,529	July 29, 1	.997	Gould et al.		-	
	5,652,894	July 29, 1	997	Hu et al.			
	5,655,069	August 5,		Ogawara et al.			***
	5,655,124	August 5,	1997	Lin	-		****
	5,657,330	August 12,		Matsumoto		-	-
	*5,659,785	August 19	1997	Pechanek et al.			
	5,659,797	August 19,		Zandveld et al.			
	5,675,743	October 7,		Mavity	· .		
	5,675,757	October 7,		Davidson et al.	:		
	5,680,583	October 21		Kuijsten			
	5,694,602	December 2		Smith			
	*5,696,791	December 9		Yeung			
	5,706,482	January 6,		Matsushima et al.			
	5,713,037	January 27,		Wilkinson et al.			
	5,717,943	February 10	, 1998	Barker et al.			
	5,732,209	March 24,	1998	Vigil et al.			
	5,734,921	March 31,		Dapp et al.			
	5,737,516	April 7, 1		Circello et al.	:		
	5,737,565	April 7, 1		Mayfield			
	5,742,180	April 21,	1	Detton et al.			
	5,745,734	April 28,		Craft et al.			
	5,748,872	May 5, 1		Norman			
	5,748,979	May 5, 1		Trimberger			
	5,752,035	May 12, 1		Trimberger			

ALL REFERENCES CONSIDERED EXCEPT WHERE LINE DETLINED ALL / Page 438 of 539

5,887,165

5,889,533

March 23, 1999

March 30, 1999

9

INFORMATION DISCLOSURE		-	Attorney Docket No. 2885/139		Serial No. Unassigned		
	NT BY APPL		Applicant(VORB				
	PTO-1449		Filing Date Herewi		Group Art Unit Unassigned		
XAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBL DATE		NAME	CLASS	SUBCLASS	FILING DATE
	5,754,459	May 19, 1	998	Telikepalli			
	5,754,820	May 19, 1	998	Yamagami			
	5,754,827	May 19, 1	998	Barbier et al.			
	5,754,871	May 19, 1	998	Wilkinson et al.			
	5,760,602	June 2, 1	998	Tan			
:	5,761,484	June 2, 1	998	Agarwal et al.			-
	5,773,994	June 30, 1	998	Jones			
	5,778,439	July 7, 19	998	Timberger et al.			
	5,781,756	July 14, 1	998	Hung			
	5,784,636	July 21, 1	998	Rupp			
	5,794,059	August 11,	1998	Barker et al.			
	5,794,062	August 11,	1998	Baxter			
	5,801,715	September 1	, 1998	Norman			
	5,802,290	September 1	, 1998	Casselman			
	*5,804,986	September 8	8, 1998	Jones	·		
	5,815,715	September 29	9,1998	Kayhan			
	*5,815,726	September 2	9, 1998	Cliff			
	5,821,774	October 13,	1998	Veytsman et al.			
	5,828,229	October 27,	1998	Cliff et al.		ļ	
	5,828,858	October 27,	1998	Athanas et al.			
	5,831,448	November 3	, 1998	Кеап			
	5,838,165	November 17	7,1998	Chatter			
	5,841,973	November 24	, 1998	Cooke et al.			
	5,844,422	December 1,	, 1998	Trimberger et al.			
	5,844,888	December 1,		Narjjyka			
	5,848,238	December 8,		Shimomura et al.			
	5,854,918	December 29		Baxter			
	5,857,097	January 5, 1		Henzinger et al.			
	5,859,544	January 12,		Norman			
	5,860,119	January 12,		Dockser			
	5,862,403	January 19,		Kanai et al.			
	5,865,239	February 2,		Carr			
	5,867,691	February 2,		Shiraishi			
	5,867,723	February 2,		Peters et al.			
	5,870,620	February 9,		Kadosumi et al.			
	5,884,075	March 16, 1		Hester et al.			
	5,887,162	March 23, 1	999	Williams et al.			

ALL REFERENCES CONSIDERED EXCEPT WHERE LINED THROUGH. /D.L./ Page 439 of 539

Martel et al.

Lee

12836364 - GAU: 2819

	INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449		Attorney Docket No. Serial No. 2885/139 Unassigned Applicant(s) VORBACH				
			Filing DateGroup Art UnitHerewithUnassigned				
EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBL DATE		NAME	CLASS	SUBCLASS	FILING DATE

EXAMINER'S INITIALS	PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
**************************************	5,889,982	March 30, 1999	Rodgers et al.			
	5,892,370	April 6, 1999	Eaton et al.			
	5,892,961	April 6, 1999	Trimberger			
	5,892,962	April 6, 1999	Cloutier			
······	5,901,279	May 4, 1999	Davis Ill			
	5,915,123	June 22, 1999	Mirsky et al.			
	5,924,119	July 13, 1999	Sindhu et al.			
	5,926,638	July 20, 1999	Inoue, Masaharu			······
	5,927,423	July 27, 1999	Wada et al.			
	5,933,023	August 3, 1999	Young		1	
	5,933,642	August 3, 1999	Baxter et al.			
	5,936,424	April 10, 1999	Young et al.			
	5,943,242	August 24, 1999	Vorbach et al.			
	5,956,518	September 21, 1999	DeHon et al.			
	5,960,193	September 28, 1999	Guttag et al.			
	5,960,200	September 28, 1999	Eager et al.			
	5,966,143	October 12, 1999	Breternitz, Jr.			<u> </u>
	5,966,534	October 12, 1999	Cooke et al.			
	5,970,254	October 19, 1999	Cooke et al.			
	5,978,260	November 2, 1999	Trimberger et al.			
	5,978,583	November 2, 1999	Ekanadham et al.			
	5,996,083	November 30, 1999	Gupta et al.			
	5,999,990	December 7, 1999	Sharrit et al.			
	6,003,143	December 14, 1999	Kim et al.			
	6,011,407	January 4, 2000	New			
	6,014,509	January 11, 2000	Furtek et al.			
	6,020,758	February 1, 2000	Patel et al.			
	6,020,760	February 1, 2000	Sample et al.			
	6,021,490	February 1, 2000	Vorbach et al.			
	6,023,564	February 8, 2000	Trimberger			
	6,023,742	February 8, 2000	Ebeling et al.			
	6,026,481	February 15, 2000	New et al.			
	6,034,538	March 7, 2000	Abramovici			
	6,035,371	March 7, 2000	Magloire			
	6,038,650	March 14, 2000	Vorbach et al.			
	6,038,656	March 14, 2000	Cummings et al.			
	6,044,030	March 28, 2000	Zheng et al.			
	6,047,115	April 4, 2000	Mohan et al.			
	6,049,222	April 11, 2000	Lawman			

ALL REFERENCES CONSIDERED EXCEPT WHERE LINE DETHROOAGH. /D.L./ Page 440 of 539

6,185,731

6,188,240

6,188,650

6,198,304

6,201,406

6,202,182

February 6, 2001

February 13, 2001

February 13, 2001

March 6, 2001

March 13, 2001

March 13, 2001

9

			Attorney D		Serial No.			
INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449			2885/1	39	Unassi	gned		
				Applicant(s) VORBACH				
				Filing Date Herewith		Group Art Unit Unassigned		
EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBI DATI		NAME	CLASS	SUBCLASS	FILING DATE	
	*6,049,866	April 11,	2000	Earl				
	6,052,773	April 18,	-	DeHon et al.			_	
	6,054,873	April 25,	2000	Laramie				
	6,055,619	April 25,		North et al.				
	6,058,469	May 2, 2	000	Baxter				
	6,076,157	June 13, 2	2000	Borkenhagen et al.				
	6,077,315	June 20, 2	2000	Greenbaum et a.			_	
	6,081,903	June 27, 2	2000	Vorbach et al.				
	6,084,429	July 4, 2	000	Trimberger				
	6,085,317	July 4, 2	000	Smith				
	6,086,628	July 11, 2	2000	Dave et al.				
	6,088,795	July 11, 2	2000	Vorbach et al.				
	6,092,174	July 18, 2	2000	Roussakov				
	6,105,105	August 15,	2000	Trimberger et al.				
	6,105,106	August 15,	2000	Manning				
	6,108,760	August 22,	2000	Mirsky ct al.				
	6,118,724	September 1	2,2000	Higginbottom				
	6,119,181	September 1	2,2000	Vorbach et al.				
	6,122,719	September 1	9, 2000	Mirsky et al.				
	6,125,408	September 2	6,2000	McGee et al.				
	6,127,908	October 3,	2000	Bozler et al.				
	6,134,166	October 17	, 2000	Lytle et al.				
	6,137,307	October 24	, 2000	Iwanczuk et al.				
	*6,144,220	November	7, 2000	Young				
	6,150,837	November 2	1,2000	Beal et al.				
	6,150,839	November 2	1, 2000	New et al.		<u> </u>		
	6,154,048	November 2	8,2000	Iwanczuk et al.				
	6,154,049	November 2	8,2000	New				
	6,157,214	December 5	, 2000	Marshall				
	6,170,051	January 2,	2001	Dowling, Eric M.				
	6,172,520	January 9,	2001	Lawman et al.				
	6,173,434	January 9,	2001	Wirthlin et al.				
	6,185,256	February 6	, 2001	Saito et al.				

ALL REFERENCES CONSIDERED EXCEPT WHERE LINE DETHRONAGH. /D.L./ Page 441 of 539

Maeda et al.

Nakaya

Hamada et al.

Sasaki

Iwanczuk et al.

Abramovici et al.

GAU: 2819

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS			Attorney Dec 2885/139		Serial No. Unassi			
			Applicant(s) VORBACH					
	PTO-1449		Filing Date Herewith			Group Art Unit Unassigned		
		1			1			
EXAMINER'S INITIALS	PATEN17 PUBLICATION NUMBER	PATENT/PUBI DATE		NAME	CLASS	SUBCLASS	FILING DATE	
	6,204,687	March 20,	2001	Schultz et al.				
	6,211,697	April 3, 2	2001	Lien et al.				
	6,212,650	April 3, 2	2001	Guccione, Steven A.				
	6,215,326	April 10,	2001	Jefferson et al.				
	6,216,223	April 10,	2001	Revilla et al.				
	6,219,833	April 17,	2001	Solomon et al.				
	6,230,307	May 8, 2	001	Davis et al.	Francisco de constante de const			
	6,240,502	May 29, 2	2001	Panwar et al.				
	6,243,808	June 5, 2	001	Wang				
	6,247,147	June 12, 2	2001	Beenstra				
	6,252,792	June 26, 2	2001	Marshall et al.			,	
	6,256,724	July 3, 2	001	Hocevar et al.				
	6,260,179	July 10, 2	2001	Ohsawa et al.				
	6,262,908	July 17, 2		Marshall et al.				
	6,263,430	July 17, 2		Trimberger et al.				
	6,266,760	July 24, 2	1	DcHon ct al.				
	6,279,077	August 21,		Nasserbakht et al.				
	6,282,627	August 28,		Wong et al.				
	6,282,701	August 28,		Wygodny et al.			****************	
	6,285,624	September 4		Chen				
	6,286,134	September 4		Click, Jr. et al.				
	6,288,566	September 1		Hanrahan et al.				
	6,289,440	September 1		Casselman				
	*6,298,396	October 2,		Loyer et al.			00	
	6,298,472	October 2,		Phillips et al.				
	6,301,706	October 9,		Maslennikov et al.				
	6,311,200	October 30,		Hanrahan et al.				
	6,311,265	October 30		Beckerle et al.				
	6,321,366	November 20	100 C	Tseng et al.				
	6,321,373	November 20		Ekanadham et al.				
	6,338,106	January 8,		Vorbach et al.				
	6,341,318	January 22,	The State of Concerns of Conce	Dakhil				
	6,347,346	February 12		Taylor				
	6,349,346	February 19	100 A 10 1	Hanrahan et al.				
	6,353,841	March 5, 2		Marshall et al.				
	6,362,650	March 26,		New et al.				
		April 9, 2		Dakhi]	1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-			
	6,370,596	April 16, 2		Pang et al.				
	<u>6,373,779</u> 6,374,286	April 16, 2 April 16, 2		Gee				

ALL REFERENCES CONSIDERED EXCEPT WHERE LINE DET HPOOLGH. /D.L./ Page 442 of 539

12836364 - GAU: 2819 Attomey Docket No. Serial No. 2885/139 Unassigned **INFORMATION DISCLOSURE** Applicant(s) STATEMENT BY APPLICANTS VORBACH **PTO-1449** Group Art Unit Filing Date Herewith Unassigned PATENT/ EXAMINER'S PUBLICATION PATENT/PUBLICATION FILING NUMBER CLASS SUBCLASS DATE INITIALS DATE NAME 6,378,068 April 23, 2002 Foster et al. April 30, 2002 Colon-Bonet et al. 6,381,624 6,389,379 May 14, 2002 Lin et al. <u>6,389,</u>579 May 14, 2002 Phillips et al. 6,392,912 May 21, 2002 Hanrahan et al. 6,398,383 June 4, 2002 Huang, Yu-Hwei 6,400,601 June 4, 2002 Sudo et al. 6,404,224 June 11, 2002 Azegami et al. 6,405,299 June 11, 2002 Vorbach et al. July 16, 2002 Wuytack et al. 6,421,809 6,421,817 July 16, 2002 Mohan et al. July 23, 2002 6,425,054 Nguyen 6,425,068 July 23, 2002 Vorbach July 30, 2002 *6,426,649 Fu et al. *6,427,156 July 30, 2002 Chapman et al. 6,430,309 August 6, 2002 Pressman et al. 6,434,642 August 13, 2002 Camilleri et al. August 13, 2002 Gaither *6,434,672 6,434,695 August 13, 2002 Esfahani et al. Jones et al. 6,434,699 August 13, 2002 6,435,054 October 10, 2000 Nguyen 6,437,441 August 20, 2002 Yamamoto 6,438,747 August 20, 2002 Schreiber et al. 6,457,116 September 24, 2002 Mirsky et al. Bilski 6,476,634 November 5, 2002 6,477,643 November 5, 2002 Vorbach et al. 6,480,937 November 12, 2002 Vorbach et al. 6,480,954 November 12, 2002 Trimberger et al. November 19, 2002 Faith et al. 6,483,343 6,487,709 November 26, 2002 Keller et al. 6,490,695 December 3, 2002 Zagorski et al. Lesea et al. 6,496,971 December 17, 2002 Vorbach 6,504,398 January 7, 2003 January 14, 2003 Gibson et al. 6,507,898 6,507,947 January 14, 2003 Schreiber et al. *6,512,804 Johnson et al. January 28, 2003

Page 10 ALL REFERENCES CONSIDERED EXCEPT WHERE LININDETHROUGH. /D.L./ Page 443 of 539

12836364 - GAU: 2819 Attorney Docket No. Serial No. 2885/139 Unassigned INFORMATION DISCLOSURE Applicant(s) STATEMENT BY APPLICANTS VORBACH **PTO-1449** Filing Date Group Art Unit Herewith Unassigned PATENT/ EXAMINER'S PUBLICATION PATENT/PUBLICATION FILING INITIALS NUMBER DATE NAME CLASS SUBCLASS DATE 6,513,077 January 28, 2003 Vorbach et al. 6,516,382 February 4, 2003 Manning 6,518,787 February 11, 2003 Allegrucci et al. 6,519,674 February 11, 2003 Lam et al. 6,523,107 February 18, 2003 Stansfield et al. 6,525,678 February 25, 2003 Veenstra et al. 6,526,520 February 25, 2003 Vorbach et al. 6,538,468 March 25, 2003 Moore 6,538,470 March 25, 2003 Langhammer et al. 6,539,415 March 25, 2003 Mercs March 25, 2003 6,539,438 Ledzius et al. 6,539,477 March 25, 2003 Seawright 6,542,844 April 1, 2003 Hanna 6,542,394 April 1, 2003 Marshall et al. 6,542,998 April 1, 2003 Vorbach *6,553,395 April 22, 2003 Marshall et al. *6,553,479 April 22, 2003 Mirsky et al. *6,567,834 May 20, 2003 Marshall et al. May 27, 2003 Vorbach et al. 6,571,381 6,587,939 July 1, 2003 Takano *6,598,128 July 22, 2003 Yoshioka et al. *6,606,704 August 12, 2003 Adiletta et al. 6,631,487 October 7, 2003 Abramovici et al. 6,633,181 October 14, 2003 Rupp Hanrahan et al. 6,657,457 December 2, 2003 6,658,564 December 2, 2003 Smith et al. 6,665,758 December 16, 2003 Frazier et al. 6,687,788 February 3, 2004 Vorbach et al. 6,697,979 February 24, 2004 Vorbach et al. 6,704,816 March 9, 2004 Burke, David 6,708,325 March 16, 2004 Cooke et al. 6,717,436 April 6, 2004 Kress et al. 6,721,830 April 13, 2004 Vorbach et al.

Page 11 ALL REFERENCES CONSIDERED EXCEPT WHERE LINE DETHROOMGH. /D.L./ Page 444 of 539

12836364 - GAU: 2819 Attorney Docket No. Serial No. 2885/139 Unassigned INFORMATION DISCLOSURE Applicant(s) STATEMENT BY APPLICANTS VORBACH **PTO-1449** Filing Date Group Art Unit Herewith Unassigned PATENT/ EXAMINER'S PUBLICATION PATENT/PUBLICATION FILING INITIALS DATE NAME SUBCLASS NUMBER CLASS DATE 6,728,871 April 27, 2004 Vorbach et al. Mirsky et al. *6,745,317 June 1, 2004 6,748,440 June 8, 2004 Lisitsa et al. *6,751,722 June 15, 2004 Mirsky et al. 6,754,805 June 22, 2004 Yujen Juan 6,757,847 June 29, 2004 Farkash et al. 6,757,892 June 29, 2004 Gokhale et al. 6,782,445 August 24, 2004 Olgiati et al. Durham et al. 6,785,826 August 31, 2004 6,802,026 October 5, 2004 Patterson et al. 6,803,787 Wicker, Jr. October 12, 2004 6,820,188 November 16, 2004 Stansfield et al. Davis et al. 6,829,697 December 7, 2004 6,847,370 January 25, 2005 Baldwin et al. 6,868,476 March 22, 2005 Rosenbluth 6,871,341 March 22, 2005 Shyr 6,874,108 March 29, 2005 Abramovici et al. Douglass et al. 6,886,092 April 26, 2005 6,901,502 May 31, 2005 Yano et al. Yamada, Akira 6,928,523 August 9, 2005 6,961,924 November 1, 2005 Bates et al. *6,975,138 December 13, 2005 Pani et al. 6,977,649 December 20, 2005 Baldwin et al. Allen et al. 7,000,161 February 14, 2006 7,007,096 February 28, 2006 Lisitsa et al. 7,010,667 March 7, 2006 Vorbach et al. Vorbach et al. 7,028,107 April 11, 2006 7,038,952 May 2, 2006 Zack et al. 7,043,416 May 9, 2006 Lin 7,210,129 April 24, 2007 May et al. Rosenbluth 7,216,204 May 8, 2007 7,237,087 June 26, 2007 Vorbach et al. 7,249,351 July 24, 2007 Songer et al.

Page 12 ALL REFERENCES CONSIDERED EXCEPT WHERE LININDETHROUGH. /D.L./ Page 445 of 539

2003/062922

2003/0086300

2003/0093662

2003/0097513

2003/0123579

2003/0135686

April 3, 2003

May 8, 2003

May 15, 2003

May 22, 2003

July 3, 2003

July 17, 2003

12836364 - GAU: 2819 Attorney Docket No. Serial No. 2885/139 Unassigned INFORMATION DISCLOSURE Applicant(s) STATEMENT BY APPLICANTS VORBACH PTO-1449 Filing Date Group Art Unit Herewith Unassigned PATENT/ EXAMINER'S PATENT/PUBLICATION PUBLICATION FILING NUMBER CLASS SUBCLASS INITIALS DATE NAME DATE 7.254.649 August 7, 2007 Subramanian et al. 11 7,340,596 March 4, 2008 Crosland et al. 7,346,644 March 18, 2008 Langhammer et al. 7,350,178 Crosland et al. March 25, 2008 *7.382,156 June 3, 2008 Pani et al. 7,595,659 September 29, 2009 Vorhach et al. Vorbach et al. 7,650,448 January 19, 2010 2001/0001860 May 24, 2001 Bien 2001/0010074 July 26, 2001 Nishihara et al. 2001/018733 October 18, 2001 Fujii et al. 2001/0032305 October 18, 2001 Barry 2001/0003834 June 14, 2001 Shimonishi 2002/0103839 August 1, 2002 Ozawa 2002/083308 June 27, 2002 Percira et al. 2002/0038414 March 28, 2002 Taylor 2002/0045952 April 18, 2002 Blemel 2002/124238 September 5, 2002 Metzgen 2002/0138716 September 26, 2002 Paul et al. 2002/013861 August 30, 2001 Adiletta et al. 2002/0143505 October 3, 2002 Drusinsky 2002/0144229 October 3, 2002 Hanrahan *2002/0156962 October 24, 2002 Chopra et al. 2002/0165886 November 7, 2002 Lam Sucyoshi et al. 2003/0001615 January 2, 2003 2003/0014743 January 16, 2003 Cooke et al 2003/0046607 March 6, 2003 Vorbach 2003/0056085 March 2, 2003 Vorbach 2003/0052711 March 20, 2003 Taylor 2003/0055861 March 20, 2003 Lai et al. 2003/0056091 March 20, 2003 Greenberg 2003/0056202 March 20, 2003 Vorbach 2003/0061542 March 27, 2003 Bates et al.

ALL REFERENCES CONSIDERED EXCEPT WHERE LINDERHROUGH. /D.L./ Page 446 of 539

Douglass et al.

Noyes et al.

Vorbach et al.

Vorbach et al.

Safavi et al.

Vorbach et al.

Attorney Docket No. Serial No. 2885/139 Unassigned INFORMATION DISCLOSURE Applicant(s) STATEMENT BY APPLICANTS VORBACH PTO-1449 Filing Date Group Art Unit Herewith Unassigned PATENT/ EXAMINER'S PUBLICATION PATENT/PUBLICATION FILING INITIALS NUMBER NAME CLASS SUBCLASS DATE DATE 2003/0192032 October 9, 2003 Andrade et al. 2004/0015899 January 22, 2004 May et al. 2004/0025005 February 5, 2004 Vorbach et al. *2004/0039880 February 26, 2004 Pentkovski et al. 2004/0078548 April 22, 2004 Claydon et al. 2004/0168099 August 26, 2004 Vorbach et al. 2004/0199688 October 7, 2004 Vorbach et al. Vorbach et al. 2005/066213 March 24, 2005 2005/0144210 June 30, 2005 Simkins et al. June 30, 2005 Simkins et al. 2005/0144212 2005/0144215 June 30, 2005 Simkins et al. Thendean et al. 2006/0130096 October 12, 2006 2006/0230094 October 12, 2006 Simkins et al. 2009/0085603 April 2, 2009 Paul et al.

FOREIGN PATENT DOCUMENTS

EXAMINER'S	DOCUMENT					TRANSLATION		
INITIALS	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO	
	0 208 457	January 14, 1987	EPO					
	0 221 360	May 13, 1987	EPO			1		
	0 398 552	November 22, 1990	EPO					
	0 428 327	May 22, 1991	EPO					
	0 463 721	January 2, 1992	EPO					
	0 477 809	April 1, 1992	EPO					
	0 485 690	May 20, 1992	EPO					
	0 497 029	August 5, 1992	EPO					
	0 539 595	May 5, 1993	EPO					
	0 628 917	December 14, 1994	EPO					
	0 678 985	October 25, 1995	EPO					
	0 686 915	December 13, 1995	EPO			-		
	0 696 001	December 5, 2001	EPO					
	0 707 269	April 17, 1996	EPO		1	_		
	0 726 532	August 14, 1996	EPO					
	0 735 685	October 2, 1996	EPO					
	0 746 106	December 4, 1996	EPO					
	0 748 051	December 11, 1996	EPO					
	0 926 594	June 30, 1999	EPO					
-	1 061 439	December 20, 2000	EPO	L=				

ALL REFERENCES CONSIDERED EXCEPT WHERE LINE DETHROOUGH. /D.L./ Page 447 of 539

12836364 - GAU: 2819

.... 9

	: 07/14/2010		Attorney Docket No.		Serial No.	836364 - (un 10.
INFORMATION DISCLOSURE			2885/139		Unassig	gned	
	ENT BY AP	PLICANTS	Applicant(s) VORBACH	1.00			
PTO-1449		Filing Date Herewith			Group Art Unit Unassigned		
· · · · · · · · · · · · · · · · · · ·				Mitter The	1 0 11 0 12		
EXAMINER'S	DOCUMENT					TRANSL	ATION
INITIALS	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO
	1 102 674	May 30, 2001	EPO				
	1 115 204	July 11, 2001	EPO			English	
	1 146 432	October 17, 2001	EPO	-			
	1 669 885	June 14, 2006	EPO			Abstract	-
	2 752 466	February 20, 1998	France			English equivalent: USP 6,425,054 cited above	1
	42 21 278	January 5, 1994	Germany				
	44 16 881	November 17, 1994	Germany			Abstract	
	38 55 673	November 20, 1996	Germany			Abstract Only	
	100 28 397	December 20, 2001	Germany				
	100 36 627	February 14, 2002	Germany				
	101 29 237	April 18, 2002	Germany				
	102 04 044	August 14, 2003	Germany				
	196 51 075	June 10, 1998	Germany			Abstract	
	196 54 593	July 2, 1998	Germany				
	196 54 595	July 2, 1998	Germany			Abstract	
	196 54 846	July 9, 1998	Germany				
	197 04 044	August 13, 1998	Germany				
	197 04 728	August 13, 1998	Germany			Abstract	
	197 04 742	September 24, 1998	Germany				
	198 07 872	August 26, 1999	Germany				
	198 22 776	March 25, 1999	Germany			Abstract	
	198 61 088	February 10, 2000	Germany				-
	199 26 538	December 14, 2000	Germany			Abstract	
	2 304 438	March 19, 1997	United Kingdom			English	
	WO90/04835	May 3, 1990	PCT				
	WO90/11648	October 4, 1990	PCT				
	WO92/01987	February 6, 1992	PCT				
	WO93/11503	June 10, 1993	PCT				
	WO94/06077	March 17, 1994	PCT				
	WO94/08399	April 14, 1994	РСТ		1		
	WO95/00161	January 5, 1995	PCT				
	WO95/26001	September 28, 1995	PCT				
	WO98/10517	March 12, 1998	РСТ				
	WO98/26356	June 18, 1998	PCT	mankaument in			
	WO98/28697	July 2, 1998	PCT				
	WO98/29952	July 9, 1998	PCT				

ALL REFERENCES CONSIDERED EXCEPT WHERE LINE DETHER ON AGH. /D.L./ Page 448 of 539

12836364 - GAU: 2819 Attorney Docket No. Serial No. 2885/139 Unassigned INFORMATION DISCLOSURE Applicant(s) STATEMENT BY APPLICANTS VORBACH PTO-1449 Group Art Unit Filing Date Herewith Unassigned TRANSLATION EXAMINER'S DOCUMENT COUNTRY CLASS SUBCLASS INITIALS NUMBER DATE YES NO . WO98/31102 July 16, 1998 PCT WO98/035294 August 13, 1998 PCT WO98/35299 August 13, 1998 PCT WO99/00731 January 7, 1999 PCT WO99/00739 January 7, 1999 PCT WO99/12111 March 11, 1999 PCT WO99/32975 July 1, 1999 PCT WO99/40522 August 12, 1999 PCT WO99/44147 PCT September 2, 1999 WO99/44120 September 2, 1999 PCT WO00/17771 March 30, 2000 PCT WO00/38087 June 29, 2000 PCT WO00/045282 PCT August 3, 2000 WO00/49496 August 24, 2000 PCT WO00/77652 December 21, 2000 PCT WO01/55917 August 2, 2001 PCT WO02/13000 PCT February 14, 2002 WO02/21010 March 14, 2002 PCT WO02/29600 April 11, 2002 PCT WO02/50665 June 27, 2002 PCT WO02/071196 September 12, 2002 PCT WO02/71248 September 12, 2002 PCT WO02/071249 September 12, 2002 PCT WO02/103532 December 27, 2002 PCT WO03/017095 February 27, 2003 PCT WO03/023616 March 20, 2003 PCT WO03/025781 March 27, 2003 PCT WO03/032975 April 24, 2003 PCT WO03/036507 May 1, 2003 PCT WO 03/091875 November 6, 2003 PCT WO 04/053718 June 24, 2004 PCT WO04/114128 December 29, 2004 PCT WO05/045692 May 19, 2005 PCT 1-229378 September 13, 1989 Japan Abstract 8-44581 February 16, 1996 Japan Abstract 7-154242 June 16, 1995 Japan Abstract April 7, 1983 Abstract 58-58672 Japan 2-226423 September 10, 1990 Japan Abstract 5-265705 October 15, 1993 Abstract Japan

Page 16 ALL REFERENCES CONSIDERED EXCEPT WHERE LINEDETHROUGH. /D.L./ Page 449 of 539

<u>12836364 - GAU: 28</u>19

INFORMATION DISCLOSURE				Attorney Docket No. 2885/139			Serial No. Unassigned		
STATEMENT BY APPLICANTS PTO-1449		Applicant(s) VORBACH							
			ling Datc [erewith		Group Art Unassi				
EXAMINER'S	DOCUMENT						TRANS	LATION	

EXAMINER'S	DOCUMENT					TRANSLATION	
INITIALS	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO
	5-276007	October 22, 1993	Japan			Abstract	
	6-266605	Setember 22, 1994	Japan			Abstract	
	7-086921	March 31, 1995	Japan			Abstract	
	8-101761	April 16, 1996	Japan			Abstract	
	8-102492	April 16, 1996	Japan			Abstract	•
	8-148989	June 7, 1995	Japan			Abstract	
	8-221164	August 30, 1996	Japan			Abstract	
	8-250685	September 27, 1996	Japan			Abstract	
	9-294069	November 11, 1997	Japan			Abstract	
	2-130023	May 18, 1990	Japan			Abstract	
	11-184718	July 9, 1999	Japan			Abstract	
,	11-307725	November 5, 1999	Japan			Abstract & Partial Translation	
	2000-076066	March 14, 2000	Japan			Abstract	
×	2000-181566	June 30, 2000	Japan			Computer Translation	
	2000-311156	November 7, 2000	Japan			Abstract	
	9-27745	January 28, 1997	Japan			Abstract	
:	05-509184	December 16, 2003	Japan			English Equivalent = USP 5,193,202 cited above	
	08069447	March 12, 1996	Japan			Abstract	
-	2001-167066	June 22, 2001	Japan			Abstract	
	2001-500682	January 16, 2001	Japan			Abstract	
	2000-201066	July 18, 2000	Japan			Abstract	
	*3-961028	August 15, 2007	Japan			Abstract	
	*2001-510650	July 31, 2001	Japan			Abstract only	
	*2002-0033457	January 31, 2002	Japan			Abstract	

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
-	Abnous et al., "Ultra-Low-Power Domain-Specific Multimedia Processors," U.C. Berkeley, 1996 IEEE, pp. 461-470.
	Abnous, A., et al., "The Pleiades Architecture," Chapter I of <i>The Application of Programmable DSPs in Mobile Communications</i> , A. Gatherer and A. Auslander, Ed., Wiley, 2002, pp. 1-33.
	Ade, et al., "Minimum Memory Buffers in DSP Applications," Electronics Letters, vol. 30, No. 6, March 17, 1994, pp. 469-471.
	Advanced RISC Machines, "Introduction to AMBA," October 1996, Section 1, pp. 1-7.
	Albaharna, O.T. et al., "On the Viability of FPGA-Based Integrated Coprocessors," Dept. of Electrical and Electronic Engineering, Imperial College of Science, London, 1999 IEEE, pp. 206-215.

Page 17

ALL REFERENCES CONSIDERED EXCEPT WHERE LINEDETHER ON GH. /D.L./ Page 450 of 539

12836364 - GAU: 2819

	Attorney Docket No. 2885/139	Serial No. Unassigned			
INFORMATION DISCLOSURE STATEMENT BY APPLICANTS	Applicant(s) VORBACH				
PTO-1449	Filing Date Herewith	Group Art Unit Unassigned			

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.						
	Alippi, et al., "Determining the Optimum Extended Instruction Set Architecture for Application Specific Reconfigurable VLIW CPUs," IEEE, 2001, pp. 50-56.						
	Altera, "APEX 20K Programmable Logic Device Family," Altera Corporation Data Sheet, March 2004, ver. 5.1, pp. 1-117.						
	Altera, "Flex 8000 Programmable Logic Device Family," Altera Corporation product description, January 2003, pp. 1-62.						
	Altera, "Flex 10K Embedded Programmable Logic Device Family," Altera Corporation product description, January 2003, pp. 1-128.						
	*Altera, "2. TriMatrix Embedded Memory Blocks in Stratix & Stratix GX Devices," Altera Corporation, July 2005, 28 pages.						
	*Altera, "APEX II Programmable Logic Device Family," Altera Corporation Data Sheet, August 2002, Ver. 3.0, 99 pages.						
	Arabi, et al., "PLD Integrates Dedicated High-speed Data Buffering, Complex State machine, and Fast Decode Array," conference record on WESCON '93, Sep. 28, 1993, pp. 432-436.						
	ARM, "The Architecture for the Digital World," http://www.arm.com/products/ March 18, 2009, 3 pages.						
	ARM, "The Architecture for the Digital World; Milestones," http://www.arm.com/aboutarm/milestones.html March 18, 2009, 5 pages.						
	Asari, K. et al., "FeRAM circuit technology for system on a chip," Proceedings First NASA/DoD Workshop on Evolvable Hardware (1999), pp. 193-197.						
	Athanas, "A Functional Reconfigurable Architecture and Compiler for Adoptive Computing," IEEE 1993, pages 49-55.						
	Athanas, et al., "An Adaptive Hardware Machine Architecture and Compiler for Dynamic Processor Recongifugation," IEEE, Laboratory for Engineering man/Machine Systems Division of Engineering, Box D, Brown University, Providence, Rhode Island, 1991, pages 397-400.						
	Athanas et al., "Processor Reconfiguration Through Instruction-Set Metamorphosis," 1993, IEEE Computers, pp. 11-18.						
	Atmel, 5-K-50K Gates Coprocessor FPGA with Free Ram, Data Sheet, July 2006, 55 pages.						
	Atmel, FPGA-based FIR Filter Application Note, September 1999, 10 pages.						
	Atmel, "An Introduction to DSP Applications using the AT40K FPGA," FPGA Application Engineering, San Jose, CA, April 2004, 15 pages.						
	Atmel, Configurable Logic Design & Application Book, Atmel Corporation, 1995, pp. 2-19 through 2-25.						
	Atmel, Field Programmable Gate Array Configuration Guide, A76000 Series Configuration Data Sheet, September 1999, pp. 1-20.						
	Bacon, D. et al., "Compiler Transformations for High-Performance Computing," ACM Computing Surveys, 26(4):325-420 (1994)						
	Bakkes, P.J., et al., "Mixing Fixed and Reconfigurable Logic for Array Processing," Dept. of Electrical and Electronic Engineering, University of Stellenbosch, South Africa, 1996 IEEE, pp. 118-125.						
	Baumgarte, V. et al., PACT XPP "A Self-reconfigurable Data Processing Architecture," PACT Info. GMBH, Munchen Germany, 2001, 7 pages.						
	Beck et al., "From control flow to data flow," TR 89-1050, October 1989, Dept. of Computer Science, Cornell University, Ithaca, NY, pp. 1-25.						
	Becker, J. et al., "Architecture, Memory and Interface Technology Integration of an Industrial/Academic Configurable System-on-Chip (CSoC)," IEEE Computer Society Annual Workshop on VLSI (WVLSI 2003), (February 2003)						
	Becker et al., "Automatic Parallelism Exploitation for FPL-Based Accelerators," 1998, Proc. 31st Annual Hawaii International Conference on System Sciences, pp. 169-178.						
	Becker, J., "Configurable Systems-on-Chip (CSoC)," (Invited Tutorial), Proc. of 9th Proc. of XV Brazilian Symposium on Integrated Circuit, Design (SBCCI 2002), (September 2002)						
	Becker, J. et al., "Parallelization in Co-compilation for Configurable Accelerators - a Host/accelerator Partitioning Compilation Method," Proceedings of Asia and South Pacific Design Automation Conference, Yokohama, Japan, February 10-13, 1998, 11 pages.						
	*Becker, J., "A Partitioning Compiler for Computers with Xputer-based Accelerators," 1997, Kaiserslautern University, 326 pp.						
	Bittner, "Wormhole Run-time Reconfiguration: Conceptualization and VLSI Design of a High Performance Computing System," Dissertation, January 23, 1997, pp. I-XX, 1-415.						
	*"BlueGene/L Hardware Architecture Overview," BlueGene/L design team, IBM Research, October 17, 2003 slide presentation, pp. 1-23.						
	*"BlueGene/L: the next generation of scalable supercomputer," Kissel et al., Lawrence Livermore National Laboratory, Livermore, California, November 18, 2002, 29 pages.						
	*BlueGene Project Update, January 2002, IBM slide presentation, 20 pages.						

Page 18

ALL REFERENCES CONSIDERED EXCEPT WHERE LINE PETHRONAGH. /D.L./ Page 451 of 539

12836364 - GAU: 2819

INFORM	ATION DISCLOSURE	Attorney Docket No. 2885/139	Serial No. Unassigned					
STATEM	IENT BY APPLICANTS	Applicant(s) VORBACH						
	PTO-1449	Filing Date Herewith	Group Art Unit Unassigned					
EXAMINER'S INITIALS	AU	THOR, TITLE, DATE, PERTINENT	PAGES, ETC.					
	*DlucGene/L, "An Overview of the BlueGene/L Supercomputer," The BlueGene/L Team, JBM and Lawrence Livermore National Laboratory, 2002 IEEE. pp. 1-22.							
	Bratt, A, "Motorola field programmable analogue arrays, present hardware and future trends," Motorola Programmable Technology Centre, Gadbrook Business Centre, Northwich, Cheshire, 1998, The Institute of Electrical Engineers, IEE. Savoy Place, London, pp. 1-5.							
	Cadambi, et al., "Managing Pipeline-reconfigu	rable FPGAs," ACM, 1998, pp. 55-6	4.					
	Callahan, et al., "The Garp Architecture and C	Compiler," Computer, April 2000, p	ages 62-69.					
	Cardoso, J.M.P. et al., "A novel algorithm com Portugal, 2001 IEEE, pp. 1-10.	bining temporal partitioning and sha	ring of functional units," University of Algarve, Faro,					
	Cardoso, Joao M.P. and Markus Weinhardt, "X Programmable Logic and Applications. Reconf Proceedings (Lecture Notes in Computer Scien	figurable Computing is Going Mainst	al Partitioning for the PACT-XPP Architecture," Field- tream, 12 th International Conference FPL 2002, in, Germany, 2002, pp. 864-874.					
	ng Systems with Exploitation of Operation-Level al October 2000 (Table of Contents and <u>English Abstract</u>							
	Cardoso, J.M.P., et al., "Compilation and Temp Architectures and Applications for Reconfigura	Reconfigurable Architecture," New Algorithms, OSENTIEL, W. eds., (2005) pp. 105-115.						
	into a Dynamic Reconfigurable Computing System," . Seventh Annual IEEE Symposium on NAPA Valley,							
	 CA, USA, 21-23 April 1999, IEEE Comput. Soc, US, (21 April 1999) pp.2-11. Chaudhry, G.M. et al., "Separated caches and buses for multiprocessor system," Circuits and Systems, 1993; Proceedin Symposium on Detroit, MI, USA, 16-18 August 1993, New York, NY IEEE, 16 August 1993, Pages 1113-1116, XP0 7803-1760-2. 							
	Chen et al., "A reconfigurable multiprocessor I Solid-State Circuits, Vol. 27, No. 12, December		c-specific high-speed DSP data paths," IEEE Journal of					
	Clearspeed, CSX Processor Architecture, White	paper, PN-1110-0702, 2007, pp. 1-1	5, www.clearspeed.com.					
	earspeed, CSX Processor Architecture, Whitepaper, PN-1110-0306, 2006, pp. 1-14, www.clearspeed.com.							
	Compton, K. et al., "Configurable Computing: A Survey of Systems and Software," Northwestern University, Dept. of ECE, Technical Report, 1999, (XP-002315148), 39 pages.							
	Cook, Jeffrey J., "The Amalgam Compiler Infrastructure," Thesis at the University of Illinois at Urbana-Champaign (2004) Chapter 7 & Appendix G.							
		of Reconfigurable Pipelined Datapaths," Department of Computer Science and Engineering, Proceedings of the 20th Anniversary Conference on Advanced Research in VSLI, 1999, pp. 1-15.						
	Culler, D.E.; Singh, J.P., 'Parallel Computer Architecture,'' Pages 434-437, 1999, Morgan Kaufmann, San Francisco, CA USA, XP002477559.							
	DeHon, A., "DPGA Utilization and Application," MIT Artificial Intelligence Laboratory, Proceedings of the Fourth International ACM Symposium on Field-Programmable Gate Arrays (FPGA '96), IEEE Computer Society, pp. 1-7.							
	DeHon, Andre, "Reconfigurable Architectures I AITR-1586, October 1996 (1996-10), XP00244		assachusetts Institute of Technology, Technical Report					
	Del Corso et al., "Microcomputer Buses and Li	nks," Academic Press Inc. Ltd., 1986	, pp. 138-143, 277-285.					
	Diniz, P., et al., "Automatic Synthesis of Data S 100.	torage and Control Structures for FP	GA-based Computing Engines," 2000, IEEE, pages 91-					
	Diniz, P., et al., "A behavioral synthesis estimat Rey, CA, 2001 IEEE, pp. 1-2.	tion interface for configurable compu	ning," University of Southern California, Marina Del					
	Donandt, "Improving Response Time of Progra IEEE, 1989, pages 4-167 - 4-169.	mmable Logic Controllers by use of	a Boolean Coprocessor," AEG Research Institute Berlin,					
	Dutt, et al., "If Software is King for Systems-in-	Silicon, What's New in Compilers?,	" IEEE, 1997, pp. 322-325.					
			Department of Computer Science and Engineering, 997. Proceedings., The 5th Annual IEEE Symposium,					

Page 19

ALL REFERENCES CONSIDERED EXCEPT WHERE LINEDETHE OUAGH. /D.L./ Page 452 of 539 .

12836364 - GAU: 2819

	Attorney Docket No. 2885/139	Serial No. Unassigned			
INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Applicant(s) VORBACH				
P10-1449	Filing Date Herewith	Group Art Unit Unassigned			

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.					
	*Epstein, Dave, "IBM Extends DSP Performance with Mfaxt," Microprocessor Report, Vol. 9, No. 16 (MicroDesign Resources), December 4, 1995, pp. 1-4 [XL0029013].					
	Equator, Pixels to Packets, Enabling Multi-Format High Definition Video, Equator Technologies BSP-15 Product Brief, <u>www.equator.com</u> , 2001, 4 pages.					
	Fawcett, B.K., "Map, Place and Route: The Key to High-Density PLD Implementation," Wescon Conference, IEEE Center (7 November 1995) pp. 292-297.					
	Ferrante, J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming Languages and Systems," July 1987, USA, [online] Bd. 9, Nr., 3, pages 319-349, XP002156651 ISSN: 0164-0935 ACM Digital Library.					
	Fineberg, S, et al., "Experimental Analysis of a Mixed-Mode Parallel Architecture Using Bitonic Sequence Sorting," Journal of Parallel and Distributed Computing, Vol. 11, No. 3, March 1991, pages 239-251.					
	Fornaciari, et al., System-level power evaluation metrics, 1997 Proceedings of the 2 ^{tot} Annual IEEE International Conference on Innovative Systems in Silicon, New York, NY, October 1997, pp. 323-330.					
	Forstner, "Wer Zuerst Kommt, Mahlt Zuerst!: Teil 3: Einsatzgebiete und Anwendungbeispiele von FIFO-Speichem," Elektronik, August 2000, pages 104-109.					
	Franklin, Manoj et al., "A Fill-Unit Approach to Multiple Instruction Issue," Proceedings of the Annual International Symposium on Microarchitecture, November 1994, pp. 162-171.					
	Freescale Slide Presentation, An Introduction to Motorola's RCF (Reconfigurable Compute Fabric) Technology, Presented by Frank David, Launched by Freescale Semiconductor, Inc., 2004, 39 pages.					
	*Galanis, M.D. et al., "Accelerating Applications by Mapping Critical Kernels on Coarse-Grain Reconfigurable Hardware in Hybri Systems," Proceedings of the 13 th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2005, 2 pages.					
	Genius, D. et al., "A Case for Array Merging in Memory Hierarchies," Proceedings of the 9th International Workshop on Compilers for Parallel Computers, CPC'01 (June 2001), 10 pages.					
	Gokhale, M.B.et al., "Automatic Allocation of Arrays to Memories in FPGA processors with Multiple Memory Banks," Field-Programmable Custom Computing Machines, 1999, IEEE, 6 pages.					
	*Guo, Z. et al., "A Compiler Intermediate Representation for Reconfigurable Fabrics," University of California, Riverside, Dept. of Electrical Engineering, IEEE 2006, 4 pages.					
	*Gwennap, Linley, "P6 Underscores Intel's Lead," Microprocessor Report, Vol. 9., No. 2, February 16, 1995 (MicroDesign Resources), p. 1 and pp. 6-15.					
	*Gwennap, Linley, "Intel's P6 Bus Designed for Multiprocessing," Microprocessor Report, Vol. 9, No. 7 (MicroDesign Resources), May 30, 1995, p.1 and pp. 6-10.					
	Hammes, Jeff et al., "Cameron: High Level Language Compilation for Reconfigurable Systems," Department of Computer Science, Colorado State University, Conference on Parallel Architectures and Compilation Techniques, October 12-16, 1999, 9 pages.					
	Hartenstein, R. et al., "A new FPGA architecture for word-oriented datapaths," Proc. FPL'94, Springer LNCS, September 1994, pp. 144-155					
	Hartenstein, R., "Coarse grain reconfigurable architectures," Design Automation Conference, 2001, Proceedings of the ASP-DAC 2001 Asia and South Pacific, January 30- February 2, 2001, IEEE 30 January 2001, pp. 564-569.					
·	*Hartenstein et al., "Parallelizing Compilation for a Novel Data-Parailel Architecture," 1995, PCAT-94, Parallel Computing: Technology and Practice, 13 pp.					
	*Hartenstein et al., "A Two-Level Co-Design Framework for Xputer-based Data-driven Reconfigurable Accelerators," 1997, Proceedings of the Thirtleth Annual Hawaii International Conference on System Sciences, 10 pp.					
	Hastie et al., "The implementation of hardware subroutines on field programmable gate arrays," Custom Integrated Circuits Conference, 1990, Proceedings of the IEEE 1990, May 16, 1990, pp. 31.3.1 – 31.4.3 (3 pages).					
	Hauck, "The Roles of FPGAs in Reprogrammable Systems," IEEE, April 1998, pp. 615-638.					
	Hauser, J.R., et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor," University of California, Berkeley, IEEE, 1997, pages 24-33.					
	Hedge, S.J., "3D WASP Devices for On-line Signal and Data Processing," 1994, International Conference on Wafer Scale Integration, pages 11-21.					
	Hendrich, N., et al., "Silicon Compilation and Rapid Prototyping of Microprogrammed VLSI-Circuits with MIMOLA and SOLO 1400," Microprocessing & Microprogramming (September 1992) vol. 35(1-5), pp. 287-294.					
	*Huang, Libo et al., "A New Architecture for Multiple-Precision Floating-Point Multiply-Add Fused Unit Design," School of Computer National University of Defense Technology, China, IEEE 2007, 8 pages.					

Page 20

ALL REFERENCES CONSIDERED EXCEPT WHERE LINE PETHRO14GH. /D.L./ Page 453 of 539

12836364 - GAU: 2819

		Attorney Docket No. 2885/139	Serial No. Unassigned			
INFORMATION DISCLOSURE STATEMENT BY APPLICANTS		Applicant(s) VORBACH				
	PTO-1449	Filing Date Herewith .	Group Art Unit Unassigned			
EXAMINER'S INITIALS	AU	THOR, TITLE, DATE, PERTINENT	PAGES, ETC.			
r	Hwang, K., "Advanced Computer Architecture	e Parallelism, Scalability, Program	nability," 1993, McGraw-Hill, Inc., pp. 348-355.			
	Hwang, K., "Computer Architecture and Paral McGraw-Hill, Chapter 10, pp. 732-807.	lel Processing," Data Flow Computer	rs and VLSI Computations, XP-002418655, 1985			
	Hwang, L. et al., "Min-cut Replication in Parti Systems, [online] Bd. 14, Nr. 1, January 1995,		s on Computer-Aided Design of Integrated Circuits and SN: 0278-0070 IEEE Xplore.			
	IBM Technical Disclosure Bulletin, IBM Corr	., New York, XP000424878, Bd. 36,	Nr. 11, 1 November 1993, pp. 335-336.			
	"IEEE Standard Test Access Port and Boundar	ry-Scan Architecture," IEEE Std. 114	9.1-1990, 1993, pp. 1-127.			
	*IMEC, "ADRES multimedia processor & believe the date to be October 2005), 2 page	• •	ferable IP, IMEC Technology Description, (Applicant			
	Inside DSP, "Ambric Discloses Massively Par HTTP://insidedsp.com/tabid/64/articleType/A					
······	Intel, Intel MXP5800/MXP5400 Digital Media Processors, Architecture Overview, June 2004, Revision 2.4, pp. 1-24.					
		el, "Pentium Pro Family Developer's Manual , Volume 3: Operating System Writer's Guide," Intel Corporation, December 5, [submitted in 4 PDF files: Part I, Part II, Part III and Part IV], 458 pages.				
	Iseli, C., et al. "A C++ Compiler for FPGA Cu	stom Execution Units Synthesis," IEE	3E, 1995, pp. 173-179.			
	Isshiki, Tsuyoshi, et al., "Bit-Serial Pipeline S	ynthesis for Multi-FPGA Systems wil	th C++ Design Capture," 1996 IEEE, pp. 38-47.			
	Jacob, J., et al., "Memory Interfacing and Instr	uction Specification for Reconfigural	ble Processors," ACM 1999, pages 145-154.			
	Jantsch, Axel et al., "A Case Study on Hardwa IEEE, pp. 111-118.	re/Software Partitioning," Royal Inst	itute of Technology, Kista, Sweden, April 10, 1994,			
······	Jantsch, Axel et al., "Hardware/Software Parti Royal Institute of Technology, ESDLab, Elect		rface Traffic," Electronic System Design Laboratory, ril 1994), pp. 226-231.			
	*Jo, Manhwee et al., "Implementation of Fl Architecture," Design Automation Laborate	oating-Point Operations for 3D Gra pry, School of EE/CS, Scoul Nation	aphics on a Coarse-Grained Reconfigurable al University, Korea, IEEE 2007, pp. 127-130.			
	John, L., et al., "A Dynamically Reconfigurable	le Interconnect for Array Processors,"	' Vol. 6, No. 1, March 1998, IEEE, pages 150-157.			
	*Kanter, David, "NVIDIA's GT200: Inside http://www.realworidtech.com/page.cfm?A		, September 8, 2008, 27 pages.			
····	Kastrup, B., "Automatic Hardware Synthesis f Workshop on Reconfigurable Computing, 199		turing Philips CPLDs," Proceedings of the PACT			
	Kaul, M., et al., "An automated temporal parti- applications," University of Cincinnati, Cincin		PGA based reconfigurable synthesis of DSP			
	Kean, T.A., "Configurable Logic: A Dynamica Edinburgh (Dissertation) 1988, pp. 1-286	ally Programmable Cellular Architect	ure and its VLSI Implementation," University of			
	Kean, T., et al., "A Fast Constant Coefficient M Proceedings of the 6 th International Workshop		ic., Lecture Notes in Computer Science, Vol. 1142, 7 pages.			
	Kim et al., "A Reconfigurable Multifunction C Systems Volume 9, Issue 4, Aug 2001 Page(s)		Transactions on Very Large Scale Integration (VLSI)			
	Knittel, Gunter, "A PCI-compatible FPGA-Co 136-145.	processor for 2D/3D Image Processin	g," University of Turgingen, Germany, 1996 IEEE, pp.			
	Koch, Andreas et al., "High-Level-Language C Reconfigurable Communication-Centric SOCS		uters," Proceedings of European Workshop on			
	Koch, A., et al., "Practical Experiences with th	c SPARXIL Co-Processor," 1998, IE	EE, pages 394-398.			
	Koren et al., "A dala-driven VLSI array for arb 1988, pp. 30-34.	oitrary algorithms," IEEE Computer S	ociety, Long Beach, CA Vol. 21, No. 10, 1 October			
	Kung, "Deadlock Avoidance for Systolic Com Computer Architecture, May 30, 1998, pp. 252		dings of the 15 th Annual International Symposium on			
	Lange, H. et al., "Memory access schemes for a Workshop EPL 27 August 2000 pages 615-6		ammable Logic and Applications, International			

Page 21

ALL REFERENCES CONSIDERED EXCEPT WHERE LINE THROUGH. /D.L./ Page 454 of 539

12836364 - GAU: 2819

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Attorney Docket No. 2885/139	Serial No. Unassigned
	Applicant(s) VORBACH	
	Filing Date Herewith	Group Art Unit Unassigned

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Larsen, S. et al., "Increasing and Detecting Memory Address Congruence," Proceedings of the 2002 IEEE International Conference on Parallel Architectures and Compilation Techniques (PACT'02), pp. 1-12 (September 2002).
	Lee et al., "A new distribution network based on controlled switching elements and its applications," IEEE/ACT Trans. of Networking, Vol 3, No. 1, pp. 70-81, February 1995.
	Lee, R. B., et al., "Multimedia extensions for general-purpose processors," <i>IEEE Workshop on Signal Processing Systems, SIPS 97 – Desig and Implementation</i> (1997), pp. 9-23.
	Lee, Jong-eun et al., "Reconfigurable ALU Array Architecture with Conditional Execution," International Soc. Design Conference (ISOOC [online] October 25, 2004, Seoul, Korea, 5 pages.
	Lee, Ming-Hau et al., "Designs and Implementation of the MorphoSys Reconfigurable Computing Processors," The Journal of VLSI Signal Processing, Kluwer Academic Publishers, BO, Vol. 24, No. 2-3, 2 March 2000, pp. 1-29.
	Ling, X., "WASMII: An MPLD with Data-Driven Control on a Virtual Hardware," Journal of Supercomputing, Kluwer Acdemic Publishe Dordrecht, Netherlands, 1995, pp. 253-276.
	Ling et al., "WASMII: A Multifunction Programmable Logic Device (MPLD) with Data Driven Control," The Transactions of the Institute of Electronics, Information and Communication Engineers, 25 April 1994, Vol. J77-D-1, Nr. 4, pp. 309-317. [This references is in Chinese, but should be comparable in content to the Ling et al. reference above]
	Mano, M.M., "Digital Design," by Prentice Hall, Inc., Englewood Cliffs, New Jersey 07632, 1984, pp. 119-125, 154-161.
	Margolus, N., "An FPGA architecture for DRAM-based systolic computations," Boston University Center for Computational Science and MIT Artificial Intelligence Laboratory, IEEE 1997, pp. 2-11.
	Maxfield,C., "Logic that Mutates While-U-Wait," EDN (Bur. Ed) (USA), EDN (European Edition), 7 November 1996, Cahners Publishing, USA, pp. 137-140, 142.
	Mei, Bingfeng et al., "Adres: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix," Proc. Field-Programmable Logic and Applications (FPL 03), Springer, 2003, pp. 61-70.
	Mei, Bingfeng, "A Coarse-Grained Reconfigurable Architecture Template and Its Compilation Techniques," Katholeike Universiteit Leuve. PhD Thesis, January 2005, IMEC vzw, Universitair Micro-Electronica Centrum, Belgium, pp. 1-195 (and Table of Contents).
	Mei, Bingfeng, et al., "Design and Optimization of Dynamically Reconfigurable Embedded Systems," IMEC vzw, 2003, Belgium, 7 pages, http://www.imec.be/reconfigurable/pdf/ICERSA_01_design.pdf.
	Miller, M.J., et al., "High-Speed FIFOs Contend with Widely Differing Data Rates: Dual-port RAM Buffer and Dual-pointer System Provide Rapid, High-density Data Storage and Reduce Overhead," Computer Design, September 1, 1985, pages 83-86.
	Mirsky, E. DeHon, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources," Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, 1996, pp. 157-166.
	Miyamori, T. et al., "REMARC: Reconfigurable Multimedia Array Coprocessor," Computer Systems Laboratory, Stanford University, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, February 22-25, 1998, Monterey, California, United States, pp. 1-12.
	Moraes, F., et al., "A Physical Synthesis Design Flow Based on Virtual Components," XV Conference on Design of Circuits and Integrated Systems (November 2000) 6 pages.
	Muchnick, S., "Advanced Compiler Design and Implementation" (Morgan Kaufmann 1997) Table of Contents, 11 pages.
	Murphy, C., "Virtual Hardware Using Dynamic Reconfigurable Field Programmable Gate Arrays," Engineering Development Centre, Liverpool John Moores University, UK, GERI Annual Research Symposium 2005, 8 pages.
	Myers, G. "Advances in Computer Architecture," Wiley-Interscience Publication, 2nd ed., John Wiley & Sons, Inc., 1978, pp. 463-494.
	Nageldinger, U., "Design-Space Exploration for Coarse Grained Reconfigurable Architectures," (Dissertation) Universitaet Kaiserslautern, 2000, Chapter 2, pp. 19-45.
	Neumann, T., et al., "A Generic Library for Adaptive Computing Environments," Field Programmable Logic and Applications, 11th International Conference, FPL 2001, Proceedings (Lecture Notes in Computer Science, vol. 2147) (2001) pp. 503-512.
	Nilsson, et al., "The Scalable Tree Protocol - A Cache Coherence Approaches for Large-Scale Multiprocessors," IEEE, pp. 498-506, December 1992.
	Norman, R.S., "Hyperchip Business Summary, The Opportunity," January 31, 2000, pages 1-3.
	Olukotun, K., "The Case for a Single-Chip Microprocessor," ACM Sigplan Notices, ACM, Association for Computing Machinery, New York, Vol. 31, No. 9, September 1996 (1996-09-00) pp. 2-11.
	Ozawa, Motokazu et al., "A Cascade ALU Architecture for Asynchronous Super-Scalar Processors," IEICE Transactions on Electronics, Electronics Society, Tokyo, Japan, Vol. E84-C, No. 2, February 2001, pp. 229-237.

Page 22

ALL REFERENCES CONSIDERED EXCEPT WHERE LINE PETHEOUAGH. /D.L./ Page 455 of 539

12836364 - GAU: 2819

ceipi date	07/14/2010		12030304 - UAU. 2					
INFORMATION DISCLOSURE		Attorney Docket No. 2885/139	Serial No. Unassigned					
	IENT BY APPLICANTS	Applicant(s) VORBACH						
	РТО-1449	Filing Date Herewith	Group Art Unit Unassigned					
EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.							
	PACT Corporation, "The XPP Communication System," Technical Report 15 (2000), pp. 1-16.							
	Parhami, B., "Parallel Counters for Signed Binary Signals," Signals, Systems and Computers, 1989, Twenty-Third Asilomar Conference, Volume 1, pp. 513-516.							
	PCI Local Bus Specification, Production Vers	ion, Revision 2.1, June 1, Portland, O	R, 1995, pp. 1-281.					
	Piotrowski, A., "IEC-BUS, Die Funktionsweise des IEC-Bus unde seine Anwendung in Geräten und Systemen," 1987, Franzis-Verlag GmbH, München, pp. 20-25.							
	Pirsch, P. et al., "VLSI implementations of image and video multimedia processing systems," IEEE Transactions on Circuits and Systems for Video Technology, vol. 8, no. 7, Nov. 1998, pp. 878-891.							
	Quenot, G.M., et al., "A Reconfigurable Compute Engine for Real-Time Vision Automata Prototyping," Laboratoire Systeme de Perception, DGA/Etablissement Technique Central de l'Armement, France, 1994 IEEE, pp. 91-100.							
	Razdan et al., A High-Performance Microarchitecture with Hardware-Programmable Functional Units, Micro-27, Proceedings of the 27 th Annual International Symposium on Microarchitecture, IEEE Computer Society and Association for Computing Machinery, November 30- December 2, 1994, pp. 172-180.							
	Ryo, A., "Auszug aus Handbuch der Informationsverarbeitung," ed. Information Processing Society of Japan, Information Processing Handbook, New Edition, Software Information Center, Ohmsha, December 1998, 4 pages. [Translation provided]							
	Saleeba, M. "A Self-Contained Dynamically Reconfigurable Processor Architecture," Sixteenth Australian Computer Science Conference, ASCS-16, QLD, Australia, February, 1993, pp. 59-70.							
	Saleeba, Z.M.G., "A Self-Reconfiguring Computer System," Department of Computer Science, Monash University (Dissertation) 1998, pp. 1-306.							
	Salefski, B. et al., "Re-configurable computing in wireless," Annual ACM IEEE Design Automation Conference: Proceedings of the 38th conference on Design automation (2001) pp. 178-183.							
	Schmit, et al., "Hidden Markov Modeling and Fuzzy Controllers in FPGAs, FPGAs for Custom Computing Machines," 1995; Proceedings, IEEE Symposium in Napa Valley, CA, April 1995, pp. 214-221.							
	Schmidt, H. et al., "Behavioral synthesis for FGPA-based computing," Carnegie Mellon University, Pittsburgh, PA, 1994 IEEE, pp. 125-132.							
	Schmidt, U. et al., "Datawave: A Single-Chip Multiprocessor for Video Applications," IEEE Micro, vol. 11, no. 3, May/June 1991, pp. 22- 25, 88-94.							
	Schönfeld, M., et al., "The LISA Design Environment for the Synthesis of Array Processors Including Memories for the Data Transfer and Fault Tolerance by Reconfiguration and Coding Techniques," J. VLSI Signal Processing Systems for Signal, Image, and Video Technology, (1 October 1995) vol. 11(1/2), pp. 51-74.							
	Shin, D., et al., "C-based Interactive RTL Design Methodology," Technical Report CECS-03-42 (December 2003) pp. 1-16.							
	Shirazi, et al., "Quantitative analysis of floating point arithmetic on FPGA based custom computing machines," IEEE Symposium on FPGAs for Custom Computing Machines, IEEE Computer Society Press, April 19-21, 1995, pp. 155-162.							
	Siemers, C., "Rechenfabrik Ansaetze Fuer Extrem Parallele Prozessoren," Verlag Heinze Heise GmbH., Hannover, DE No. 15, July 16, 2001, pages 170-179.							
(Siemers et al., "The .>S <puter: a="" and="" execution="" for="" inside="" micoarchitecture="" mode="" novel="" processors="" superscalar="" using<br="" vlw="">Reconfigurable Hardware," Australian Computer Science Communications, Volume 20, No. 4, Computer Architecture, Proceedings of the 3rd Australian Computer Architecture Conference, Perth, John Morris, Ed., February 2-3, 1998, pp. 169-178.</puter:>							
	Simunic, et al., Source Code Optimization and Profiling of Fnergy Consumation in Embedded Systems, Proceedings of the 13 th International Symposium on System Synthesis, September 2000, pp. 193-198.							
······································	Singh, H. et al., "MorphoSys: An Integrated Re California, Irvine, CA. and Federal University		el Computation-Intensive Applications," University of Transactions on Computers, pp. 1-35.					
	Skokan, Z.E., "Programmable logic machine (a 1983, pp. 572-578.	A programmable cell array)," IEEE Jo	ournal of Solid-State Circuits, Vol. 18, Issue 5, October					
	Sondervan, J., "Retiming and logic synthesis,"	Electronic Engineering (January 1993	3) vol. 65(793), pp. 33, 35-36.					
	Soni, M., "VLSI Implementation of a Wormho Institute and State University, 88 pages.	le Run-time Reconfigurable Processo	r," June 2001, (Masters Thesis)Virginia Polytechnic					
		nology, Fukucka, Japan; Institute of I	is Toward the Computer Evolution," Department of Electronics, Information and Communication Engineers, Ily]					
	Sutton et al., "A Multiprocessor DSP System U	sing PADDI-2," U.C. Berkeley, 1998	3 ACM, pp. 62-65.					

Page 23

ALL REFERENCES CONSIDERED EXCEPT WHERE LINE THROUGH. /D.L./ Page 456 of 539

12836364 - GAU: 2819

ceipi date	: 07/14/2010		12836364 - GAU. 2				
INFORMATION DISCLOCUPE		Attorney Docket No. 2885/139	Serial No. Unassigned				
	ATION DISCLOSURE	Applicant(s) VORBACH					
PTO-1449		Filing Date Herewith	Group Art Unit Unassigned				
EXAMINER'S							
INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.						
	Tau, E., et al., "A First Generation DPGA Ing						
······	Tenca, A.F., et al., "A Variable Long-Precisio California, Los Angeles, 1998, pages 216-225	n Arithmetic Unit Design for Reconfig	gurable Coprocessor Architectures," University of				
	The XPP White Paper, Release 2.1, PACT - A	Technical Perspective, March 27, 20	02, pages 1-27.				
	TMS320C54X DSP: CPU and Peripherals, Te	xas Instruments, 1996, 25 pages.					
	TMS320C54x DSP: Mnemonic Instruction S	et, Texas Instruments, 1996, 342 page	5				
	Tsutsuí, A., et al., "YARDS: FPGA/MPU Hyl Laboratories, Japan, 1997 ACM, pp. 93-99.	orid Architecture for Telecommunicati	on Data Processing," NTT Optical Network Systems				
	Vasell et al., "The Function Processor: A Data Sweden, 1992, pp. 1-21.	-Driven Processor Array for Irregular	Computations," Chalmers University of Technology,				
	Villasenor, et al., "Configurable Computing S	olutions for Automatic Target Recogn	ition," IEEE, 1996 pp. 70-79.				
	Villasenor, et al., "Configurable Computing,"	Scientific American, Vol. 276, No. 6,	June 1997, pp. 66-73.				
	Villasenor, et al., "Express Letters Video Con Systems for Video Technology, IEEE, Inc., N		urable Hardware," IEEE Transactions on Circuits and				
	Wada, et al., "A Performance Evaluation of The on Communications, Comput and Signal Proc		Memory," Proceedings of the Pacific RIM Conference . 390-393.				
	Waingold, E., et al., 'Baring it all to software:	Raw machines," IEEE Computer, Sep	otember 1997, at 86-93.				
	Weinhardt, M., "Compilation Methods for Str CONTENTS AND ENGLISH ABSTRACT P		sertation, ISBN 3-89722-011-3, 1997. [TABLE OF				
	Weinbardt, Markus et al., "Pipeline Vectorization	ion for Reconfigurable Systems," 199	9, IEEE, pages 52-62.				
	Weinhardt, Markus et al., "Pipeline Vectorizat 20, No. 2, February 2001, pp. 234-248.	ion," IEEE Transactions on Computer	-Aided Design of Integrated Circuits and Systems, Vol.				
·····	Weinbardt, Markus et al., "Memory Access O Techniques, 48(3) (May 2001), pp. 1-16.	ptimization for Reconfigurable System	is," IEEE Proceedings Computers and Digital				
	Wittig, et al., "OneChip: An FPGA Processor	with Reconfigurable Logic," IEEE, 19	996, pp. 126-135.				
	Wolfe, M. et al., "High Performance Compiles	s for Parallel Computing" (Addison-V	Vesley 1996) Table of Contents, 11 pages.				
	Wu, et al., "A New Cache Directory Scheme,"	Wu, et al., "A New Cache Directory Scheme," IEEE, pp. 466-472, June 1996.					
	Xu, H. et al., "Parallel QR Factorization on a Block Data Flow Architecture," Conference Proceeding Article, March 1, 1992, pages 332-336.						
	XILINX, "Logic Cell Array Families: XC400 14.	0, XC4000A and XC4000H," 1994, p	roduct description, pp. 2-7, 2-9, 2-14, 2-15, 8-16, and 9-				
·····	XILINX, "Spartan and SpartanXL Families Fi	eld Programmable Gate Arrays," Janu	ary 1999, Xilinx, pp. 4-3 through 4-70.				
	XILINX, "The Programmable Logic Data Boo	k," 1994, Section 2, pp.1-231, Section	1 8, pp. 1, 23-25, 29, 45-52, 169-172.				
	XILINX, "XC6200 Field Programmable Gate	Arrays," April 24, 1997, Xilinx produ-	ct description, pp. 1-73.				
	XILINX, "XC3000 Series Field Programmabl	e Gate Arrays," November 6, 1998, Xi	linx product description, pp. 1-76.				
	XILINX, "XC4000E and XC4000X Series Fie	ld Programmable Gate Arrays," May	14, 1999, Xilinx product description, pp. 1-68.				
	XII.INX, "Virtex-E 1.8 V Extended Memory I 1-118.	field Programmable Gate Arrays," July	y 17, 2002, Xilinx Production Product Specification, pp.				
	XILINX, "Virtex-II and Virtex-II Pro X FPGA	User Guide," March 28, 2007, Xilinx	x user guide, pp. 1-559.				
	XILINX, "Virtex-II and Virtex-II Pro X FPGA	Platform FPGAs: Complete Data She	et," (v4.6) March 5, 2007, pp. 1-302.				
	XILINX, "Virtex-II Platform FPGAs: Comple	te Data Sheet," (v3.5) November 5, 20	07, pp.1-226.				
	XILINX, "Virtex-E 1.8 V Extended Memory F Specification, pp. 1-52.	ield Programmable Gate Arrays," (v2	2) September 10, 2002, Xilinx Production Product				
	·						

*XILINX, White Paper 370: (Virtex-6 and Spartan-6 FPGA Families) "Reducing Switching Power with Intelligent Clock Gating," Frederic Rivoallon, May 3, 2010, pp. 1-5.

Page 24

ALL REFERENCES CONSIDERED EXCEPT WHERE LINEDETHROUGH. /D.L./ Page 457 of 539

12836364 - GAU: 2819

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Attorney Docket No. 2885/139	Serial No. Unassigned
	Applicant(s) VORBACH	
	Filing Date Herewith	Group Art Unit Unassigned

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.					
	*XILINX, White Paper 298: (Spartan-6 and Virtex-6 Devices) "Power Consumption at 40 and 50 nm," Matt Klein, April 13, 2009, pp. 1-21.					
	Ye, Z.A. et al., "A C-Compiler for a Processor With a Reconfigurable Functional Unit," FPGA 2000 ACM/SIGNA International Symposium on Field Programmable Gate Arrays, Montercy, CA Feb 9-11, 2000, pp. 95-100.					
	Yeung, A. et al., "A data-driven architecture for rapid prototyping of high throughput DSP algorithms," Dept. of Electrical Engineering and Computer Sciences, Univ. of California, Berkeley, USA, Proceedings VLSI Signal Processing Workshop, IEEE Press, pp. 225-234, Napa, October 1992.					
	Yeung, A. et al., "A reconfigurable data-driven multiprocessor architecture for rapid prototyping of high throughput DSP algorithms," Dept. of Electrical Engineering and Computer Sciences, Univ. of California, Berkeley, USA, pp. 169-178, <i>IEEE</i> 1993.					
	Zhang, et al., "Architectural Evaluation of Flexible Digital Signal Processing for Wireless Receivers, Signals, Systems and Computers," 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd. 1, 29 October 2000, pp. 78-83.					
	Zhang, et al., "A 1-V Heterogeneous Reconfigurable DSP IC for Wireless Baseband Digital Signal Processing," IEEE Journal of Solid-State Circuits, Vol. 35, No. 11, November 2000, pp. 1697-1704.					
	Zhang et al., "Abstract: Low-Power Heterogeneous Reconfigurable Digital Signal Processors with Energy-Efficient Interconnect Network," U.C. Berkeley (2004), pp. 1-120.					
	Zima, H. et al., "Supercompilers for parallel and vector computers" (Addison-Wesley 1991) Table of Contents, 5 pages.					

EXAMINER	/Don Le/	DATE CONSIDERED	11/06/2010	
EXAMINER: Initial if citation of	onsidered, whether or not citation is in con	formance with M.P.E.P. 609; draw lin	e through citation if not in cont	formance and not

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

7

ALL REFERENCES CONSIDERED EXCEPT WHERE LINE Page 25 Page 25 Page 25 Page 25 Page 458 of 539



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313 1450 www.usplo.gov

BIB DATA SHEET

CONFIRMATION NO. 2050

SERIAL NUMB 12/836,364	DAT	FILING or 371(c) CLASS DATE 326		GROUP ART 2819	UNIT AT	TORNEY DOCKET NO. 2885/139
	RUL	E				
APPLICANTS Martin Vort	bach, Munich, GEF	RMANY;				
This applic whic whic	h is a CON of 12/0	12/541,299 08 82,073 04/07/ 26,595 01/09/	/14/2009 PAT 7,78 2008 PAT 7,602,21 2006 PAT 7,394,28 9/08/2003	4		
GERMANY GERMANY GERMANY EUROPEA		06/2002 04/2003 15/2003 CE (EPO) 03 0	19 428.6 08/28/200			
** IF REQUIRED 07/26/2010	[4] R. D. C. C. Warner, J. M. R. M. M. W. M.	G LICENSE G	RANTED ** ** SM/	ALL ENTITY **		<u>()</u>
		Met after Allowance	STATE OR COUNTRY GERMANY	SHEETS DRAWINGS 6	TOTAL CLAIMS 30	INDEPENDENT CLAIMS 1
ONE BRO	K, NY 10004					
UNITED S	TATES					
	GURABLE SEQUE	NCER STRU	CTUBE			
TIL O'O'N' I'C			OTOTIC			
HEOONIN			OTOTIL	All Fe	es	
					es Fees (Filing)	
FILING FEE	EES: Authority has		n Paper	1.16	Fees (Filing)	ssing Ext. of time)
FILING FEE RECEIVED	EES: Authority has	charge/credit		NT 1.16 F	Fees (Filing)	ssing Ext. of time)
FILING FEE RECEIVED	EES: Authority has	charge/credit	n Paper	NT 1.16 F	Fees (Filing) Fees (Proces Fees (Issue)	ssing Ext. of time)

Receipt date: 08/02/2010

12836364 - GAU: 2819

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Attorney Docket No. 2885/139	Serial No. 12/836,364	
	Applicant(s) VORBACH		
	Filing Date July 14, 2010	Group Art Unit 2827	

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	90/010,979	May 4, 2010 (filing date)	Vorbach et al.		 	
	90/011,087	July 8, 2010 (filing date)	Vorbach et al.			

FOREIGN PATENT DOCUMENTS

EXAMINER'S	DOCUMENT					TRANS	LATION
INITIALS	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO
	7-182167	July 21, 1995	Japan			Abstract	
	7-182160	July 21, 1995	Japan			Abstract	
	8-106443	April 23, 1996	Japan			Abstract	4
	9-237284	September 9, 1997	Japan			Abstract	
	11-046187	February 16, 1999	Japan			Abstract	
	2001-236221	August 31, 2001	Japan			Abstract	

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Hauser, John Reid, (Dissertation) "Augmenting A Microprocessor with Reconfigurable Hardware," University of California, Berkeley, Fall 2000, 255 pages. (submitted in 3 PDFs, Parts 1-3)
	Hauser, John R., "The Garp Architecture," University of California at Berkeley, Computer Science Division, October 1997, pp. 1-55.
	Venkatachalam et al., "A highly flexible, distributed multiprocessor architecture for network processing," Computer Networks, The International Journal of Computer and Telecommunications Networking, Vol. 41, No. 5, April 5, 2003, pp. 563-568.
	XILINX, "Virtex-II and Virtex-II Pro X FPGA User Guide," March 28, 2007, Xilinx user guide, pp. 1-559.
	Xilinx, Inc.'s and Avnet, Inc.'s Disclosure Pursuant to P.R. 4-2; PACT XPP TECHNOLOGIES, AG. V. XILINX, INC. and AVNET, INC., Case No. 2:07-cv-00563-TJW-CE, U.S. District Court for the Eastern District of Texas, Dec. 28, 2007, 4 pages.
	Xilinx, Inc.'s and Avnet, Inc.'s Disclosure Pursuant to P.R. 4-1; PACT XPP TECHNOLOGIES, AG. V. XILINX, INC. and AVNET, INC., Case No. 2:07-cv-00563-TJW-CE, U.S. District Court for the Eastern District of Texas, Dec. 28, 2007, 9 pages.
	Defendant's Clairn Construction Chart for P.R. 4-2 Constructions and Extrinsic Evidence for Terms Proposed by Defendants, <i>PACT XPP TECHNOLOGIES, AG. V. XILINX, INC. and AVNET, INC.</i> , Case No. 2:07-cv-00563-TJW-CE, U.S. District Court for the Eastern District of Texas, Dec. 28, 2007, pp. 1-19.
	PACT's P.R. 4-1 List of Claim Terms for Construction, PACT XPP TECHNOLOGIES, AG. V. XILINX, INC. and AVNET, INC., Case No. 2:07-cv-00563-TJW-CE, U.S. District Court for the Eastern District of Texas, Dec. 28, 2007, pp. 1-7.
	PACT's P.R. 4-2 Preliminary Claim Constructions and Extrinsic Evidence, <i>PACT XPP TECHNOLOGIES, AG. V. XILINX, INC. and AVNET, INC.</i> , Casc No. 2:07-cv-00563-TJW-CE, U.S. District Court for the Eastern District of Texas, Dec. 28, 2007, pp. 1-16, and EXHIBITS re EXTRINSIC EVIDENCE Parts in seven (7) separate additional PDF files (Parts 1-7).

EXAMINER /Don Le/	DATE CONSIDERED 11/06/2010
EXAMINER: Initial if citation considered, whether or not citation is in conformation considered. Include copy of this form with next communication to applicant.	nce with M.P.E.P. 609; draw line through citation if not in conformance and not

ALL REFERENCES CONSIDERED EXCEPT WHERE LINE DEILHROO4GH. /D.L./ Page 460 of 539

	Index of Claims		Application/Control No. 12836364 Examiner Don P Le			Applicant(s)/Patent Under Reexamination VORBACH, MARTIN Art Unit 2819				
✓	Rejected		Cancelled	N	Non-El	ected	A	Ap	peal	
=			Restricted			Interference			Objected	
	laime renumbered	tin the same ord	er as presented by ap	Plicent		CPA			R.1.47	
		i in the same ord	er as presented by ap	plicant		I CPA		. Ц	R.1.47	
	CLAIM				DATE					
Fi	nal Original	11/07/2010							10.000	
	1	71					11		11	
	2	-							1	
	3	-							-	
	4									
	5								1	
	6 7	-		-		-	-			
	8								-	
	9	-		- 1						
	10	· · ·								
	11			- 1	-					
	12	-							1	
	13			1						
	14								1	
	15		1 1				12		l	
	16	-				1	1		10.000	
	17	1000 F ()					1		1:2:2	
	1 18	=								
	2 19	=								
	3 20	=							1	
	4 21	=								
	5 22	=								
	6 23 7 24	=							·	
	7 24 B 25	=								
	9 26	-								
	0 27	=								
	1 28	=						1		
	2 29	=							1	
	3 30	=							1	
	4 31	=							1	
1	5 32	=							1	
1	6 33	=							11.2	
1	7 34	=								
	8 35	=								
1	9 36	=				1			16	

U.S. Patent and Trademark Office

Part of Paper No. : 20101107

INTEL - 1004 Page 461 of 539

	dex of (Application/Co 12836364 Examiner Don P Le	ontrol No.		Reexam		ent Under FIN
✓ F	Rejected	-	Cancelled	N	Non-Ele	ected	A	Appeal
=	= Allowed ÷		Restricted	1	Interfer	ence	0	Objected
	renumbered	in the same ord	ler as presented by app			СРА	□ T.D.	🔲 R.1.47
Final	Original	11/07/2010		1	1	- 1	1	
	-							
20	37	=						
20 21	37 38	=		_				
21	38	=						
21 22	38 39	=						
21 22 23	38 39 40	-						
21 22 23 24	38 39 40 41							
21 22 23 24 25	38 39 40 41 42	= = = = =						
21 22 23 24 25 26	38 39 40 41 42 43							
21 22 23 24 25 26 27	38 39 40 41 42 43 43 44							

Part of Paper No. : 20101107

INTEL - 1004 Page 462 of 539

12836364 - GAU: 2819

INFORMATION DISCLOSURE	2885/139
INFORMATION DISCLOSURE STATEMENT BY APPLICANT(S)	Applicant(s) VORBAC
PTO-1449	Filing Date

cant(s)

Attomey Docket No.

RBACH

Date Herewith Group Art Unit

Unassigned

Application No.

Unassigned

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS				CLASS	SUBCLASS	FILINC
	4,791,603	Dec 13, 1988	Henry			
	4,992,933	Feb 12, 1991	Taylor			
	5,036,473	Jul 30, 1991	Butts et al.			
	5,055,997	Oct 8, 1991	Sluijter et al.			
	5,103,311	Арт 7, 1992	Sluijter et al.			
	5,212,777	May 18, 1993	Gove et al.			
	5,243,238	Sep 7, 1993	Kean			
	5,287,511	Feb 15. 1994	Robinson et al.			
	5,355,508	Oct 11, 1994	Kan			
	5,365,125	Nov 15, 1994	Goetting et al.			
	5,386,154	Jan 31, 1995	Goetting et al.			
	5,386,518	Jan 31, 1995	Reagle et al.			
	5,450,022	Sep 12, 1995	New			
	5,504,439	Apr 2, 1996	Tavana			
	5,600,597	Feb 4, 1997	Kean et al.			
	5,608,342	Mar 4, 1997	Trimberger			
	5,617,577	Apr 1, 1997	Barker et al.			
	5,619,720	Apr 8, 1997	Garde et al.			
	5,635,851	Jun 3, 1997	Тауала			
	5,642,058	Jun 24, 1997	Trimberger et al.			
	5,656,950	Aug 12, 1997	Duong et al.			
	5,659,785	Aug 19, 1997	Pechanek et al.			
	5,675,262	Oct 7, 1997	Doung et al.			
	5,682,491	Oct 28, 1997	Pechanek et al.			
	5,687,325	Nov 11, 1997	Chang			
	5,705,938	Jan 6, 1998	Kean			
	5,687,325	Nov 11, 1997	Chang			
	5,696,976	Dec 9, 1997	Nizar et al.			
	5,701,091	Dec 23, 2997	Кеал			-
	5,705,938	Jan 6, 1998	Кеап			
	5,734,869	Mar 31, 1998	Chen			
	5,815,004	Sep 29, 1998	Trimberger et al.			
	5,857,109	Jan 5, 1999	Taylor			
	5,859,544	Jan 12, 1999	Norman			
	5,870,620	Feb 9, 1999	Kadosumi et al.			
	5,894,565	Apr 13, 1999	Furtek et al.			
	6,023,564	Feb 8, 2000	Trimberger			
	6,128,720	Oct 3, 2000	Pechanek et al.			1
	6,145,072	Nov 7, 2000	Shams et al.			

Page 1 ALL REFERENCES CONSIDERED EXCEPT WHERE LINEDETHE OUAGH. /D.L./ Page 463 of 539

12836364 - GAU: 2819 Attomey Docket No. Application No. 2885/139 Unassigned INFORMATION DISCLOSURE Applicant(s) STATEMENT BY APPLICANT(S) VORBACH PTO-1449 Group Art Unit Filing Date Herewith Unassigned

EXAMINER'S INITIALS				CLASS	SUBCLASS	FILING DATE
	6,178,494	Jan 23, 2001	Casselman			
	6,405,185	Jun 11, 2002	Pechanek et al.			

FOREIGN PATENT DOCUMENTS

EXAMINER'S	DOCUMENT					TRANSLA	TION
INITIALS	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO
	0 638 867 A2	Aug 11, 1994	ЕРО				

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.					
	Agarwal, A., et al., "APRIL: A Processor Architecture for Multiprocessing," Laboratory for Computer Science, MIT, Cambridge, MA, IEEE 1990, pp. 104-114.					
	Almasi and Gottlieb, Highly Parallel Computing, The Benjamin/Cummings Publishing Company, Inc., Redwood City, CA, 1989, 3 pages (Fig. 4.1).					
	Advanced RISC Machines Ltd (ARM), "AMBA - Advanced Microcontroller Bus Architecture Specification," (Document Number ARM IH 0001C), September 1995, 72 pages.					
	Alfke, Peter; New, Bernie, Xilinx Application Note, "Additional XC3000 Data," XAPP 024.000, 1994, pp. 8-11 through 8-20.					
=, 1	Alfke, Peter; New, Bernie, Xilinx Application Note, "Adders, Subtracters and Accumulators in XC3000," XAPP 022.000, 1994, pp. 8-98 through 8-104.					
	Alfke, Peter, Xilinx Application Note, "Megabit FIFO in Two Chips: One LCA Device and One DRAM," XAPP 030.000, 1994, pp. 8-148 through 8-150.					
-}	Alfke, Peter, Xilinx Application Note, "Dynamic Reconfiguration," XAPP 093, November 10, 1997, pp. 13-45 through 13-46.					
	Alfke, Peter; New, Bernie, Xilinx Application Note, "Implementing State Machines in LCA Devices," XAPP 027.001, 1994, pp. 8-169 through 8-172.					
	Algotronix, Ltd., CAL64K Preliminary Data Sheet, April 1989, pp. 1-24.					
	Algotronix, Ltd., CAL4096 Datasheet, 1992, pp. 1-53.					
	Algotronix, Ltd., CHS2x4 User Manual, "CHA2x4 Custom Computer," 1991, pp.1-38.					
	Allaire, Bill; Fischer, Bud, Xilinx Application Note, "Block Adaptive Filter," XAPP 055, August 15, 1996 (Version 1.0), pp. 1-10.					
	Altera Application Note (73), "Implementing FIR Filters in FLEX Devices," Altera Corporation, February 1998, ver. 1.01, pp. 1-23.					
	Athanas, P. (Thesis), "An adaptive machine architecture and compiler for dynamic processor reconfiguration," Brown University 1992, pp. 1-157.					
	Berkeley Design Technology, Inc., Buyer's Guide to DSP Processors, 1995, Fremont, CA., pp. 673-698.					
	Bittner, R. et al., "Colt: An Experiment in Wormhole Run-Time Reconfiguration," Bradley Department of Electrical and Computer Engineering, Blacksburg, VA, SPIE – International Society for Optical Engineering, Vol. 2914/187, November 1996, Boston, MA, pp. 187- 194.					
	Camilleri, Nick; Lockhard, Chris, Xilinx Application Note, "Improving XC4000 Design Performance," XAPP 043.000, 1994, pp. 8-21 thaough 8-35.					
	Cartier, Lois, Xilinx Application Note, "System Design with New XC4000EX I/O Features," February 21, 1996, pp. 1-8.					
	Chen, D., (Thesis) "Programmable arithmetic devices for high speed digital signal processing," U. California Berkeley 1992, pp. 1-175.					
	Churcher, S., et al., "The XC6200 FastMap TM Processor Interface," Xilinx, Inc., August 1995, pp. 1-8.					
	Cowie, Beth, Xilinx Application Note, "High Performance, Low Area, Interpolator Design for the XC6200," XAPP 081, May 7, 1997 (Version 1.0), pp. 1-10.					

Page 2 ALL REFERENCES CONSIDERED EXCEPT WHERE LINEDETHROUGH. /D.L./ Page 464 of 539

12836364 - GAU: 2819

i

evenu uare	. 0//14/2010		1200004 000.2					
		Attorney Docket No. 2885/139	Application No. Unassigned					
	ATION DISCLOSURE ENT BY APPLICANT(S)	Applicant(s) VORBACH						
	PTO-1449	Filing Date Herewith	Group Art Unit Unassigned					
EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.							
·	Duncan, Ann, Xilinx Application Note, "A32x16 Reconfigurable Correlator for the XC6200," XAPP 084, July 25, 1997 (Version 1.0), pp. 1- 14.							
	Ebeling, C., et al., "RaPiD – Reconfigurable Pipelined Datapath," Dept. of Computer Science and Engineering, U. Washington, 1996, pp. 126-135.							
	Epstein, D., "IBM Extends DSP Performance v MicroDesign Resources, Vol. 9, No. 16, Decen		Architecture to Accelerate Graphics, Video," 1995					
	Fawcett, B., "New SRAM-Based FPGA Archit	ectures Address New Applications	," Xilinx, Inc. San Jose, CA, November 1995, pp. 231-236.					
	Goslin, G; Newgard, B, Xilinx Application No.	te, "16-Tap, 8-Bit FIR Filter Appli	cations Guide," November 21, 1994, pp. 1-5.					
	Iwanczuk, Roman, Xilinx Application Note, "U	Jsing the XC4000 RAM Capability	y," XAPP 031.000, 1994, pp. 8-127 through 8-138.					
	Knapp, Steven, "Using Programmable Logic to	Accelerate DSP Functions," Xilin	ıx, Inc., 1995, pp. 1-8					
			00," XAPP 023.001, 1994, pp. 8-82 through 8-85.					
	New, Bernie, Xilinx Application Note, "Boundary Scan Emulator for XC3000," XAPP 007.001, 1994, pp. 8-53 through 8-59. New, Bernie, Xilinx Application Note, "Ultra-Fast Synchronous Counters," XAPP 014.001, 1994, pp. 8-78 through 8-81.							
	New, Bernie, Xilinx Application Note, "Using the Dedicated Carry Logic in XC4000," XAPP 013.001, 1994, pp. 8-105 through 8-115.							
		New, Bernie, <u>Xilinx Application Note</u> , "Complex Digital Waveform Generator," XAPP 008.002, 1994, pp. 8-163 through 8-164.						
	New, Bernie, <u>Xilinx Application Note</u> , "Bus-Structured Serial Input-Output Device," XAPP 010.001, 1994, pp. 8-181 through 8-182. Ridgeway, David, <u>Xilinx Application Note</u> , "Designing Complex 2-Dimensional Convolution Filters," XAPP 037.000, 1994, pp. 8-175							
	through 8-177. Rowson, J., et al., "Second-generation compilers optimize semicustom circuits," Electronic Design, February 19, 1987, pp. 92-96.							
			uting Technology," Virtual Computer Corporation, Reseda,					
	Segers, Dennis, Xilinx Memorandum, "MIKE -	- Product Description and MRD,"	June 8, 1994, pp. 1-29.					
	Texas Instruments, "TMS320C8x System-Leve	el Synopsis," September 1995, 75 p	bages.					
	Texas Instruments, "TMS320C80 Digital Signa	al Processor," Data Sheet, Digital S	ignal Processing Solutions 1997, 171 pages.					
	Texas Instruments, "TMS320C80 (MVP) Paral	lel Processor," User's Guide, Digit	al Signal Processing Products 1995, 73 pages.					
	Trainor, D.W., et al., "Implementation of the 2D DCT Using A Xilinx XC6264 FPGA," 1997, IEEE Workshop of Signal Processing Systems SiPS 97, pp. 541-550.							
	Trimberger, S, (Ed.) et al., "Field-Programmable Gate Array Technology," 1994, Kluwer Academic Press, pp. 1-258 (and the Title Page, Table of Contents, and Preface) [274 pages total].							
	Trimberger, S., "A Reprogrammable Gate Array and Applications," IEEE 1993, Proceedings of the IEEE, Vol. 81, No. 7, July 1993, pp. 1030-1041.							
	Trimberger, S., et al., "A Time-Multiplexed FPe	GA," Xilinx, Inc., 1997 IEEE, pp.	22-28.					
	Ujvari, Dan, Xilinx Application Note, "Digital	Mixer in an XC7272," XAPP 035.	002, 1994, p. 1.					
	Veendrick, H., et al., "A 1.5 GIPS video signal Integrated Circuits Conference, pp. 95-98.	processor (VSP)," Philips Researc	h Laboratories, The Netherlands, IEEE 1994 Custom					
		ing XC6200 To Microprocessors (TMS320C50 Example)," XAPP 064, October 9, 1996					
	Wilkie, Bill, <u>Xilinx Application Note</u> , "Interfact (Version 1.1), pp. 1-8.	ing XC6200 To Microprocessors (MC68020 Example)," XAPP 063, October 9, 1996					
	XCELL, Issue 18, Third Quarter 1995, "Introdu FPGA Architecture Optimized for Coprocessing		"Introducing the XC6200 FPGA Architecture: The First is," 40 pages.					
	Xilinx Application Note, Advanced Product Spa 253 – 4-286.	ecification, "XC6200 Field Program	mmable Gate Arrays," June 1, 1996 (Version 1.0), pp. 4-					
	Xilinx Application Note, "A Fast Constant Coel	fficient Multiplier for the XC6200,	"XAPP 082, August 24, 1997 (Version 1.0), pp. 1-5.					
	Xilinx Technical Data, "XC5200 Logic Cell An	ray Family," Preliminary (v1.0), A	pril 1995, pp. 1-43.					
•••••								

ALL REFERENCES CONSIDERED EXCEPT WHERE LINEDETHE OUAGH. /D.L./: Page 465 of 539

EXAMINER

/Don Le/

12836364 - GAU: 2819

INFORM	ATION DISCLOSURE	Attorney Docket No. 2885/139	Application No. Unassigned	
	ENT BY APPLICANT(S)	Applicant(s) VORBACH		
PTO-1449		Filing Date Herewith	Group Art Unit Unassigned	
EXAMINER'S INITIALS	AU	THOR, TITLE, DATE, PERTINENT	PAGES, ETC.	
	Xilinx Data Book, "The Programmable Logic	Data Book," 1996, 909 pages.		
	Xilinx, Series 6000 User's Guide, June 26, 199	97, 223 pages.		

Yeung, K., (Thesis) "A Data-Driven Multiprocessor Architecture for High Throughput Digital Signal Processing," Electronics Research Laboratory, U. California Berkeley, July 10, 1995, pp. 1-153.
Yeung, L., et al., "A 2.4GOPS Data-Driven Reconfigurable Multiprocessor IC for DSP," Dept. of EECS, U. California Berkeley, 1995 IEEE International Solid State Circuits Conference, pp. 108-110.
 ZILOG Preliminary Product Specification, "Z86C95 CMOS Z8 Digital Signal Processor," 1992, pp. 1-82.
 ZILOG Preliminary Product Specification, "Z89120 Z89920 (ROMless) 16-Bit Mixed Signal Processor," 1992, pp. 1-82.
Defendants' Invalidity Contentions in PACT XPP Technologies, AG v. XILINX, Inc., et al., (E.D. Texas Dec. 28, 2007) (No. 2:07cv563)., including Exhibits A through K in separate PDF files.

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

DATE CONSIDERED

11/06/2010

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s)	:	Martin VORBACH
Serial No.	:	12/836,364
Filing Date	:	July 14, 2010
For	:	MULTI-CORE PROCESSING SYSTEM (as amended)
Group Art Unit	:	2819
Examiner	:	Don P. Le
Confirmation No.	:	2050

Mail Stop Issue Fee Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 I hereby certify this correspondence is being electronically transmitted to the United States Patent and Trademark Office via the Office electronic filing system on December 17, 2010.

Signature: <u>/Eunice K. Chang/</u> Eunice K. Chang

AMENDMENT UNDER 37 C.F.R. § 1.312

SIR:

A Notice of Allowance for the above-identified application was mailed on November 12, 2010. Please amend the application under 37 C.F.R. §1.312 as follows:

Amendments to the Specification begin on page 2 of this paper.

Remarks begin on page 3 of this paper.

INTEL - 1004 Page 467 of 539 U.S. Patent Application No. 12/836,364 Attorney Docket No. 2885/139 Rule 312 Amendment

Amendments to the Specification:

Please replace the title of the specification on page 1 with the following title:

--MULTI-CORE PROCESSING SYSTEM --.

NY01 2061981

INTEL - 1004 Page 468 of 539

U.S. Patent Application No. 12/836,364 Attorney Docket No. 2885/139 Rule 312 Amendment

REMARKS

The title of the specification has been amended. No new subject matter has been introduced. Approval and entry are respectfully requested.

While no fee is believed to be due, the Commissioner is authorized to charge any fees or credit any overpayment to the deposit account of Kenyon & Kenyon LLP, Deposit Account No. 11-0600. The Examiner is invited to contact the undersigned to discuss any matter concerning this application.

> Respectfully submitted, KENYON & KENYON LLP

Date: December 17, 2010

By: <u>/Aaron Grunberger</u>/ Aaron Grunberger Reg. No. 59,210

> One Broadway New York, New York 10004 (212) 425-7200 (phone) (212) 425-5288 (facsimile)

CUSTOMER NO.: 26646

INTEL - 1004 Page 469 of 539

Electronic A	cknowledgement Receipt
EFS ID:	9064125
Application Number:	12836364
International Application Number:	
Confirmation Number:	2050
Title of Invention:	RECONFIGURABLE SEQUENCER STRUCTURE
First Named Inventor/Applicant Name:	Martin Vorbach
Customer Number:	26646
Filer:	Aaron Grunberger/Eunice Chang
Filer Authorized By:	Aaron Grunberger
Attorney Docket Number:	2885/139
Receipt Date:	17-DEC-2010
Filing Date:	14-JUL-2010
Time Stamp:	15:44:30
Application Type:	Utility under 35 USC 111(a)

Payment information:

Submitted wit	th Payment	no			
File Listing	g:				
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1	Amendment after Notice of Allowance	2885-139-Rule312amd.pdf	149630	no	3
'	(Rule 312)	2005 155 Naico 124 Ma.pdf	c4e91bab2fc82e5402b54d086e4edb7922c 88cf3		5
Warnings:	·				
Information:			INT	FEL - 10	04

Page 470 of 539

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

RI

1

12836364 - GAU: 2819

INFORMATION DISCLOSURE		Attorney E 2885/1		Serial No. Unassi	Serial No. Unassigned			
	NT BY APPL		Applicant(VORB					
	PTO-1449		Filing Date Herewi		Group Art Unit Unassigned			
		υ	S. PATENT	DOCUMENTS				
EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUB		NAME	CLASS	SUBCLASS	FILING DATE	
	RE34363	August 31	, 1993	Freeman				
	RE34,444	November 1		Kaplinsky				
	RE37,195	May 29,	2001	Kean				
······································	60/109,417	November 1		Jefferson et al.				
	2,067,477	January 12	, 1937	J.B. Cooper				
	3,242,998	March 29,		C.H. Gubbins				
	3,681,578	August 1,		Stevens				
	3,757,608	September I		Williner				
	3,855,577	December 1		Vandierendonek				
	4,233,667	November 1		Devine et al.				
	4,414,547	November		Knapp et al.	_			
	-4,489,857-	February 6		Agrawal et al		4571736	• • • •	
	4,498,134	February 5		Hansen et al.				
	4,498,172	February 5		Bhavsar			· · · · · · · · · · · · · · · · · · ·	
• . • . •	4,566,102	January 2)	· · · · · · · · · · · · · · · · · · ·	Hefper				
	4,571,736	February 18	······	Agrawal et al.			· · · · · · ·	
······	4,590,583	May 20,		Miller		•	· · · · · · · · · · · · · · · · · · ·	
······	4,591,979	May 20,		Jwashita				
	*4,623,997	November 1		Tuipule		<u>+</u> -		
	4,663,706	May 5, 1		Allen et al.		<u> </u>		
	4,667,190				_	·}		
	4,682,284	May 19, 1		Fant et al.				
	4,706,216	July 21, 1		Schrofer	-		•	
		November 1		Carter		· /	····•	
	4,720,778	January 19		Hall ci al.		<u> </u>		
	4,720,780	January 19		Dolccek		·		
······	4,739,474	April 19.		Holsztynski			·	
	4.761.755	August 2,		Ardini et al.		·		
	4,811,214	March 7,		Nosenchuck et al.				
· · · · · · · · · · · · · · · · ·	4,852,043	July 25, 1		Guest		<u> </u>		
	4,852,048	July 25, 1		Morton		<u> </u>		
	4,860,201	August 22.		Stolfo ct al.		<u> </u>		
	4,870, 302	September 2	•	Freeman		┨━━ ┈╍╴ ┨		
	4,882,687	November 2		Gordon	-		. <u></u>	
	4,884,231	November 2		Mor et al.		┝───┤		
·····	4,891,810	January 2,		de Corlieu et al.			· <u></u>	
	4,901,268	February 13		Judd				
-	4,910,665	March 20,	<u>1990</u>	Mattheyses et al.	· _			
	4,918,440	April 17, 1	990	Furtek et al.		(Φ_{i})		

ALL REFERENCES CONSIDERED EXCEPT WHERE LINED THROUGH. /D.L./

INTEL - 1004 Page 472 of 539

12836364 - GAU: 2819

	INFORMATION DISCLOSURE			Attorney Docket No. Serial No. 2885/139 Unassigned						
		NT BY APPL		Applicant(s) VORBACH						
		PTO-1449		Filing Date Herewith		Group Art Unit Unassigned				
ſ	EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBI DATI		NAME	CLASS	SUBCLASS	FILING DATE		
F		5,754,459	May 19, 1	1998	Telikepalli					
Ī		5,754,820	May 19,		Yamagami					
ſ		5,754,827	May 19, 1		Barbier et al.					
Γ		5,754,871	May 19,		Wilkinson et al.					
		5,760,602	June 2, 1	998	Ten					
Ē		5,761,484	June 2, 1	998	Agarwal et al.					
ſ		5,773,994	June 30,		Jones					
ſ		5,778,439	July 7, 1		Timberger et al.					
ľ		5,781,756	July 14, 1		Hung					
F		5,784,636	July 21, 1		Rupp					
ĺ		5,794,059	August I 1.		Barker et al.					
ſ		5,794,062	August 11)	Baxter		1			
ſ		5,801,715	September	<u> </u>	Norman					
Γ		5,802,290	September		Casselman					
ſ		*5,804,986	September		Jones					
ſ		5,815,715	September 2		Kayhan					
ſ		*5,815,726	September 2		Сил					
ſ	· · · · · · · · · · · · · · · · · · ·	5,821,774	October 13		Veytsman et al.					
ſ		5,828,229	October 27	1	Cliff et al.					
Γ		5,828,858	October 27	-	Athanas et al.			- 2-		
ſ		5,831,448	November 3	1	Kcan					
Γ		5,838,165	November 1		Chatter					
. [*	5,841,973	November 2		-Cooke et al.	Kessler				
<u>/</u> [5,844,422	December 1		Trimberger et al.		[i			
ίι		5,844,888	December 1		- Narjiy ks	Harkkula	Tretal			
		5,848,238	December 8		Shimumura et al.	·	1			
		5,854,918	December 2		Baxicr	····· [•		
		5,857,097	January 5,		Henzinger et al.					
		5,859,544	January 12		Nomin	·····	-			
		5,860,119	January 12,		Dockser					
		5,862,403	January 19,		Kanai et al.					
[5,865,239	February 2.		Carr	1	ļ			
[5,867,691	February 2,		Shiraishi					
		5,867,723	February 2,		Peters et al.					
		5,870,620	February 9,		Kadosumi et al.			·		
		5,884,075	March 16,		Hester et al.					
Ĺ		5,887,162	March 23,		Williams et al.					
Ĺ		5,887,165	March 23,		Martel et al.					
		5,889,533	March 30,		Lee					

ALL REFERENCES CONSIDERED EXCEPT WHERE LINED THROUGH. /D.L./

INTEL - 1004 Page 473 of 539

12836364 - GAU: 2819

	TION DISCL	OSURE	Attorney D 2885/13		Scrial No. Unassi			
STATEMENT BY APPLICANTS			Applicant(s VORB					
	РТО-1449		Filing Date Herewi		1	Group Art Unit Unassigned		
EXAMINER'S INITIALS	PATEN17 PUBLICATION NUMBER	PATENT/PUBL		NAME	CLASS	SUBCLASS	FILING DATE	
	5,889,982	March 30,	1999	Rodgers et al.				
	5,892,370	April 6, 1	999	Eaton et al.				
	5,892,961	<u>Apri</u>) 6, 1	999	Trimborger				
	5,892,962	April 6, 1	999	Cloutier				
	5,901,279	May 4, 1	999	Davis III				
	5,915,123	June 22,	1999	Mirsky et al.				
	5,924,119	July 13, 1	999	Sindhu et al.				
	5,926,638	July 20, 1	999	Inoue, Masaharu				
	5,927,423	July 27, 1	999	Wada et al.				
	5,933,023	August 3,		Young				
	5,933,642	August 3,	1999	Baxter et al.				
	5,936,424 AUQ, April 14		1999	Young et al.				
	5,943,242	August 24,					-	
	5,956,518	September 2	1, 1999	DeHon et al.				
····	5,960,193	September 2		Guttag et al.				
	5,960,200	September 2	8, 1999	Eager et al.				
-	5,966,143	October 12		Breternitz, Jr.				
	5,966,534	October 12		Cooke et al.				
	5,970,254	October 19		Cooke et al.				
	5,978,260	November 2		Trimberger et al.				
	5,978,583	November 2		Ekenadham et al.				
	5,996,083	November 3		Gupta et al.				
· · · ·	5,999,990	December 7		Sharrit et al.		<u> </u>		
	6,003,143	December 14		Kim et al.				
	6,011,407	January 4,		New	··			
	6,014,509	January 11,		Furtck ct al.			· · · · · · · · · ·	
	6,020,758	February 1		Patel et al.				
	6,020,760	February 1		Sample et al.	-			
	6,021,490	February I,		Vorbach et al.				
	6,023,564	February 8,	1	Trimberger				
	6,023,742	February 8		Ebeling et al.	· · · · · · · · ·			
	6,026,481	February 15		New et al.				
u	6,034,538	March 7, 2		Abramovici		[f		
	6,035,371	March 7, 2		Magloire				
	6,038,650	March 14,		Vorbach et al.				
	6,038,656	March 14,		Cummings et al.				
	6,044,030	March 28,		Zheng et al.		<u> </u>		
	6,047,115	April 4, 2		Mohan et al.			_	
	6,049,272	April 11, 2		Lawman		 		

ALL REFERENCES CONSIDERED EXCEPT WHERE LINED THROUGH. /D.L./

:

INTEL - 1004 Page 474 of 539 2

12836364 - GAU: 2819

	INCODES		OCUDE	Attorney D 2885/11		Serial No. Unassi	gned		
	INFORMATION DISCLOSU STATEMENT BY APPLICAI PTO-1449			Applicant() VORB.					
		PTO-1449		Filing Date Herewi		Group Art Unit Unassigned			
ſ	EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBI DAT		NAME	CLASS	SUBCLASS	FILINO	
		6,378,068	Артіі 23, 1		Foster et al.	1	1	. e	
		6,381,624	April 30, 1		Colon-Bonet et al.				
		6,389,379	May 14, 1		Lin et al.				
		6,389,579	May 14, 2		Phillips et al.				
		6,392,912	May 21, 1		Hanrahan et al.	-			
		6,398,383	June 4, 2	002	Huang, Yu-Hwei				
		6,400,601	June 4, 2	002	Sudo et al.				
		6,404,224	June 11,2	2002	Azegami et al.	<u>.</u>	· · · · · · · · · · · · · · · · · · ·		
L		6,405,299	June 11,2	2002	Vorbach et al.	<u> </u>	Į		
		6,421,809	July 16, 2	2002	Wuytack et al.		1 1		
		6,421,817	July 16, 2	2002	Mohan et al.		↓ ↓	_	
		6,425,054	July 23, 2	2002	Nguyen	1		·	
L		6,425,068	July 23, 2	2002	Vorbzch				
		*6,426,649	July 30, 2	2002.	Fu et al.		ļl		
		*6,427,156	July 30, 2	2002	Chapman et al.	l	· · · · · · · · · · · · · · · · · · ·		
		6,430,309	August 6,	2002	Pressman et al.	<u> </u>	 		
		6,434,642	August 13,	2002	Camilleri et al.	·	·	•	
F		*6,434,672	August 13	, 2002	Galther	<u> </u>		<u> </u>	
	*/·	6,434,695	August 13,	2002	Esfahani et al.	·	· · ·	·····	
L		6,434,699	August 13,	2002	Jones et al.	1		•	
	6425054	6 ,435,054-	- Qotober 10	, 2006	Nguyan		July 2002		
11-		6,437,441	August 20,	2002	Yamamoto	· · · · · · · · · · · · · · · · · · ·	<u> </u>		
		6,438,747	August 20,	2002	Schreiber et al.	*			
		6,457,116	September 2	4, 2002	Mirsky et al.	•			
		6,476,634	November 5	i, 2002	Bilski			_	
L		6,477,643	November 5	6, 2002	Vorbach et al.	•			
		6,480,937	November 1	2, 2002	Vorbach et al.				
		6,480,954	November 12	2, 2002	Trimberger et al.			,	
		6,483,343	November 1	9, 2002	Faith et al.				
		6,487,709	November 20	6, 2002	Keller et al.				
		6,490,695	December 3	, 2002	Zagorski et al.			····•	
	· · · · · · · · · · · · · · · · · · ·	6,496,971	December 37	7, 2002	Lesea et al.				
1	6513077	6,504,398	January #.		Vorbach et al,			<u> </u>	
		6,507,898	January 14,		Gibson et al.				
		6,507,947	January 14,		Schreiber et al.				
		*6,512,804	January 28		Johnson et al.				

۰.

ALL REFERENCES CONSIDERED EXCEPT WHERE LINED THROUGH. /D.L./

.....

INTEL - 1004 Page 475 of 539

12836364 - GAU: 2819

	TION DISCL	OSURE	Attorney I 2885/1	Docket No. ' 39	Serial No. Unassi				
	NT BY APPL		Applicant(s) VORBACH						
	PTO-1449		Filing Dat Herew		Group Art Unit Unassigned				
EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBI DATI		NAME	CLASS	SUBCLASS	FILIN(
Linitiate	7,254,649	August 7,		Subramanian et al.					
	7,340,596	March 4,		Crosland et al.					
	7,346,644	March 1B,		Langharruner et al.					
	7,350,178	March 25		Crosland et al.	· · · · · · · · · · · · · · · · · · ·	 			
	· · · · · · · · · · · · · · · · · · ·			Pani et al.					
	*7,382,156	June 3, 2							
· ···· ··· ····	7,595,659	September 2		Vorbach et al.					
ļ	7,650,448	January 19		Vorbach et al.	-	<u> </u>			
	2001/0001860	May 24,	2001	Bicu	ļ				
	2001/0010074	July 26, 2	2001	Nishihara et al.					
	2001/018733	AUq. Ocuber H	, 2001	Fujii ct al.					
	2001/0032305	October 18	, 2001	Bany					
	2001/0003834	June 14,	2001	Shimonishi					
	2002/0103839	August 1,	2002 Ozawa	Ozawa	•				
	2002/083308	June 27,	2002	Pereira et al.	•		·····		
	2002/0038414	March 28,	2002	Teylor					
	2002/0045952	April 18,	2002	Blemel					
	2002/124238	September	5, 2002	Metzgen		· · · · · · ·			
	2002/0138716	September 2	e, 2002	Master-Pauletal.		J J			
	2002/013861	-August 30	, 2001	Adiletta et al.		Jan, 2002			
	2002/0143505	October 3		Drusinsky		·			
	2002/0144229	October 3	÷	Hanraban					
	*2002/0156962	October 24		Chopra et al.					
	2002/0165886	November		Lam .					
	2003/0001615	January 2,		Sueyoshi et al.					
	2003/0014743 2003/0046607	January 16 March 6,		Cooke et al. Vorbach et ali					
· · ·	2003/0046307	March 2,		Vorbach					
	2003/0052711	March 20,		Taylor					
	2003/0055861	March 20,		Lai et al.					
	2003/0056091	March 20,		Greenberg					
	2003/0056202	March 20,		Vorbach et al.	-				
	2003/0061542	March 27,		Bates et al.					
	2003/062922	April 3, 2		Douglass et al.					
	2003/0086300	May 8, 2		Noyes et al.					
	2003/0093662	May 15,		Vorbach et al.					
	2003/0097513	May 22, 3	2003	Vorbach et al.			ы		
	2003/0123579	July 3, 2	003	Safavi et al.					
	2003/0135686	July 17, 2	2003	Vorbach et al.			2		

ALL REFERENCES CONSIDERED EXCEPT WHERE LINED THROUGH. /D.L./

INTEL - 1004 Page 476 of 539 Receipt date: 07/14/2010

RL 16/11

eceipt date:	07/14/2010				12	836364 -	GAU: 2
INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449			Attorney Docket No. 2885/139		Serial No. Unassigned		
			Applicant(s) VORBACH				
			Filing Date Herewith		Group Art Unit Unassigned		
EXAMINER'S	PATENT/ PUBLICATION NUMBER	PATENT/PUB DAT		NAME	CLASS	SUBCLASS	FILING DATE
	2003/0192032	October 9	, 2003	Andrade et al.			
	2004/0015899	January 22	, 2004	May et al.			_
	2004/0025005	February 5	, 2004	Vorhach et al.			
	*2004/0039880	February 2	6, 2004	Pentkovski et al.			
	2004/0078548	April 22,	2004	Claydon ci al.			
	2004/0168099	August 26	, 2004	Vorbach et al.			
	2004/0199688	October 7	, 2004	Vorbach et al.			
	2005/066213	March 24	, 2005	Vorbach et al.			
	2005/0144210	June 30,	2005	Simkins et al.			
	2005/0144212	June 30,	2005	Simkins et al.			
1	2005/0144215	June 30,	2005	Simkins et al.			
06/0230096	-2006/0130096	October 12	2, 2006	Thendean et al.			
	2006/0230094	October 12	2, 2006	Simkins et al.			
	2009/0085603	April 2,	2009	Paul et al.			-

FOREIGN PATENT DOCUMENTS

EXAMINER'S	DOCUMENT					TRANSLATION	
INITIALS NUMBER	DATE	. COUNTRY	CLASS	SUBCLASS -	YES	NO	
	0 208 457	January 14, 1987	EPO				
	0 221 360	May 13, 1987	EPO .			2	
	0 398 552	November 22, 1990	EPO				
	0 428 327	May 22, 1991	EPO	11		-100	
	0 463 721	January 2, 1992	EPO				-
	0 477 809	April 1, 1992	EPO				
	0 485 690	May 20, 1992	EPO				
	0 497 029	August 5, 1992	EPO				
	0 539 595	May 5, 1993	EPO				
	0 628 917	December 14, 1994	EPO				1
	0 678 985	October 25, 1995	EPO				
_	0 686 915	December 13, 1995	ÉPO				
	0 696 001	December 5, 2001	EPO				
	0 707 269	April 17, 1996	EPO				
	0 726 532	August 14, 1996	EPO				
	0 735 685	October 2, 1996	EPO				
	0 746 106	December 4, 1996	EPO				
	0 748 051	December 11, 1996	EPO				
	0 926 594	June 30, 1999	EPO				
	1 061 439	December 20, 2000	EPO				

ALL REFERENCES CONSIDERED EXCEPT WHERE LINED THROUGH. /D.L./

INTEL - 1004 Page 477 of 539

12836364 - GAU: 2819

			UNITED STATES DEPARTMENT OF COMMER- United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandra, Vaginia 22313-1450 www.tepf0.g.tv			
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO		
12/836,364	07/14/2010	Martin Vorbach	2885/139	2050		
	26646 7590 01/07/2011 KENYON & KENYON LLP			EXAMINER		
ONE BROADW	VAY		LE, DON P			
NEW YORK, NY 10004			ART UNIT	PAPER NUMBER		
			2819			
			2819 MAIL DATE	DELIVERY MODE		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)
_		12/836,364	VORBACH, MARTIN
Hespo	onse to Rule 312 Communication	Examiner	Art Unit
		Don P. Le	2819
	The MAILING DATE of this communication	appears on the cover sheet	with the correspondence address –
	amendment filed on <u>17 December 2010</u> under 37 entered.	CFR 1.312 has been consider	ed, and has been:
b) 🗌	entered as directed to matters of form not affectir	ng the scope of the invention.	
c) 🗌	disapproved because the amendment was filed a Any amendment filed after the date the issue and the required fee to withdraw the application	fee is paid must be accompan	
d) 🗌	disapproved. See explanation below.		
		/Don P Le/ Primary Examiner, 1/5/2011	Art Unit 2819

Receipt	date:	12/1	7/2010
---------	-------	------	--------

OK to enter /Don Le/

1/4/2010

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s)	:	Martin VORBACH
Serial No.	:	12/836,364
Filing Date	:	July 14, 2010
For	:	MULTI-CORE PROCESSING SYSTEM (as amended)
Group Art Unit	:	2819
Examiner	:	Don P. Le
Confirmation No.	:	2050

Mail Stop Issue Fee Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 I hereby certify this correspondence is being electronically transmitted to the United States Patent and Trademark Office via the Office electronic filing system on December 17, 2010.

Signature: <u>/Eunice K. Chang/</u> Eunice K. Chang

AMENDMENT UNDER 37 C.F.R. § 1.312

SIR:

A Notice of Allowance for the above-identified application was mailed on November 12, 2010. Please amend the application under 37 C.F.R. §1.312 as follows:

Amendments to the Specification begin on page 2 of this paper.

Remarks begin on page 3 of this paper.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Addres: COMMISSIONER FOR PATENTS PO. Box 1450 Abromán Vaganis 72313-1450 www.upb.gov

Bib Data Sheet

CONFIRMATION NO. 2050

SERIAL NUMBER 12/836,364	FILING OR 371(c) DATE 07/14/2010 RULE	CLASS 326		G ROUP ART UNIT 2819		ATTORNEY OCKET NO. 2885/139
APPLICANTS Martin Vorbach, Munich, GERMANY;						
* CONTINUING DATA **********************************						
** FOREIGN APPLICATIONS ************************************						
** 07/26/2010 Foreign Priority claimed 35 USC 119 (a-d) condition met Verified and Acknowledged Exa	Ailowance	fter STATE OR COUNTRY GERMANY	SHEETS DRAWIN 6	G CLA		INDEPENDENT CLAIMS 1
ADDRESS 26646						
TITLE MULTI-CORE PROCESSING SYSTEM						
FILING FEE FEES: Authority has been given in Paper Image: Processing Ext. or to charge/credit DEPOSIT ACCOUNT						
RECEIVED No					3)	

		United Stat Address. COMM PO Ba	dria, Virginia, 22313-1450
APPLICATION NUMBER	FILING OR 371(C) DATE	FIRST NAMED APPLICANT	ATTY, DOCKET NO./IITLE
12/836,364	07/14/2010	Martin Vorbach	2885/139 CONFIRMATION NO. 2050
26646		PUBLICA	TION NOTICE
KENYON & KENYON LLP ONE BROADWAY NEW YORK, NY 10004			°CC000000045467854*

Title:MULTI-CORE PROCESSING SYSTEM

Publication No.US-2011-0006805-A1 Publication Date:01/13/2011

NOTICE OF PUBLICATION OF APPLICATION

The above-identified application will be electronically published as a patent application publication pursuant to 37 CFR 1.211, et seq. The patent application publication number and publication date are set forth above.

The publication may be accessed through the USPTO's publically available Searchable Databases via the Internet at www.uspto.gov. The direct link to access the publication is currently http://www.uspto.gov/patft/.

The publication process established by the Office does not provide for mailing a copy of the publication to applicant. A copy of the publication may be obtained from the Office upon payment of the appropriate fee set forth in 37 CFR 1.19(a)(1). Orders for copies of patent application publications are handled by the USPTO's Office of Public Records. The Office of Public Records can be reached by telephone at (703) 308-9726 or (800) 972-6382, by facsimile at (703) 305-8759, by mail addressed to the United States Patent and Trademark Office, Office of Public Records, Alexandria, VA 22313-1450 or via the Internet.

In addition, information on the status of the application, including the mailing date of Office actions and the dates of receipt of correspondence filed in the Office, may also be accessed via the Internet through the Patent Electronic Business Center at www.uspto.gov using the public side of the Patent Application Information and Retrieval (PAIR) system. The direct link to access this status information is currently http://pair.uspto.gov/. Prior to publication, such status information is confidential and may only be obtained by applicant using the private side of PAIR.

Further assistance in electronically accessing the publication, or about PAIR, is available by calling the Patent Electronic Business Center at 1-866-217-9197.

Office of Data Managment, Application Assistance Unit (571) 272-4000, or (571) 272-4200, or 1-888-786-0101

U.S. DEPARTMENT OF COMMERCE						
PATENT AND TRADEMARK OFFICE						
INFORMATIO	N DISCLOSURE	Docket Number:	Confirmation Number:			
STATEMENT		2885/139	2050			
Application Number	Filing Date	Examiner	Art Unit			
12/836,364	July 14, 2010	Don P. Le	2819			
Invention Title		Inventors				
MULTI-CORE PRO	DCESSING SYSTEM	Martin VORBACH				

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 I hereby certify that this correspondence is being electronically transmitted to the United States Patent and Trademark Office via the Office electronic filing system on Date: February 9, 2011 Signature: <u>/Eunice K. Chang/</u> Eunice K. Chang

Sir:

Pursuant to 37 CFR § 1.56, the attention of the Patent and Trademark Office is hereby directed to the reference(s) listed on the attached PTO-1449. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the reference(s) be made of record therein and appear among the "References Cited" on any patent to issue therefrom. The filing of this Information Disclosure Statement and the enclosed PTO Form No. 1449, shall not be construed as an admission that the information cited is prior art, or is considered to be material to patentability as defined in 37 C.F.R. § 1.56(b). The paragraphs marked below are applicable. It is believed that no fees other than those indicated below are due, but authorization is hereby given to charge any additional fees due, or to credit any overpayment, to Kenyon & Kenyon LLP, deposit account 11-0600.

E 1. This Information Disclosure Statement is being filed (a) within three months of the filing date of a national application other than a continued prosecution application under 37 C.F.R. §1.53(d), (b) within three months of the date of entry of the national stage as set forth in 37 C.F.R. § 1.491 in an international application, (c) before the mailing date of a first Office Action on the merits in the present application, OR (d) before the mailing of a first office action after filing of a request for continued examination. No certification or fee is required.

2. This Information Disclosure Statement is being filed more than three months after the U.S. filing date AND after the mailing date of the first Office Action on the merits, but before the mailing date of a final action, Notice of Allowance, or any action that otherwise closes prosecution.

 \Box a. I hereby certify that each item of information contained in this Information Disclosure Statement was first cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(1).

 \Box b. I hereby certify that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(2). □ c. The required fee of \$180.00 under 37 CFR §1.17(p) is being paid by credit card to ensure consideration of the disclosed information. <u>Any additional fees</u> may be charged to <u>Deposit Account No. 11-0600</u> of Kenyon & Kenyon LLP

3. Since this application was filed after June 30, 2003, copies of U.S. references are not included.

Respectfully submitted,

Date: February 9, 2011

/Aaron Grunberger/ Aaron Grunberger Reg. No. 59,210

KENYON & KENYON LLP One Broadway New York, NY 20004 (212) 425-7200 telephone (212) 425-5288 facsimile CUSTOMER NUMBER 26646 INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449 Attorney Docket No. 2885/139

Serial No. 12/836,364

Applicant(s)

VORBACH

Filing Date July 14, 2010 Group Art Unit 2819

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	3,753,008	August 14, 1973	Guarnaschelli			
	4,594,682	June 10, 1986	Drimak			
	5,996,048	November 30, 1999	Cherabuddi et al.			
	6,260,114	July 10, 2001	Schug			
	6,496,902	December 17, 2002	Faanes et al.			
	2002/0073282	June 13, 2002	Chauvel et al.			
	2003/0070059	April 10, 2003	Dally et al.			
	2005/0091468	April 28, 2005	Morita et al.			
	2008/0313383	December 18, 2008	Morita et al.			

FOREIGN PATENT DOCUMENTS

EXAMINER'S	DOCUMENT					TRANS	LATION
INITIALS	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	ARM Limited, "ARM Architecture Reference Manual," December 6, 2000, pp. A10-6-A10-7.
	Li, Zhiyuan, et al., "Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation," International Symposium on Field Programmable Gate Arrays, February 1, 2002, pp. 187-195.
	Melvin, Stephen et al., "Hardware Support for Large Atomic Units in Dynamically Scheduled Machines," Computer Science Division, University of Califormia, Berkeley, IEEE (1988), pp. 60-63.
	Roterberg, Eric., et al., "Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching," Proceedings of the 29 th Annual Internatinoal Symposium on Michoarchitecture, Paris, France, IEEE (1996), 12 pages.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Page 1 INTEL - 1004 Page 485 of 539

Electronic Patent A	\pp	lication Fee	e Transmi	ttal		
Application Number:	128	336364				
Filing Date:	14-	Jul-2010				
Title of Invention:	MULTI-CORE PROCESSING SYSTEM					
First Named Inventor/Applicant Name:	Martin Vorbach					
Filer:	Aa	ron Grunberger/Eu	nice Chang			
Attorney Docket Number:	288	35/139				
Filed as Small Entity						
Utility under 35 USC 111(a) Filing Fees						
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)	
Basic Filing:						
Pages:						
Claims:						
Claims in excess of 20		2202	30	26	780	
Miscellaneous-Filing:						
Petition:						
Patent-Appeals-and-Interference:						
Post-Allowance-and-Post-Issuance:						
Extension-of-Time:				INTEI Page 480	2 - 1004 5 of 539	

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Miscellaneous:				
Request for continued examination	2801	1	405	405
	Total in USD (\$)			1185

Electronic Ac	Electronic Acknowledgement Receipt					
EFS ID:	9410079					
Application Number:	12836364					
International Application Number:						
Confirmation Number:	2050					
Title of Invention:	MULTI-CORE PROCESSING SYSTEM					
First Named Inventor/Applicant Name:	Martin Vorbach					
Customer Number:	26646					
Filer:	Aaron Grunberger/Eunice Chang					
Filer Authorized By:	Aaron Grunberger					
Attorney Docket Number:	2885/139					
Receipt Date:	09-FEB-2011					
Filing Date:	14-JUL-2010					
Time Stamp:	16:06:00					
Application Type:	Utility under 35 USC 111(a)					

Payment information:

Submitted with Payment	yes				
Submitted with Fayment					
Payment Type	Credit Card				
Payment was successfully received in RAM	\$1185				
RAM confirmation Number	2836				
Deposit Account	110600				
Authorized User GRUNBERGER, AARON					
The Director of the USPTO is hereby authorized to charge	e indicated fees and credit any overpayment as follows:				
Charge any Additional Fees required under 37 C.F.R. Se	ction 1.16 (National application filing, search, and examination fees)				
Charge any Additional Fees required under 37 C.F.R. Se	ction 1.17 (Patent application and reexamination processing fees)				

Charge any Additional Fees required under 37 C.F.R. Section 1.19 (Document supply fees)

Charge any Additional Fees required under 37 C.F.R. Section 1.20 (Post Issuance fees)

Charge any Additional Fees required under 37 C.F.R. Section 1.21 (Miscellaneous fees and charges)

File Listing:					
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1		2005 120 DCEandIDC ndf	1490599		14
I		2885-139-RCEandIDS.pdf	ee892776bfcfcc7734ff06db6356d3707204 3c67	yes	14
	Multip	bart Description/PDF files in	.zip description		
	Document De	Start	E	nd	
	Request for Continued I	1		1	
	Transmittal	2		2	
	Amendment Submitted/Entere	3	1	1	
	Information Disclosure State	12	1	4	
Warnings:			· · ·		
Information:		I	1		
2	NPL Documents	ARM.pdf	550641	no	4
			b3de2357c7331caa5f47ac6a1fc4c580de4b 5499	110	
Warnings:					
Information:		1	1		
3	NPL Documents	ZhiyuanLi.pdf	1636282	no	9
			7948427458f7b49d61fccb7237a4d2f97569 b2b4		
Warnings:					
Information:		1	1		
4	NPL Documents	Melvin-et-al.pdf	526078	no	4
			3007da0601bfcd367a0237725260cb16c2f6 9d31		
Warnings:					
Information:					
5	NPL Documents	Rotenberg-et-al.pdf	2080890	no	12
			515faa4e5a005c7d90aefa220612cccc718e 6564		· -
Warnings:					
Information:					

INTEL - 1004 Page 489 of 539

6	Fee Worksheet (PTO-875)	fee-info.pdf	31962	no	2
-			75fc6799c6d625a9ec263b2733377fbdf25f 676e		-
Warnings:		·	·		
Information:					
		Total Files Size (in bytes)	: 6310	6452	
lf a new appl 1.53(b)-(d) ar	tions Under 35 U.S.C. 111 ication is being filed and the applica nd MPEP 506), a Filing Receipt (37 Cl ement Receipt will establish the filin	FR 1.54) will be issued in due			
lf a new appl 1.53(b)-(d) ar Acknowledge National Stag	ication is being filed and the applicand MPEP 506), a Filing Receipt (37 Clement Receipt will establish the filing ge of an International Application un	FR 1.54) will be issued in due on going date of the application. Inder 35 U.S.C. 371	course and the date sh	own on th	is
If a new appl 1.53(b)-(d) ar Acknowledge <u>National Stac</u> If a timely sul U.S.C. 371 an	ication is being filed and the applica nd MPEP 506), a Filing Receipt (37 Cl ement Receipt will establish the filin	FR 1.54) will be issued in due og date of the application. <u>Inder 35 U.S.C. 371</u> e of an international applicati Form PCT/DO/EO/903 indicati	course and the date sh on is compliant with th ng acceptance of the a	own on th he conditio pplication	is ons of 35

PTO/SE/30 (07-09) Approved for use through 07/31/2012. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are requir	recto respond to a collection of inn	ormation uniess (Lo	ontains a valid UMB control num	per.
Request	Application Number	12/836,364		
for Continued Examination (RCE)	Filing Date	July 14, 201	0	
Transmittal	First Named Inventor	Martin VOR	BACH	
Address to:	Art Unit	2819		
Mail Stop RCE Commissioner for Patents	Examiner Name	Don P. Le		
P.O. Box 1450 Alexandria, VA 22313-1450	Attorney Docket Numb	er 2885/139	<u> </u>	
This is a Request for Continued Examination (RCE) a Request for Continued Examination (RCE) practice under 37 CF 1995, or to any design application. See Instruction Sheet for RC	Inder 37 CFR 1.114 of the R 1.114 does not apply to any	above-identif	pplication filed prior to June 8	
Submission required under 37 CFR 1.114 Not amendments enclosed with the RCE will be entered in the applicant does not wish to have any previously filed unen amendment(s). a. Previously submitted. If a final Office action is a considered as a submission even if this box is	e order in which they were filed tered amendment(s) entered, outstanding, any amendments	t unless applican applicant must re	t instructs otherwise, If quest non-entry of such	
I. Consider the arguments in the Appeal Br		ad on		
lì, Other		eu on		
b. 🖌 Enclosed				
I. Amendment/Reply	iii. 🖌 Informa	ation Disclosure S	Statement (IDS)	
ii. Affidavit(s)/ Declaration(s)	5 LT	Amendment Tran	smittai	
2. Miscellaneous				•
a. Suspension of action on the above-identified a period of months. (Period of suspension of the period of suspension) b. Other	ion shall not exceed 3 months; Fee			;
3. Fees a. Image: Constraint of the constra	e following fees, any underpay		credit any overpayments, to	
i. CE fee required under 37 CFR 1.17(e)				
ii. Extension of time fee (37 CFR 1.136 and 1.	. 17)			
iii. 🗹 Other <u>Claim fees as listed on Amendme</u>	ent Transmittel			
b Check in the amount of \$	enclose	e t	-	
c. Payment by credit card (Form PTC-2038 enclose				
WARNING: Information on this form may become public. Cr card information and authorization on PTO-2038.	edit card information should	not be included	I on this form. Provide cred	lit
SIGNATURE OF APPLICA	NT, ATTORNEY, OR AGENT	REQUIRED	· · · · ·	
Signature /Aaron Grunberger/	C	ate	February 9, 2011	
Name (Print/Type) Aaron Grunberger	R	legistration No.	59,210	
CERTIFICATE OF	MAILING OR TRANSMISSIC	DN .		
I hereby carlify that this correspondence is being deposited with the Unite addressed to: Mail Stop RCE, Commissioner for Patents, P. O. Box 1450, Office on the date shown below.				
Signature VIA EFS WEB				_
Name (Print/Type) Eunice K. Chang This collection of information is required by 37 CPR 1.114. The information	Da	I COLUMY D. I		<u>_</u>
to process) an application. Confidentiality is governed by 35 U.S.C. 122 including galhering, preparing, and submitting the completed application the amount of time you require to complete this form and/or suggestions.	and 37 CFR 1.11 and 1.14. This of form to the USPTO. Time will vary (collection is estimat depending upon the	ed to take 12 minutes to comple e individual case. Any comments	le, on

Tradamark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450, DO NOT SE ND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Mail Stop RCE, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE					
AMENDMENT TRANSMITTAL LETTER			Docket Number: 2885/139		
Application Number 12/836,364	Filing Date July 14, 2010		Examiner Don P. Le	Art Unit 2819	
Invention Title MULTI-CORE PR	OCESSING SYSTEM		Inventors Martin VORBAC	н	
Mail Stop RCE Commissioner for Pa P.O. Box 1450 Alexandra, VA 2231	tents d A	he following Alexandria, V Date: Februa Signature: <u>/Eu</u>	y that this correspondence is bei via EFS Web: Commissioner for A 22313-1450 on ry 9, 2011 mice K. Chang/ nice K. Chang	ing electronically deposited to r Patents, P.O. Box 1450,	
Sir:	Lum				

- 1. Transmitted herewith for filing is an Amendment for the above-identified patent application.
- 2. The filing fee has been calculated after entry of the accompanying Amendment as shown below:

	CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT NUMBER EXTRA	RATE (\$)	FEE (\$)
TOTAL CLAIMS	60	minus	30	30	52.00	1560.00
INDEPENDENT CLAIMS	2	ការ់ការន	3		220.00	.00
MULTIPLE DEFENDENT CLAIM ADDED					390.00	0.00
					TOTAL	1560.00
				SMALL E TOTAL	INTITY	780.00

3. The additional claim fees of \$780.00 is being paid by credit card.

Respectfully submitted,

Date: February 9, 2011

By: /Aaron Grunberger/

Aaron Grunberger Reg. No. 59,210 One Broadway New York, NY 10004 (212) 425-7200 CUSTOMER NUMBER 26646

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s)	:	Martin VORBACH
Serial No.	:	12/836,364
Filed	:	July 14, 2010
For	:	MULTI-CORE PROCESSING SYSTEM
Examiner	:	Don P. Le
Group Art Unit	:	2819
Confirmation No.	:	2050
Customer No.	:	26646

Mail Stop RCE Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

I hereby certify that this correspondence is being electronically transmitted to the United States Patent and Trademark Office via the Office electronic filing system on February 9, 2011.

Signature: <u>/Eunice K. Chang/</u> Eunice K. Chang

RCE AMENDMENT

SIR:

Pursuant to the filing of a Request for Continued Examination (RCE), please amend the above-captioned application without prejudice (of which claims 18 to 47 have been allowed) as follows:

Amendments to the Claims are found in the listing of claims, which begins on page 2 of this paper.

Remarks begin on page 9 of this paper.

INTEL - 1004 Page 493 of 539

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1-17. (Canceled).

18. (Previously Presented) A multi-processor chip, comprising:

a plurality of data processing cells, each adapted for sequentially executing at least one of algebraic and logic functions and having:

at least one arithmetic logic unit;

at least one data register file;

a program pointer; and

at least one instruction decoder;

a plurality of memory cells;

at least one interface unit;

at least one Memory Management Unit (MMU); and

a bus system for interconnecting the plurality of data processing cells, the plurality of memory cells, and the at least one interface unit;

wherein the bus system is adapted for programmably interconnecting at runtime at least one of data processing cells and memory cells with at least one of memory cells and one or more of the at least one interface unit.

19. (Previously Presented) The multi-processor chip according to claim 18, wherein at least some of the memory cells are cache memories.

20. (Previously Presented) The multi-processor chip according to claim 19, wherein at least some of the cache memories are preloadable.

21. (Previously Presented) The multi-processor chip according to claim 18, wherein at least some of the memory cells are adapted to operate as a data stack.

22. (Previously Presented) The multi-processor chip according to claim 18, wherein at least some of the memory cells are adapted to operate as a data heap.

23. (Previously Presented) The multi-processor chip according to claim 18, wherein at least some of the memory cells are adapted to operate as a code memory.

24. (Previously Presented) The multi-processor chip according to claim 18, wherein at least some of the memory cells are adapted to operate as at least two of a data stack, a data heap, and a code memory.

25. (Previously Presented) The multi-processor chip according to claim 18, wherein at least some of the memory cells are adapted to operate as at least two of a data stack, a data heap, a code memory, and a cache.

26. (Previously Presented) The multi-processor chip according to claim 18, wherein at least some of the memory cells are adapted to operate as a data stack, a data heap, and a code memory.

27. (Previously Presented) The multi-processor chip according to claim 18, wherein the data processing cells are adapted to connect simultaneously to a plurality of at least one of cells and units of at least one of the memory cells, the data processing cells, and the at least one interface units.

28. (Previously Presented) The multi-processor chip according to claim 18, wherein cells of the data processing cells are adapted to connect simultaneously to other cells of the data processing cells and to a plurality of at least one of cells and units of at least one of the memory cells, the data processing cells, and the at least one interface units.

29. (Previously Presented) The multi-processor chip according to claim 18, wherein the bus system is adapted to interconnect a data processing cell simultaneously to a plurality of at least one of cells and units of at least one of the memory cells, others of the data processing cells, and the at least one interface units.

30. (Previously Presented) The multi-processor chip according to claim 18, wherein the bus system is adapted to interconnect a plurality of data processing cells simultaneously to a plurality of at least one of cells and units of at least one of the memory cells and the interface units.

31. (Previously Presented) The multi-processor chip according to claim 18, wherein the data processing cells are adapted to access a plurality of the memory cells.

INTEL - 1004 Page 495 of 539

32. (Previously Presented) The multi-processor chip according to claim 18, wherein the data processing cells are adapted to address a plurality of the memory cells.

33. (Previously Presented) The multi-processor chip according to claim 18, wherein the data processing cells are adapted to transfer commands to the memory cells.

34. (Previously Presented) The multi-processor chip according to claim 18, wherein the data processing cells are adapted to transfer commands to the at least one interface unit.

35. (Previously Presented) The multi-processor chip according to claim 18, wherein the data processing cells are adapted to transfer commands to memory cells and interface units.

36. (Previously Presented) The multi-processor chip according to claim 18, wherein at least one of the memory cells is adapted to store data in a non-volatile manner.

37. (Previously Presented) The multi-processor chip according to claim 18, wherein the multi-processor chip is adapted for video-processing.

38. (Previously Presented) The multi-processor chip according to claim 18, wherein at least some of at least one of the data processing cells, the memory cells, and the at least one interface unit operate at different clock rates for lowering power consumption.

39. (Previously Presented) The multi-processor chip according to claim 18, wherein the at least one MMU is implemented in the at least one interface unit.

40. (Previously Presented) The multi-processor chip according to claim 18, wherein at least one of the at least one interface unit has an implemented one of the at least one MMU.

41. (Previously Presented) The multi-processor chip according to claim 18, wherein the processing cells are connected to those of the memory cells that are in close proximity to the processing cells.

42. (Previously Presented) The multi-processor chip according to claim 18, wherein the processing cells are connected to the memory cells such that there is minimal latency times for data access.

INTEL - 1004 Page 496 of 539

43. (Previously Presented) The multi-processor chip according to claim 18, wherein data transmission between processing cells and memory cells is optimized for low latency times.

44. (Previously Presented) The multi-processor chip according to claim 18, wherein the processing cells access the memory cells in a manner that minimizes latency times for data access.

45. (Previously Presented) The multi-processor chip according to claim 18, wherein the processing cells are arranged with the memory cells in a manner that minimizes latency times for data access.

46. (Previously Presented) The multi-processor chip according to claim 18, wherein the processing cells connect to memory cells such that latency times for data access are minimized.

47. (Previously Presented) The multi-processor chip according to claim 18, wherein data is transmitted in a pipelined manner between the processing cells and the memory cells.

48. (New) A multi-processor chip, comprising:

a plurality of data processing cells, each adapted for sequentially executing at least one of algebraic and logic functions and having:

at least one arithmetic logic unit;

at least one data register file;

a program pointer; and

at least one instruction decoder;

a plurality of memory cells;

at least one interface unit;

at least one Memory Management Unit (MMU); and

a bus system for interconnecting the plurality of data processing cells, the plurality of memory cells, and the at least one interface unit;

wherein the bus system is adapted for dynamically interconnecting at runtime at least one of data processing cells and memory cells with at least one of memory cells and one or more of the at least one interface unit.

INTEL - 1004 Page 497 of 539

49. (New) The multi-processor chip according to claim 48, wherein at least some of the memory cells are cache memories.

50. (New) The multi-processor chip according to claim 49, wherein at least some of the cache memories are preloadable.

51. (New) The multi-processor chip according to claim 48, wherein at least some of the memory cells are adapted to operate as a data stack.

52. (New) The multi-processor chip according to claim 48, wherein at least some of the memory cells are adapted to operate as a data heap.

53. (New) The multi-processor chip according to claim 48, wherein at least some of the memory cells are adapted to operate as a code memory.

54. (New) The multi-processor chip according to claim 48, wherein at least some of the memory cells are adapted to operate as at least two of a data stack, a data heap, and a code memory.

55. (New) The multi-processor chip according to claim 48, wherein at least some of the memory cells are adapted to operate as at least two of a data stack, a data heap, a code memory, and a cache.

56. (New) The multi-processor chip according to claim 48, wherein at least some of the memory cells are adapted to operate as a data stack, a data heap, and a code memory.

57. (New) The multi-processor chip according to claim 48, wherein the data processing cells are adapted to connect simultaneously to a plurality of at least one of cells and units of at least one of the memory cells, the data processing cells, and the at least one interface units.

58. (New) The multi-processor chip according to claim 48, wherein cells of the data processing cells are adapted to connect simultaneously to other cells of the data processing cells and to a plurality of at least one of cells and units of at least one of the memory cells, the data processing cells, and the at least one interface units.

INTEL - 1004 Page 498 of 539

59. (New) The multi-processor chip according to claim 48, wherein the bus system is adapted to interconnect a data processing cell simultaneously to a plurality of at least one of cells and units of at least one of the memory cells, others of the data processing cells, and the at least one interface units.

60. (New) The multi-processor chip according to claim 48, wherein the bus system is adapted to interconnect a plurality of data processing cells simultaneously to a plurality of at least one of cells and units of at least one of the memory cells and the interface units.

61. (New) The multi-processor chip according to claim 48, wherein the data processing cells are adapted to access a plurality of the memory cells.

62. (New) The multi-processor chip according to claim 48, wherein the data processing cells are adapted to address a plurality of the memory cells.

63. (New) The multi-processor chip according to claim 48, wherein the data processing cells are adapted to transfer commands to the memory cells.

64. (New) The multi-processor chip according to claim 48, wherein the data processing cells are adapted to transfer commands to the at least one interface unit.

65. (New) The multi-processor chip according to claim 48, wherein the data processing cells are adapted to transfer commands to memory cells and interface units.

66. (New) The multi-processor chip according to claim 48, wherein at least one of the memory cells is adapted to store data in a non-volatile manner.

67. (New) The multi-processor chip according to claim 48, wherein the multiprocessor chip is adapted for video-processing.

68. (New) The multi-processor chip according to claim 48, wherein at least some of at least one of the data processing cells, the memory cells, and the at least one interface unit operate at different clock rates for lowering power consumption.

69. (New) The multi-processor chip according to claim 48, wherein the at least one MMU is implemented in the at least one interface unit.

INTEL - 1004 Page 499 of 539

70. (New) The multi-processor chip according to claim 48, wherein at least one of the at least one interface unit has an implemented one of the at least one MMU.

71. (New) The multi-processor chip according to claim 48, wherein the processing cells are connected to those of the memory cells that are in close proximity to the processing cells.

72. (New) The multi-processor chip according to claim 48, wherein the processing cells are connected to the memory cells such that there is minimal latency times for data access.

73. (New) The multi-processor chip according to claim 48, wherein data transmission between processing cells and memory cells is optimized for low latency times.

74. (New) The multi-processor chip according to claim 48, wherein the processing cells access the memory cells in a manner that minimizes latency times for data access.

75. (New) The multi-processor chip according to claim 48, wherein the processing cells are arranged with the memory cells in a manner that minimizes latency times for data access.

76. (New) The multi-processor chip according to claim 48, wherein the processing cells connect to memory cells such that latency times for data access are minimized.

77. (New) The multi-processor chip according to claim 48, wherein data is transmitted in a pipelined manner between the processing cells and the memory cells.

INTEL - 1004 Page 500 of 539

REMARKS

With the addition of new claims 48 to 77, claims 18 to 77 are currently

pending in the present application, since claims 1 to 17 were previously canceled. No new matter has been entered. Approval and entry are respectfully requested.

Claims 18 to 47 were previously allowed. It is respectfully submitted that all of the presently pending claims are allowable. Prompt consideration and allowance of the present application are therefore earnestly solicited.

Respectfully submitted,

Dated: February 9, 2011

By: <u>/Aaron Grunberger</u> Aaron Grunberger Reg. No. 59,210

> KENYON & KENYON LLP One Broadway New York, New York 10004 (212) 425-7200

CUSTOMER NO 26646

INTEL - 1004 Page 501 of 539

PTO/SB/06 (07-06)

Approved for use through 1/31/2007. OMB 0651-0032 D

P	ATENT APPL		EE DETE	RMINATION		Application	n óf information un or Docket Number 336,364	Fi	ling Date 14/2010	To be Mailed
	AI	PLICATION	AS FILE (Golumn 1		Column 2)	SMAL		ÒR		HER THAN
	FOR		NUMBER FIL	.ED NUR	MBER EXTRA	RATE (\$) FEE (\$)	-	RATE (\$)	FEE (\$)
	BASIC FEE (37 CFB 1.16(a), (b)	or (c))	N/A	1	N/A	N/A	-		N/A	
	SEARCH FEE (37 CFR 1 16(k), (i), (5: (m))	N/A		N/A	N/A		1	N/A	
	EXAMINATION FE (37 CFR 1.16(o), (p)	E	N/A		N/A	N/A		1	N/A	
	CFR 1.16(0)		min	us 20 = *	2.1	x s		OR	×s =	
	EPENDENT CLAIM CFR 1 16(h))	S	m	nus 3 = _*		X \$	-	1.	X \$ =	
(37 CFR 1.16(n)) If the specification and drawings exceed 100 sheets of paper, the application size fee due is \$250 (\$125 for small entity) for each additional 50 sheets or fraction thereof. See 35 U S.C. 41(a)(1)(G) and 37 CFR 1.16(s) MULTIPLE DEPENDENT CLAIM PRESENT (37 CFR 1.16(s))										
. If t	he difference in colu			101		TOTAL			TOTAL	
	02/09/2011	(Column 1) CLAIMS REMAINING		(Column 2) HIGHEST NUMBER	(Column 3) PRESENT	SM RATE (\$	ALL ENTITY	OR		R THAN LL ENTITY ADDITIONAL
AMENUMENT	300 C 200 C 20	AFTER AMENDMENT		PREVIOUSLY PAID FOR	EXTRA	HATE (ø	' FEE (\$)		ΠΑΤΟ (Φ)	FEE (\$)
	Total (37 GFR 1 16(i))	* 60	Minus	** 60	= 0	X S26 =	0	OR	X\$ =	
Ě.	Independent (37 CFR 16(h))	* 2	Minus	3	= 0	X \$116 =	0	OR	X \$ =	
Š	Application S	ize Fee (37 CFR	1.16(s))			_		-		
		TATION OF MULT	IPLE DEPEN	DENT CLAIM (37 CFI	R 1.16(j))			OR		
						TOTAL ADD'L FEE	0	OR	TOTAL ADD'L FEE	
-		(Column 1)		(Column 2)	(Column 3)		-			
		CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$) ADDITIONAL FEE (\$)		RATE (\$)	ADDITIONAL FEE (\$)
DMEN	Total (37 GFR 1 16(/))	*	Minus		=	X S -	-	OR	X S =	
MO	Independent (37 CFR L 16(h))	*	Minus	***	ji,	X 5 -		OR	X-S =	10
LIN	Application S	ze Fee (37 CFR	1.16(s))							
AMI		TATION OF MULT	IPLE DEPEN	DENT CLAIM (37 CFI	R 1.16(j))	1		OR	÷	
						TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE	
* lf ** l The	he entry in column the "Highest Numb f lhe "Highest Numb "Highest Number P	er Previously Pai er Previously Pa reviously Paid F	d For" IN TH id For" IN T or" (Total or	IS SPACE is less HIS SPACE is less Independent) is th	than 20, enter "20" sthan 3, enter "3",	Legal /MEL		umn 1.	er:	u the USPTO IN

process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFH 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer. U.S. Patent and Trademark Office. U.S. Department of Commerce. P.O. Box 1450. Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspio.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

26646 7590 02/28/2011 KENYON & KENYON LLP ONE BROADWAY NEW YORK, NY 10004

EXAMINER LE, DON P ART UNIT PAPER NUMBER 2819

DATE MAILED: 02/28/2011

12/836,364	07/14/2010	Martin Verbach	2885/139	2050
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.

TITLE OF INVENTION: MULTI-CORE PROCESSING SYSTEM

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	YES	\$755	\$300	\$0	\$1055	05/31/2011

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED</u>. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:	If the SMALL ENTITY is shown as NO:
A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.	A. Pay TOTAL FEE(S) DUE shown above, or
B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or	B. If applicant claimed SMALL ENTITY status before, or is uow claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail Mail Stop ISSUE FEE Commissioner for Patents **P.O. Box 1450** Alexandria, Virginia 22313-1450

(571)-273-2885 or <u>Fax</u>

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications. Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address) have its own certificate of mailing or transmission. 26646 7590 02/28/2011 **Certificate of Mailing or Transmission KENYON & KENYON LLP** I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (571) 273-2885, on the date indicated below. ONE BROADWAY NEW YORK, NY 10004 (Depositor's name (Signature Date APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 12/836,364 07/14/2010 Martin Vorbach 2885/139 2050 TITLE OF INVENTION: MULTI-CORE PROCESSING SYSTEM PUBLICATION FEE DUE PREV. PAID ISSUE FEE APPLN, TYPE SMALL ENTITY ISSUE FEE DUE TOTAL FEE(S) DUE DATE DUE YES \$755 \$300 \$0 \$1055 05/31/2011 nonprovisional EXAMINER ART UNIT CLASS-SUBCLASS LE, DON P 326-038000 2819 1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363). 2. For printing on the patent front page, list (1) the names of up to 3 registered patent attorneys or agents OR, alternatively, Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached. (2) the name of a single firm (having as a member a "Fee Address" indication (or "Fee Address" Indication form registered attorney or agent) and the names of up to PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Customer Number is required. 2 registered patent attorneys or agents. If no name is listed, no name will be printed. 3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type) PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. If an assignee is identified below, the document has been filed for recordation as set forth in 37 CFR 3.11. Completion of this form is NOT a substitute for filing an assignment. (A) NAME OF ASSIGNEE (B) RESIDENCE: (CITY and STATE OR COUNTRY) Please check the appropriate assignee category or categories (will not be printed on the patent) : 🔲 Individual 💭 Corporation or other private group entity 🛄 Government 4a. The following fee(s) are submitted: 4b. Payment of Fee(s): (Please first reapply any previously paid issue fee shown above) 🖵 Issue Fee A check is enclosed. Dublication Fee (No small entity discount permitted) Payment by credit card. Form PTO-2038 is attached. Advance Order - # of Copies _ The Director is hereby authorized to charge the required fee(s), any deficiency, or credit any overpayment, to Deposit Account Number _ (enclose an extra copy of this form). 5. Change in Entity Status (from status indicated above) □ b. Applicant is no longer claiming SMALL ENTITY status. See 37 CFR 1.27(g)(2). a. Applicant claims SMALL ENTITY status. See 37 CFR 1.27. NOTE: The Issue Fee and Publication Fee (if required) will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignee or other party in interest as shown by the records of the United States Patent and Trademark Office.

Authorized Signature Typed or printed name Registration No.

This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and an appreadon. Connuentanty is governed by 55 0.5.C. 122 and 57 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

Date

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Page 504 of 539

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

OMB 0651-0033

	TED STATES PATENT A	AND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.iispio.gov	Frademark Office OR PATENTS
APPLICATION NO.	TILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
12/836,364	07/14/2010	Martin Vorbach	2885/139	2050
26646 759	0 02/28/2011		EXAM	INER
KENYON & KEN	YON LLP		LE, D	ON P
ONE BROADWAY NEW YORK, NY 1			ART I NIT	PAPER NUMBER
			2819	
			DATE MAILED: 02/28/201	1

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b) (application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 0 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 0 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

Privacy Act Statement

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- 1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- 2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

INTEL - 1004 Page 506 of 539

	Application No.	Applicant(s)		
	Application No.	Applicant(s)		
Notice of Allowability	12/836,364	VORBACH, MARTIN		
House of Anomasinty	Examiner	Art Unit		
	Don P. Le	2819		
The MAILING DATE of this communication apper All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this app or other appropriate communication GHTS. This application is subject to	plication. If not included will be mailed in due course. T HIS		
1. \boxtimes This communication is responsive to <u><i>RCE filed 2/9/2011</i></u> .				
2. \square The allowed claim(s) is/are <u>18-77</u> .				
 3. Acknowledgment is made of a claim for foreign priority units a) All b) □ Some* c) □ None of the: All b) □ Some* c) □ None of the: Certified copies of the priority documents have Certified copies of the priority documents have Copies of the certified copies of the priority documents have Copies of the certified copies of the priority documents have Copies of the certified copies of the priority documents have Certified copies not received: Applicant has THREE MONTHS FROM THE "MAILING DATE" of noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE. A SUBSTITUTE OATH OR DECLARATION must be submit INFORMAL PATENT APPLICATION (PTO-152) which give CORRECTED DRAWINGS (as "replacement sheets") must (a) □ including changes required by the Notice of Draftspers 1) □ hereto or 2) □ to Paper No./Mail Date 	been received. been received in Application No cuments have been received in this r of this communication to file a reply ENT of this application. itted. Note the attached EXAMINER' es reason(s) why the oath or declara t be submitted. on's Patent Drawing Review (PTO-	national stage application from the complying with the requirements S AMENDMENT or NOTICE OF tion is deficient. 948) attached		
Paper No./Mail Date Identifying indicia such as the application number (see 37 CFR 1. each sheet. Replacement sheet(s) should be labeled as such in th				
6. DEPOSIT OF and/or INFORMATION about the depose attached Examiner's comment regarding REQUIREMENT I				
 Attachment(s) 1. □ Notice of References Cited (PTO-892) 2. □ Notice of Draftperson's Patent Drawing Review (PTO-948) 3. ☑ Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date <u>2/9/2011</u> 4. □ Examiner's Comment Regarding Requirement for Deposit of Biological Material /Don P Le/ Primary Examiner, Art Unit 2819 	5. ONOTICE of Informal P 6. Interview Summary Paper No./Mail Dat 7. Examiner's Amendr 8. Examiner's Stateme 9. Other	(PTO-413), e		
2/12/2011				
U.S. Patent and Trademark Office PTOL-37 (Rev. 08-06) No	tice of Allowability	Part of Paper No./Mail Date 20110212		

EAST Search History

EAST Search History (Prior Art)

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp	
L11	11	(("3753008") or ("4594682") or ("5996048") or ("6260114") or ("6496902")).PN.	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2011/02/12 18:29	
L12	4	(("20020073282") or ("20030070059") or ("20050091468") or ("20080313383")).PN.	US-PGPUB	OR	OFF	2011/02/12 18:31	
L13	41781	1 runtime and interface US-PGPUB; OR USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM TDB		ON	2011/02/12 18:31		
L14	37275	13 and memory	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/12 18:31	
L15	14944	14 and register	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/12 18:32	
L16	6146	15 and pointer	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/12 18:32	
L17	3591	16 and cache	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/12 18:32	

L18	676	17 and decoder	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/12 18:33
L19	210	18 and mmu	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/12 18:33

2/12/2011 6:37:52 PM

ÌÌ	Index of (128 Ex:	Application/Control No. 12836364 Examiner Don P Le				Applicant(s)/Patent Under Reexamination VORBACH, MARTIN Art Unit				
							2819				
~	Rejected	-	Can	celled	Ν	Non-E	Elected	A	Ар	peal	
=	Allowed	÷	Rest	ricted	I	Interf	erence	0	Obj	Objected	
	aims renumbered	I in the same ord	er as pre	esented by app	olicant	LÍ.	🗆 СРА	T.D		R.1.47	
	CLAIM					DATE				-	
		11/07/2010 02:	12/2014			DATE		1		1	
Fina	al Original	11/07/2010 02:								-	
	2		-							-	
	3		-								
	4		-							1	
	5		-								
	6		-								
	7		- 1								
_	8	-			-						
	9		-	-						1	
	10		- 1							1.1.1.1	
	11	-	-							1.1.1	
	12		-							11	
	13		-							1	
	14		-							1	
	15		- I							1	
	16	-	1							16.0	
	17	-	-							11.000	
1	18	=	=							1	
2		=	-	_							
3		=	-							1	
4		=	=								
5		=	-								
6		=	-								
7		=	-				-			-	
8		=	-								
9		=	=						_		
10		=	-								
11		=	-								
13		=	-								
14		-	-								
15		=	-								
16		=	-								
17		=	-		-						
18		=	=								
19		=	=								

U.S. Patent and Trademark Office

Part of Paper No 20110212

INTEL - 1004 Page 510 of 539

Index of Claims			12 Ex	Application/Control No. 12836364 Examiner Don P Le				Applicant(s)/Patent Under Reexamination VORBACH, MARTIN Art Unit			
1,0000,00							2819				
✓ □	Rejected	-	Can	celled	Ν	Non-E	Elected	A	Ар	peal	
÷ .	Allowed	÷	Res	tricted	I	Interference		0	Obje	ected	
Claim:	s renumbered	in the same orde	r as pr	esented by app	olicant	1	🗆 СРА	<u>_</u> т.р.		R.1.47	
	AIM		1			DATE					
						DATE				-	
Final	Original	11/07/2010 02/1								-	
20	37	=	-							-	
21	38	=	=								
22	39	=	-				-				
23	40	=	-								
24	41	=	-		-						
25	42	=	-								
26	43	=	-						_	-	
27	44	=	-								
28	45	=	-								
29	46	=	-								
30 31	47	=	-							-	
31	48		=								
33	50		-								
33	51		-							1	
34	52		-								
36	53		-								
37	54		-		-						
38	55		-								
39	56		-							11	
40	57		-								
41	58		-								
42	59		-								
43	60		-								
44	61		-							17	
45	62		-							1000	
46	63		-								
47	64		=							1.	
48	65		=								
49	66		=	- 1						1.	
50	67		-				· · · · · · · · · · · · · · · · · · ·			l	
51	68		-							11.2	
52	69		-	1						1	
53	70		-								
54	71		-	1							
55	72		=							1	

U.S. Patent and Trademark Office

Part of Paper No 20110212

Index of Claims					12836364 Ree VOF				pplicant(s)/Patent Under eexamination ORBACH, MARTIN rt Unit			
✓ Rejected= Allowed		-	Ca	ancelled	N	Non-Elected		A	Appeal			
		÷	+ Restricted		I Interf		erence	0	Objected			
	Claims (renumbered	in the same	order as	presented by ap	plicant	L.	СРА	🗆 T.D.	🔲 R.1.47		
	CLA	MM					DATE		_			
Final Original 11/07/2010 02/1		02/12/20	11			F III	- 1	1				
ŧ	56	73		=								
5	57	74		=						1		
	58	75		=						1		
5	59	76		=	1							
e	50	77		=								

Part of Paper No 20110212

INTEL - 1004 Page 512 of 539

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Search Notes	12836364	VORBACH, MARTIN
	Examiner	Art Unit
	Don P Le	2819

Class	Subclass	Date	Examiner
	07.41.40	11/05/2010	dl
326	37-41, 46	11/00/2010	- Mi

SEARCH NO	TES	
Search Notes	Date	Examiner
east + interference	11/7/2010	dl
east updated + interference	2/12/2011	dl

	INTERFERENCE :	SEARCH	
Class	Subclass	Date	Examiner
	see search notes	11/7/2010	dl
	see search notes	2/12/2011	dl

Issue Classification	Application/Control No.	Applicant(s)/Patent Under Reexamination VORBACH, MARTIN
	Examiner	Art Unit
	Don P Le	2819

		ORIC	GINAL						INTERNATIONAL CLA	SSIFI	CATION						
	CLASS SUBCLASS 38 CROSS REFERENCE(S)		CLASS SUBCLASS						LASS SUBCLASS CLAIMED					AIMED	NON-CLAIMED		
326			н	0	3	к	19 / 173 (2006 5)										
			CROSS REFERENCE(S)			11											
CLASS	SU	BCLASS (O	NE SUBCLA	ASS PER BLOCK)													
326	46		1	10						E.11.							
_		-			-	-	_			-							
	-	-			-	-											
_	-																
			1														
	-		-		-												
_			-	-	-												
											6 A. J. M.						
_	-	-			_		-										
	-		-	-	-	-											
			1			_	2	_		11							

Final	Original	Final	Original	Final	Original	Final	Original								
	1	h	17	16	33	32	49	48	65	1	2.11			12 12 12	
	2	1	18	17	34	33	50	49	66	1					
	3	2	19	18	35	34	51	50	67						·
	4	3	20	19	36	35	52	51	68	2	1.000				-
	5	4	21	20	37	36	53	52	69					1	
	6	5	22	21	38	37	54	53	70						1
	7	6	23	22	39	38	55	54	71	h	r	-			
	8	7	24	23	40	39	56	55	72			1			
	9	8	25	24	41	40	57	56	73	4.00	3	10.000	· · · · · · · · · · · · · · · · · · ·		
1.1	10	9	26	25	42	41	58	57	74	1.2					
	11	10	27	26	43	42	59	58	75	A					
	12	11	28	27	44	43	60	59	76						
	13	12	29	28	45	44	61	60	77	ł					1
	14	13	30	29	46	45	62			4				Hen. 12 - 1	
	15	14	31	30	47	46	63			4 10 10					
_	16	15	32	31	48	47	64								

NONE		Total Claims Allowed:			
(Assistant Examiner)	(Date)	60			
/Don P Le/ Primary Examiner Art Unit 2819	02/12/2011	O.G. Print Claim(s)	O.G. Print Figure		
(Primary Examiner)	(Date)	1	2A		

U.S. Patent and Trademark Office

Part of Paper No 20110212

INTEL - 1004 Page 514 of 539 Receipt date: 02/09/2011

-

12836364 - GAU: 2819

INFORMATION DISCLOSURE	Attorney Docket No. 2885/139
STATEMENT BY APPLICANTS	Applicant(s) VORBACH
PTO-1449	Filing Date July 14, 2010

Group Art Unit 2819

Serial No. 12/836,364

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	3,753,008	August 14, 1973	Guarnaschelli			
	4,594,682	June 10, 1986	Drimak			
	5,996,048	November 30, 1999	Cherabuddi et al.			
	6,260,114	July 10, 2001	Schug			
	6,496,902	December 17, 2002	Faanes et al.			
	2002/0073282	June 13, 2002	Chauvel et al.			
	2003/0070059	April 10, 2003	Daily et al.			
	2005/0091468	April 28, 2005	Morita et al.	-		
	2008/0313383	December 18, 2008	Morita et al.			

FOREIGN PATENT DOCUMENTS

EXAMINER'S DOCUMENT			TRANSLATION				
INITIALS	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.					
	ARM Limited, "ARM Architecture Reference Manual," December 6, 2000, pp. A10-6-A10-7.					
	Li, Zhiyuan, et al., "Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation," International Symposium on Field Programmable Gate Arrays, February 1, 2002, pp. 187-195.					
	Melvin, Stephen et al., "Hardware Support for Large Atomic Units in Dynamically Scheduled Machines," Computer Science Division, University of Califormia, Berkeley, IEEE (1988), pp. 60-63.					
	Roterberg, Eric., et al., "Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching," Proceedings of the 29th Annual International Symposium on Michoarchitecture, Paris, France, IEEE (1996), 12 pages.					

EXAMINER /Don Le/ DATE CONSIDERED 02/12/2011

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

ALL REFERENCES CONSIDERED EXCEPT WHERE LINE Page 1 Page 1 Page 515 of 539

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail

ail	Mail Stop ISSUE FEE
	Commissioner for Patents
	P.O. Box 1450
	Alexandria, Virginia 22313-1450

or <u>Fax</u> (571)-273-2885

INSTRUCTIONS: This f appropriate. All further c indicated unless correcteu maintenance fee notificati	orrespondence includir I below or directed oth	g the Pate	nt, advance o	rders and notification	ofn	naintenance fees w	vill be	mailed to the current	correspor	ndence address as
CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address) 26646 7590 02/28/2011 KENYON & KENYON LLP ONE BROADWAY NEW YORK, NY 10004				Fee(pape have	s) Transmittal. Thi rs. Each additiona its own certificate Cer- reby certify that thi as Postal Service w	s certif l paper of mai tificate is Fee(vith suf	can only be used for icate cannot be used for such as an assignmen ling or transmission. of Mailing or Transn b) Transmittal is being licient postage for firs ISSUE FEE address 1) 273-2885, on the da	or any oth it or form nission deposited t class ma	ar accompanying al drawing, must d with the United ail in an envelope	
										(Depositor's name)
										(Signature)
										(Date)
APPLICATION NO.	FILING DATE			FIRST NAMED INVEN	TOR		ATTO	RNEY DOCKET NO.	CONFIR	RMATION NO.
12/836,364	07/14/2010	<u> </u>		Martin Vorbach				2885/139		2050
TITLE OF INVENTION:		ESSING SY	YSTEM							
APPLN, TYPE	SMALL ENTITY	ISSUE	FEE DUE	PUBLICATION FEE I	DUE	PREV. PAID ISSUE	FEE	TOTAL FEE(S) DUE		DATEDUE
nonprovisional	YES		5755	\$300	I	\$0		\$1055		05/31/2011
EXAMI	JER.	AR'	T UNIT	CLASS-SUBCLASS						
LE, DO			2819	326-038000						
CFR 1.363). Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached. "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47: Rev 03-02 or more recent) attached. Use of a Customer				(1) the names of u or agents OR, alter(2) the name of a registered attorney	single firm (having as a member a 2 y or agent) and the names of up to attorneys or agents. If no name is 3					
3. ASSIGNEE NAME AN PLEASE NOTE: Unler recordation as set forth (A) NAME OF ASSIGN	ss an assignee is identi in 37 CFR 3.11. Comp NEE	fied below letion of th	, no assignee lis form is NO	data will appear on the substitute for filing (B) RESIDENCE: (C)	he pa g an a CITY	tent. If an assigne ssignment. and STATE OR Co	OUNT	RY)		
Please check the appropria	te assignee category or	categories	(will not be pr	inted on the patent):		Individual 🖵 Co	rporatio	on or other private grou	p entity	Government
 4a. The following fee(s) ar Issue Fee Publication Fee (No Advance Order - # control 	small entity discount p		4b 	A check is enclos Payment by credi The Director is he	ed. t card reby	. Form PTO-2038	is attac ge the r	equired fee(s), any defi	ciency, o	
5. Change in Entity Statu										
a. Applicant claims								ITY status. See 37 CFI		
NOTE: The Issue Fee and interest as shown by the re-	Publication Fee (if require cords of the United States cords of the United States cords cords of the United States cords co	ired) will 1 es Patent a	not be accepted nd Trademark	office.	an th	e applicant; a regis	tered a	ttorney or agent; or the	assignee	or other party in
Authorized Signature	/Aaron Grunbe:	rger/				DateM	arch	9, 2011		Public Clinic Lineare
Typed or printed name	Aaron Grunbe	rger				Registration No	o	59,210		
This collection of informat an application. Confidentia submitting the completed a this form and/or suggestion Box 1450, Alexandria, Vir Alexandria, Virginia 22312 Under the Paperwork Redu	5-1450.									PTO to process) y, preparing, and uire to complete Commerce, P.O. P.O. Box 1450,

OMB 0651-0033 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE INTEL - 1004 Page 516 of 539

Electronic Patent Application Fee Transmittal								
Application Number:	12836364							
Filing Date:	14-	Jul-2010						
Title of Invention:	MULTI-CORE PROCESSING SYSTEM							
First Named Inventor/Applicant Name:	Ma	rtin Vorbach						
Filer:	Aaron Grunberger/Eunice Chang							
Attorney Docket Number:	288	35/139						
Filed as Small Entity								
Utility under 35 USC 111(a) Filing Fees								
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)			
Basic Filing:								
Pages:								
Claims:								
Miscellaneous-Filing:								
Petition:								
Patent-Appeals-and-Interference:								
Post-Allowance-and-Post-Issuance:								
Utility Appl issue fee		2501	1	755	755			
Publ. Fee- early, voluntary, or normal		1504	1	300 INTE	³⁰⁰			

Fee Code	Quantity	Amount	Sub-Total in USD(\$)				
Miscellaneous:							
Total in USD (\$) 1055							

Electronic Acknowledgement Receipt							
EFS ID:	9622713						
Application Number:	12836364						
International Application Number:							
Confirmation Number:	2050						
Title of Invention:	MULTI-CORE PROCESSING SYSTEM						
First Named Inventor/Applicant Name:	Martin Vorbach						
Customer Number:	26646						
Filer:	Aaron Grunberger/Eunice Chang						
Filer Authorized By:	Aaron Grunberger						
Attorney Docket Number:	2885/139						
Receipt Date:	09-MAR-2011						
Filing Date:	14-JUL-2010						
Time Stamp:	16:13:27						
Application Type:	Utility under 35 USC 111(a)						

Payment information:


Submitted with Payment	yes						
Payment Type	Credit Card						
Payment was successfully received in RAM	\$1055						
RAM confirmation Number	2689						
Deposit Account	110600						
Authorized User	GRUNBERGER,AARON						
The Director of the USPTO is hereby authorized to charge	The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:						
Charge any Additional Fees required under 37 C.F.R. Section 1.16 (National application filing, search, and examination fees)							
Charge any Additional Fees required under 37 C.F.R. Se	ction 1.17 (Patent application and reexamination processing fees)						

Charge any Additiona	l Fees required under	37 C.F.R. Section	1.19 (Document supply fees)
----------------------	-----------------------	-------------------	-----------------------------

Charge any Additional Fees required under 37 C.F.R. Section 1.20 (Post Issuance fees)

Charge any Additional Fees required under 37 C.F.R. Section 1.21 (Miscellaneous fees and charges)

File Listin	g:									
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Pages (if appl.)						
1	Issue Fee Payment (PTO-85B)	2885-139-IFfiled.pdf	179923 no 24bbf395e578b1f8415deb8baedd3804c1c d4c23		1					
Warnings:				I						
Information:										
2	Fee Worksheet (PTO-875)	fee-info.pdf	31789		2					
-			6c60aefa7593fbd49a42b32d32e7c030f8b2 aafc	110	-					
Warnings:										
Information:			1							
		Total Files Size (in bytes)	21	1712						
characterized Post Card, as <u>New Applica</u> If a new appl 1.53(b)-(d) ar Acknowledge	This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503. <u>New Applications Under 35 U.S.C. 111</u> If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.									
lf a timely su U.S.C. 371 an	ge of an International Application ur bmission to enter the national stage d other applicable requirements a F Je submission under 35 U.S.C. 371 w	of an international applicati form PCT/DO/EO/903 indicati	ng acceptance of the	application						
lf a new inter an internatio and of the In	tional Application Filed with the USF mational application is being filed a mal filing date (see PCT Article 11 an ternational Filing Date (Form PCT/R urity, and the date shown on this Acl on.	nd the international applicat id MPEP 1810), a Notification O/105) will be issued in due c	of the International <i>I</i> ourse, subject to pres	Application scriptions co	Number oncerning					



KENYON & KENYON LLP ONE BROADWAY NEW YORK, NY 10004

ISSUE NOTIFICATION

The projected patent number and issue date are specified above.

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b) (application filed on or after May 29, 2000)

The Patent Term Adjustment is 0 day(s). Any patent to issue from the above-identified application will include an indication of the adjustment on the front page.

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Application Assistance Unit (AAU) of the Office of Data Management (ODM) at (571)-272-4200.

APPLICANT(s) (Please see PAIR WEB site http://pair.uspto.gov for additional applicants):

Martin Vorbach, Munich, GERMANY;

	R CERTIFICATE (PURSUANT TO 2, 1.323	F Docket Number: 2885/139	Conf. No.: 2050				
Application Number 12/836,364	Filing Date July 14, 2010	· Examiner Don P. LE	Art Unit 2819				
Patent Number 7,928,763	Issue Date April 19, 2011						
Invention Title MULTI-CORE PH	ROCESSING SYSTEM	Inventor(s) Martin VORBAC	Inventor(s) Martin VORBACH				
Address to: Commissioner For I P. O. Box 1450 Alexandria, VA 223		I hereby certify that this corresponder transmitted via ESF-Web on Date: September 24, 2012 Signature: <u>/Eunice Kim/</u> Eunice Kim	nce is being electronically				
Patent under aut the errors occur The payr being paid by cr	hority of 35 U.S.C. §§ 2 in the patent are listed o nent of the 37 C.F.R. § 1 edit card. The Commiss	d Certificate of Correction be 54, 255. The exact column and the enclosed certificate. 20(a) certificate of correction oner is also authorized to char with this paper to Deposit Acc	d line number where fee of \$100.00 is rge any additional fee				

By: <u>/Aaron Grunberger/</u> Aaron Grunberger, Reg. No. 59,210

KENYON & KENYON LLP One Broadway New York, New York 10004 (212) 425-7200 (telephone) (212) 425-5288 (facsimile)

PTO/SB/44 (09-07) Approved for use through 08/31/2013. OMB 0651-0033 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. (Also Form PTO-1050)
UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION
Page <u>1</u> of <u>1</u>
PATENT NO. : 7,928,763
APPLICATION NO.: 12/836,364
MVENIOR(S) Martin VORBACH
It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:
On the face of the patent:
Related U.S. Application Data (63)
change "Continuation of application No. 12/541,299, filed on Aug. 14, 2009, now Pat. No. 7,782,087, which is a continuation of application No. 12/082,073, filed on Apr. 7, 2008, now Pat. No. 7,602,214, which is a continuation of application No. 10/526,595, filed as application No. PCT/EP03/38599 on Sep. 8, 2003, now Pat. No. 7,394,284"
toContinuation of application No. 12/541,299, filed on Aug. 14, 2009, now Pat. No. 7,782,087, which is a continuation of application No. 12/082,073, filed on Apr. 7, 2008, now Pat. No. 7,602,214, which is a continuation of application No. 10/526,595, filed as application No. PCT/EP03/09957 on Sep. 8, 2003, now Pat. No. 7,394,284
Column 1, line 14: change "PCT/EP03/38599" toPCT/EP03/09957
MAILING ADDRESS OF SENDER (Please do not use customer number below): Kenyon & Kenyon LLP One Broadway

New York, NY 10004

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 2020, 4450 VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

INTEL - 1004 Page 523 of 539

Electronic Patent Application Fee Transmittal								
Application Number:	128	12836364						
Filing Date:	14-	-Jul-2010						
Title of Invention:	MULTI-CORE PROCESSING SYSTEM							
First Named Inventor/Applicant Name:	Ma	rtin Vorbach						
Filer: Aaron Grunberger/Eunice Kim								
Attorney Docket Number: 2885/139								
Filed as Large Entity								
Utility under 35 USC 111(a) Filing Fees								
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)			
Basic Filing:								
Pages:								
Claims:								
Miscellaneous-Filing:								
Petition:								
Patent-Appeals-and-Interference:								
Post-Allowance-and-Post-Issuance:								
Certificate of correction		1811	1	100	100			
Extension-of-Time:				INTE	L - 1004			

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Miscellaneous:				
	Tot	100		

Electronic Acl	Electronic Acknowledgement Receipt						
EFS ID:	13821550						
Application Number:	12836364						
International Application Number:							
Confirmation Number:	2050						
Title of Invention:	MULTI-CORE PROCESSING SYSTEM						
First Named Inventor/Applicant Name:	Martin Vorbach						
Customer Number:	26646						
Filer:	Aaron Grunberger/Eunice Kim						
Filer Authorized By:	Aaron Grunberger						
Attorney Docket Number:	2885/139						
Receipt Date:	24-SEP-2012						
Filing Date:	14-JUL-2010						
Time Stamp:	16:01:16						
Application Type:	Utility under 35 USC 111(a)						

Payment information:

Submitted with Payment	yes				
Payment Type	Credit Card				
Payment was successfully received in RAM	\$100				
RAM confirmation Number	3088				
Deposit Account	110600				
Authorized User GRUNBERGER, AARON					
The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:					
Charge any Additional Fees required under 37 C.F.R. Section 1.16 (National application filing, search, and examination fees)					
Charge any Additional Fees required under 37 C.F.R. Se	ction 1.17 (Patent application and reexamination processing fees)				

Charge any Additional Fees required under 37 C.F.R. Section 1.19 (Document supply fees)

Charge any Additional Fees required under 37 C.F.R. Section 1.20 (Post Issuance fees)

Charge any Additional Fees required under 37 C.F.R. Section 1.21 (Miscellaneous fees and charges)

	g:							
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)			
1	Request for Certificate of Correction	2885-139-RequestforCOC.pdf	210627 97e0e4fdd44486b4a55aa9e37d404946ed3 a279b	no	2			
Warnings:								
Information								
2	Fee Worksheet (SB06)	fee-info.pdf	30132	no	2			
_			a76cb13d186efa21807cb274388c8d92d1e 49ff4					
Warnings:								
Information								
		Total Files Size (in bytes)	24	40759				
This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503. New Applications Under 35 U.S.C. 111 If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.								
National Stage of an International Application under 35 U.S.C. 371 If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course. <u>New International Application Filed with the USPTO as a Receiving Office</u> If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.								

SPE RESPONSE FOR CERTIFICATE OF CORRECTION

DATE : 10/4/2012

3

TO SPE OF : ART UNIT 2819

SUBJECT : Request for Certificate of Correction for Appl. No.: 12/836.364_Patent No.: 7.928.763

CofC mailroom date: 9/24/2012

Paper No.:

Please respond to this request for a certificate of correction within 7 days.

FOR IFW FILES:

Please review the requested changes/corrections as shown in the **COCIN** document(s) in the IFW application image. No new matter should be introduced nor should the scope or meaning of the claims be changed.

Please complete the response (see below) and forward the completed response to scanning using document code COCX.

FOR PAPER FILES:

Please review the requested changes/corrections as shown in the attached certificate of correction. Please complete this form (see below) and forward it with the file to:

Certificates of Correction Branch (CofC) Randolph Square – 9D10-A Palm Location 7580

In particular note: Continuning data

Ernest G. White 571 272-3385

Certificates of Correction Branch 703-756-1814

Thank You For Your Assistance

The request for issuing the above-identified correction(s) is hereby: Note your decision on the appropriate box.

Approved

Approved in Part

Denied

All changes apply.

Specify below which changes do not apply.

State the reasons for denial below.

Comments: ____

SPE

emark Office

DATE : October 05, 2012 TO SPE OF : ART UNIT 2819	
SUBJECT : Request for Certificate of Correction on Patent No.: 7,928,763	
A response is requested with respect to the accompanying request for a certificate of correction.	
Please complete this form and return with file, within 7 days to: Certificates of Correction Branch - ST (South Tower) 9A22 Palm location 7590 - Tel. No. (703) 305-8309	
With respect to the change(s) requested, correcting Office and/or Applicant's errors, <u>should the patent</u> <u>read as shown in the certificate of correction</u> ? No new matter should be introduced, nor should the scope or meaning of the claims be changed.	
Thank You For Your Assistance Certificates of Correction Branch	
The request for issuing the above-identified correction(s) is hereby: Note your decision on the appropriated box.	
All changes apply.	
Approved in Part Specify below which changes do not apply.	
Denied State the reasons for denial below.	
Comments:	
/SHAWKI ISMAIL/ Supervisory Patent Examiner.Art Unit 2819	

PTOL-306 (Rev. 7/03)

U.S. DEPARTMENT OF COMMERCE Patent and Trademark Office

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

 PATENT NO.
 : 7,928,763 B2

 APPLICATION NO.
 : 12/836364

 DATED
 : April 19, 2011

 INVENTOR(S)
 : Martin Vorbach

Page 1 of 1

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Title Page, Item (63):

Related U.S. Application Data

change

"Continuation of application No. 12/541,299, filed on Aug. 14, 2009, now Pat. No. 7,782,087, which is a continuation of application No. 12/082,073, filed on Apr. 7, 2008, now Pat. No. 7,602,214, which is a continuation of application No. 10/526,595, filed as application No. PCT/EP03/38599 on Sep. 8, 2003, now Pat. No. 7,394,284"

to --Continuation of application No. 12/541,299, filed on Aug. 14, 2009, now Pat. No. 7,782,087, which is a continuation of application No. 12/082,073, filed on Apr. 7, 2008, now Pat. No. 7,602,214, which is a continuation of application No. 10/526,595, filed as application No. PCT/EP03/09957 on Sep. 8, 2003, now Pat. No. 7,394,284--

Column 1, line 14: change "PCT/EP03/38599" to --PCT/EP03/09957--

> Signed and Sealed this Sixth Day of November, 2012

land J.

David J. Kappos Director of the United States Patent and Trademark Office

INTEL - 1004 Page 530 of 539

PFO/AIA/80 (07-12) Approved for use through 11/30/2014. OMB 0651-0035 U.S. Patent and Trademark Office; U.S DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unitess it displays a valid OMB control number.

POWER OF ATTORNEY TO PROSECUTE APPLICATIONS BEFORE THE USPTO

ereby app	oiat:					
	itioners associated with Custo	mar Number:	70.40			
OR			7348			
-	itioner(s) named below (if mor	e than ten nate	ant practitioner	s are to be named the	an a customer pumb	er must he useri):
		07/100000000000000000000000000000000000	000000000000000000000000000000000000000			
	Name		istration umber	N.	ame	Registration Number
		_				
					~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	******
00000000000			******			
	***************************************					
			10000000000000000		*****	********
2	the correspondence address f					
The a	ddress associated with Custo					
R Firm or	ddress associated with Custo					
R Firm or Individual	ddress associated with Custo		State		Zip	
R Firm or Individual Address	ddress associated with Custo					
R Firm or Individual Address City	ddress associated with Custo					
R Firm or Individual Address City Country Telephone	ddress associated with Custo	TECHNOLO	State			
R Firm or Individual Address City Country Telephone	e and Address: PACT XPP Walter-Grop 80807 Muni form, together with a stat	TECHNOLC plus-Str. 15 ich Germany	State	Email	Zip Zip	s required to be
R Firm or Individual Address City Country Telephone signee Name	e and Address: PACT XPP Walter-Grop 80807 Muni	TECHNOLO Dius-Str. 15 ich Germany	GIES AG	Email c) (Form PTO/AIA/9	Zip Zip 26 or equivalent) is 73(c) may be comp	s required to be
R Firm or Individual Address City Country Telephone signee Name	e and Address: PACT XPP Walter-Grop 80807 Muni form, together with a stat application in which this form	TECHNOLO Dius-Str. 15 ich Germany ement under xm is used. , and must Id	State State OGIES AG 37 CFR 3.73( The statement entify the app RE of Assign	Email Email c) (Form PTO/AIA/9 nt under 37 CFR 3.7 plication in which th	Zip Zip 26 or equivalent) is 73(c) may be comp his Power of Attor	s required to be bleted by one of mey is to be filed.
R Firm or Individual Address City Country Telephone signee Name copy of this d in each a e practition	e and Address: PACT XPP Walter-Grop 80807 Muni form, together with a stat application in which this for	TECHNOLO Dius-Str. 15 ich Germany ement under xm is used. , and must Id	State State OGIES AG 37 CFR 3.73( The statement entify the app RE of Assign	c) (Form PTO/AIA/9 nt under 37 CFR 3.7 plication in which th mee of Record w is authorized to a	Zip Zip 36 or equivalent) is 73(c) may be comp his Power of Attor ict on behalf of the	s required to be bleted by one of mey is to be filed.
R Firm or Individual Address City Country Telephone signee Name	e and Address: PACT XPP Walter-Grop 80807 Muni form, together with a stat application in which this form	TECHNOLO Dius-Str. 15 ich Germany ement under xm is used. , and must Id	State State OGIES AG 37 CFR 3.73( The statement entify the app RE of Assign	Email Email c) (Form PTO/AIA/9 nt under 37 CFR 3.7 plication in which th	Zip Zip 26 or equivalent) is 73(c) may be comp this Power of Atton inct on behalf of the C2//C0/	s required to be bleted by one of mey is to be filed.

by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to lake 3 marutes to complete, including gathering, and submitting the completed application form to the USPTO. Time will vary depending upon the statividual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this barden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commandation of Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

INTEL - 1004 Page 531 of 539

## **Privacy Act Statement**

The **Privacy Act of 1974 (P.L. 93-579)** requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (*i.e.*, GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

										2	

Approved for use through 01/31/2013, OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMS control number STATEMENT UNDER 37 CFR 3.73(c) Applicant/Patent Owner: Martin Vorbach _____ Filed/Issue Date: 04/19/2011 Application No./Patent No.: 7928763 Titled MULTI-CORE PROCESSING SYSTEM PACT XPP TECHNOLOGIES AG (Name of Assignee) (Type of Assignee, e.g., corporation, partnership, university, government agency, etc.) states that, for the patent application/patent identified above, it is (choose one of options 1, 2, 3 or 4 below): 1. 🗹 The assignee of the entire right, title, and interest. 2. An assignce of less than the entire right, title, and interest (check applicable box): The extent (by percentage) of its ownership interest is %. Additional Statement(s) by the owners. holding the balance of the interest must be submitted to account for 100% of the ownership interest. There are unspecified percentages of ownership. The other parties, including inventors, who together own the entire right, title and interest are: Additional Statement(s) by the owner(s) holding the balance of the interest must be submitted to account for the entire right, title, and interest. The assignee of an undivided interest in the entirety (a complete assignment from one of the joint inventors was made). The other parties, including inventors, who together own the entire right, title, and interest are: Additional Statement(s) by the owner(s) holding the balance of the interest must be submitted to account for the entire right, title, and interest. 4. Interecipient, via a court proceeding or the like (e.g., bankruptov, probate), of an undivided interest in the entirety (a complete transfer of ownership interest was made). The certified document(s) showing the transfer is attached. The interest identified in option 1, 2 or 3 above (not option 4) is evidenced by either (choose one of options A or B below): A. An assignment from the inventor(s) of the patent application/patent identified above. The assignment was recorded in the United States Patent and Trademark Office at Reel _____, Frame _____, or for which a copy thereof is attached. 8. 🕗 A chain of title from the inventor(s), of the patent application/patent identified above, to the current assignee as follows: 1, From: VORBACH, MARTIN To: PACT XPP TECHNOLOGIES AG The document was recorded in the United States Patent and Trademark Office at Real 017171 Frame 0319 , or for which a copy thereof is attached. 2. From: PACT XPP TECHNOLOGIES AG To: RICHTER, THOMAS.; KRASS, MAREN The document was recorded in the United States Patent and Trademark Office at Reel 023882 _____Frame 0403 ______, or for which a copy thereof is attached. [Page 1 of 2] This collection of information is required by 37 CFR 3.73(b). This information is required to obtain or retain a trenefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any commants on the amount of time you require to complete this form and/or suggestions for reducing this bonden, should be sent to the Chief information Officer, U.S. Peteri and Trademark Office, U.S. Department of Commence, P.O. Box 1450, Alexandria, VA 22313-1450, DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

PTO/AUA96 (08-12) Approved for use through 01/31/2013. OMB 0651-0031

The document was recorded in the United States Patent and Trademark Office at         Reel			STATEMENT U	NDER 37 CFR 3.73(c)
Resl       03225       Frame       To:	, From: RIC	CHTER, THOMAS	;; KRASS, MAREN	To: PACT XPP TECHNOLOGIES AG
From:		The document w	as recorded in the United	States Patent and Trademark Office at
The document was recorded in the United States Patent and Trademark Office at         Reel       , Frame       , or for which a copy thereof is attached.         3. From:       To:		Reel 03225	, Frame 0089	_, or for which a copy thereof is attached.
Real	. From:			To:
From:       To:         The document was recorded in the United States Patent and Trademark Office at Reel       Prame		The document w	as recorded in the United	States Patent and Trademark Office at
The document was recorded in the United States Patent and Trademark Office at         Reel       Frame       or for which a copy thereof is attached.         From:       To:		Reel	, Frame	, or for which a copy thereof is attached.
Reel, Frameor for which a copy thereof is attached.         From:	i. From:			To:
From		The document w	as recorded in the United	States Patent and Trademark Office at
The document was recorded in the United States Patent and Trademark Office at         Reel		Reel	, Frame	, or for which a copy thereof is attached.
Reel	i. From:			_ To:
Additional documents in the chain of title are listed on a supplemental sheet(s).          As required by 37 CFR 3.73(c)(1)(i), the documentary evidence of the chain of title from the original owner to the assignee was, or concurrently is being, submitted for recordation pursuant to 37 CFR 3.11.         NOTE: A separate copy (i.e., a true copy of the original assignment document(s)) must be submitted to Assignment Division in accordance with 37 CFR Part 3, to record the assignment in the records of the USPTO. See MPEP 302.0         he undersigned whose the is supplied below) is authorized to act on behalf of the assignee.         O8//4/20/4         Jignature         Martin Vorbach         Title or Typed Name				
As required by 37 CFR 3.73(c)(1)(i), the documentary evidence of the chain of title from the original owner to the assignee was, or concurrently is being, submitted for recordation pursuant to 37 CFR 3.11. [NOTE: A separate copy (i.e., a true copy of the original assignment document(s)) must be submitted to Assignment bivision in accordance with 37 CFR Part 3, to record the assignment in the records of the USPTO. See MPEP 302.0 the undersigned whose the is Supplied below) is authorized to act on behalf of the assignee. He undersigned whose the is Supplied below) is authorized to act on behalf of the assignee. Martin Vorbach Timted or Typed Name		Reel	, Frame	_, or for which a copy thereof is attached.
Division in accordance with 37 CFR Part 3, to record the assignment in the records of the USPTO. See MPEP 302.0 The undersigned whose the is supplied below) is authorized to act on behalf of the assignee. 08/14/2014 Signature Date Martin Vorbach Tritle or PACT XPP TECHNOLOGIES Title or Registration Number	assig	nee was, or concurre	ndy is being, submitted for	r recordation pursuant to 37 CFR 3.11.
UUUU     08/14/2014       Signature     Date       Martin Vorbach     CTO for PACT XPP TECHNOLOGIES       Printed or Typed Name     Title or Registration Number				
UUUU       08/14/2014         Signature       Date         Martin Vorbach       CTO for PACT XPP TECHNOLOGIES         *inited or Typed Name       Title or Registration Number		10 -		
Signature Date Date Martin Vorbach CTO for PACT XPP TECHNOLOGIES Trinted or Typed Name Title or Registration Number	he undersigi	néd witose afteris du	oplied below) is authorized	· · · · · ·
Martin Vorbach         CTO for PACT XPP TECHNOLOGIES           'rinted or Typed Name         Title or Registration Number		VNL	<u>.</u>	
ninted or Typed Name Title or Registration Number	~	larhaah		
	1 minutes and 1	VUIUduli		
(rodo e ore)		ood Namo		
		oed Name		~

**INTEL - 1004** Page 534 of 539

Electronic Ac	Electronic Acknowledgement Receipt						
EFS ID:	19867922						
Application Number:	12836364						
International Application Number:							
Confirmation Number:	2050						
Title of Invention:	MULTI-CORE PROCESSING SYSTEM						
First Named Inventor/Applicant Name:	Martin Vorbach						
Customer Number:	26646						
Filer:	Edward Peter Heller/Emi Rhodes						
Filer Authorized By:	Edward Peter Heller						
Attorney Docket Number:	2885/139						
Receipt Date:	14-AUG-2014						
Filing Date:	14-JUL-2010						
Time Stamp:	15:06:56						
Application Type:	Utility under 35 USC 111(a)						

# Payment information:

Submitted with I	Payment	no	no						
File Listing:									
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)				
1	Power of Attorney	PACT_POA_140210.pc	128954	no	2				
	rower of Attorney		d1b7e26a7b4fb5fe0f9e1d59794fe2098352 4999		2				
Warnings:			·						

The page size in the PDF is too large. The pages should be 8.5 x 11 or A4. If this PDF is submitted, the pages will be resized upon entry into the Image File Wrapper and may affect subsequent processing

# Information: 2 Assignee showing of ownership per 37 CFR 3.73. PACT-034-DE-PCT- US-3C1_CFR373c_Signed.pdf 358357 no 2

#### Warnings:

Information:

Total Files Size (in bytes):

487311

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

## New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

## National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

#### New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

		IARK OFFICE UNITED STATES DEPARTMENT OF COMMERC United States Patent and Trademark Office Address. COMMUSSIONER FOR PATENTS PO Rox 1450 Alexandrin, Virgung 22313-1450 WWW.UBDD.020				
APPLICATION NUMBER	FILING OR 371(C) DATE	FIRST NAMED APPLICANT	ATTY, DOCKET NO/TITLE			
12/836,364	07/14/2010	Martin Vorbach	2885/139 CONFIRMATION NO. 2050 EPTANCE LETTER			
Alliacense Limited LLC 4880 Stevens Creek Boule Suite 103 San Jose, CA 95129	vard		CC000000070494927*			
			Date Mailed: 09/04/2014			

## NOTICE OF ACCEPTANCE OF POWER OF ATTORNEY

This is in response to the Power of Attorney filed 08/14/2014.

The Power of Attorney in this application is accepted. Correspondence in this application will be mailed to the above address as provided by 37 CFR 1.33.

/mbeyene/

Office of Data Management, Application Assistance Unit (571) 272-4000, or (571) 272-4200, or 1-888-786-0101

INTEL - 1004 Page 537 of 539

UNITED STATE	S Patent and Tradem	ARK OFFICE UNITED STATES DEPARTMENT OF COMMERC United States Patent and Trademark Office Address. COMMISSIONER FOR PATENTS PACKARDin, Vignine 20213-1450 WWW UNDEDCODY				
APPLICATION NUMBER	FILING OR 371(C) DATE	FIRST NAMED APPLICANT	ATTY, DOCKET NO./TITLE			
12/836,364	07/14/2010	Martin Vorbach	2885/139			
			<b>CONFIRMATION NO. 2050</b>			
26646		POWERC	F ATTORNEY NOTICE			
<b>KENYON &amp; KENYON LLP</b>						
ONE BROADWAY			OC000000070494908*			
NEW YORK, NY 10004						
			Date Mailed: 09/04/2014			

## NOTICE REGARDING CHANGE OF POWER OF ATTORNEY

This is in response to the Power of Attorney filed 08/14/2014.

• The Power of Attorney to you in this application has been revoked by the assignee who has intervened as provided by 37 CFR 3.71. Future correspondence will be mailed to the new address of record(37 CFR 1.33).

/mbeyene/

Office of Data Management, Application Assistance Unit (571) 272-4000, or (571) 272-4200, or 1-888-786-0101

INTEL - 1004 Page 538 of 539 *.'* •

....

· _... ,

,

Patent number	Issue Date	Application number	filing Date
8686549	01- Apr 14	12/571173	30- Ѕер О9
7840842	23- Nov 10	11/890094	03- Aug 07
7650448	19- Jan 10	12/008543	10- Jan 08
7782087	24- Aug 10	12/541299	14- Aug 09
7928763	19- Apr 11	12/836364	14- Jul 10
7210129	24- Apr 07	09/967847	28- Sep 01
7266725	09- Apr 07	09/967497	28- Sep 01
7003660	21- Feb 06	10/297959	19- Jun 03
7010667	07- Mrz 06	10/116986	05- Apr 02
6968452	22- Nov 05	10/373595	24- Feb 03
7657877	02- Feb 10	10/480003	18- Jun 04
6990555	24- Jan 06	10/764159	24- Jan 04
7996827	09- Aug 11	10/486771	20- Sep 04
7243175	10- Jul 07	10/792168	02- Mrz 04
7657861	02- Feb 10	10/523763	22- Nov 05

## Schedule A - Patents assigned to *Assignee*

. . е^на, 1997 г. – С

· · ,

4