



US005761523A

United States Patent [19]
Wilkinson et al.

[11] **Patent Number:** 5,761,523
[45] **Date of Patent:** Jun. 2, 1998

[54] **PARALLEL PROCESSING SYSTEM HAVING ASYNCHRONOUS SIMD PROCESSING AND DATA PARALLEL CODING**

[75] Inventors: **Paul Amba Wilkinson**, Apalachin;
James Warren Dieffenderfer, Owego;
Peter Michael Kogge, Endicott;
Nicholas Jerome Schoonover, Tioga Center, all of N.Y.

[73] Assignee: **International Business Machines Corporation**, Armonk, N.Y.

[21] Appl. No.: 487,363

[22] Filed: **Jun. 7, 1995**

Related U.S. Application Data

[62] Division of Ser. No. 233,210, Apr. 26, 1994, which is a continuation of Ser. No. 888,680, May 22, 1992, abandoned, which is a continuation-in-part of Ser. No. 611,594, Nov. 13, 1990, abandoned, and Ser. No. 798,788, Nov. 27, 1991, abandoned.

- [51] Int. Cl.⁶ **G06F 15/80**
- [52] U.S. Cl. **395/800.2; 395/379**
- [58] Field of Search 395/375, 800, 395/379, 800.2, 800.1, 800.11, 800.12, 800.13, 800.14, 800.15, 800.16, 800.21, 800.22

[56] **References Cited**

U.S. PATENT DOCUMENTS

- 3,537,074 10/1970 Stokes et al. .
- 3,544,973 12/1970 Borck et al. .
- 3,970,993 7/1976 Finnila .

(List continued on next page.)

FOREIGN PATENT DOCUMENTS

- 0132926 2/1985 European Pat. Off. .
- 0208497 6/1986 European Pat. Off. .
- 208457A2 6/1986 European Pat. Off. .

(List continued on next page.)

OTHER PUBLICATIONS

T.A. Kriz and M.J. Marple, "Multi-Port Bus Structure With Fast Shared Memory", IBM Technical Disclosure Bulletin, vol. 27, No. 10A, pp. 5579-5580, Mar. 1985.


(List continued on next page.)

Primary Examiner—Richard L. Ellis
Attorney, Agent, or Firm—Lynn L. Augspurger; David V. Rossi

[57] **ABSTRACT**

A parallel array processor for massively parallel applications is formed with low power CMOS with DRAM processing while incorporating processing elements on a single chip. Eight processors on a single chip have their own associated processing element, significant memory, and I/O and are interconnected with a hypercube based, but modified, topology. These nodes are then interconnected, either by a hypercube, modified hypercube, or ring, or ring within ring network topology. Conventional microprocessor MMPs consume pins and time going to memory. The new architecture merges processor and memory with multiple PME's (eight 16 bit processors with 32K and I/O) in DRAM and has no memory access delays and uses all the pins for networking. Each chip will have eight 16 bit processors, each processor providing 5 MIPs performance. I/O has three internal ports and one external port shared by the plural processors on the chip. The scalable chip PME has internal and external connections for broadcast and asynchronous SIMD, MIMD and SIMIMD (SIMD/MIMD) with dynamic switching of modes. The chip can be used in systems which employ 32, 64 or 128,000 processors, and can be used for lower, intermediate and higher ranges. Local and global memory functions can all be provided by the chips themselves, and the system can connect to and support other global memories and DASD. The chip can be used as a microprocessor accelerator, in personal computer applications, as a vision or avionics computer system, or as workstation or supercomputer.

4 Claims, 24 Drawing Sheets



U.S. PATENT DOCUMENTS

4,101,960 7/1978 Stokes et al. .
 4,107,773 8/1978 Gilbreath et al. .
 4,270,170 5/1981 Reddaway .
 4,314,349 2/1982 Batcher 364/716
 4,338,675 7/1982 Palmer et al. 364/748
 4,380,046 4/1983 Fung .
 4,394,726 7/1983 Kohl .
 4,412,303 10/1983 Barnes et al. .
 4,435,758 3/1984 Lorie et al. .
 4,467,422 8/1984 Hunt .
 4,468,727 8/1984 Carrison .
 4,498,133 2/1985 Bolton et al. .
 4,523,273 6/1985 Adams, III et al. .
 4,598,400 7/1986 Hillis 370/60
 4,604,695 8/1986 Widen et al. .
 4,621,339 11/1986 Wagner et al. .
 4,622,650 11/1986 Kulisch 364/748
 4,706,191 11/1987 Hamstra et al. .
 4,720,780 1/1988 Dolecek .
 4,736,291 4/1988 Jennings et al. .
 4,739,474 4/1988 Holsztyński .
 4,739,476 4/1988 Fiduccia .
 4,748,585 5/1988 Chiarulli .
 4,763,321 8/1988 Calvignac et al. 370/94
 4,780,873 10/1988 Mattheyses 370/94
 4,783,738 11/1988 Li et al. .
 4,783,782 11/1988 Morton 371/11
 4,805,091 2/1989 Thiel et al. .
 4,809,159 2/1989 Sowa .
 4,809,169 2/1989 Sfarti et al. .
 4,809,347 2/1989 Nash et al. 382/49
 4,814,980 3/1989 Peterson et al. .
 4,825,359 4/1989 Ohkami et al. .
 4,831,519 5/1989 Morton .
 4,835,729 5/1989 Morton .
 4,841,476 6/1989 Mitchell et al. .
 4,847,755 7/1989 Morrison et al. .
 4,849,882 7/1989 Aoyama et al. .
 4,852,048 7/1989 Morton .
 4,855,903 8/1989 Carleton et al. .
 4,858,110 8/1989 Miyata .
 4,860,201 8/1989 Stolfo et al. .
 4,872,133 10/1989 Leeland 364/748
 4,873,626 10/1989 Gifford .
 4,891,787 1/1990 Gifford .
 4,896,265 1/1990 Fiduccia et al. .
 4,901,224 2/1990 Ewert .
 4,903,260 2/1990 Boettel et al. 370/60
 4,905,143 2/1990 Takahashi et al. .
 4,907,148 3/1990 Morton .
 4,910,665 3/1990 Mattheyses et al. .
 4,916,652 4/1990 Schwarz 364/748
 4,916,657 4/1990 Morton .
 4,920,484 4/1990 Ranade .
 4,922,408 5/1990 Davis et al. .
 4,925,311 5/1990 Neches et al. .
 4,933,846 6/1990 Humphrey et al. .
 4,933,895 6/1990 Grinberg et al. 364/748
 4,942,516 7/1990 Hyatt .
 4,942,517 7/1990 Cok .
 4,943,912 7/1990 Aoyama et al. .
 4,956,772 9/1990 Neches .
 4,958,273 9/1990 Anderson et al. .
 4,964,032 10/1990 Smith .
 4,967,340 10/1990 Dawes .
 4,975,834 12/1990 Xu et al. .
 4,985,832 1/1991 Grondalski .
 4,992,926 2/1991 Janke et al. 364/134
 4,992,933 2/1991 Taylor .
 5,005,120 4/1991 Ruetz .

5,006,978 4/1991 Neches .
 5,008,815 4/1991 Hillis .
 5,008,882 4/1991 Peterson et al. 370/94.3
 5,010,477 4/1991 Omoda et al. .
 5,016,163 5/1991 Jesshope et al. .
 5,020,059 5/1991 Gorin et al. 371/11.3
 5,021,945 6/1991 Morrison et al. .
 5,038,282 8/1991 Gilbert et al. .
 5,038,386 8/1991 Li 382/438
 5,041,189 8/1991 Tamitani .
 5,041,971 8/1991 Carvey et al. .
 5,045,995 9/1991 Levinthal et al. .
 5,047,917 9/1991 Athas et al. .
 5,049,982 9/1991 Lee et al. 357/81
 5,056,000 10/1991 Chang .
 5,072,217 12/1991 Georgiou et al. 340/825.79
 5,113,523 5/1992 Colley et al. 395/800
 5,121,498 6/1992 Gilbert et al. 395/700
 5,136,582 8/1992 Firoozmand 370/85.1
 5,142,540 8/1992 Glasser 371/40.1
 5,146,608 9/1992 Hillis 395/800
 5,165,023 11/1992 Gifford 395/325
 5,170,482 12/1992 Shu et al. 395/800
 5,170,484 12/1992 Gorodalski 395/800
 5,173,947 12/1992 Chande et al. 382/41
 5,175,762 12/1992 Phelps et al. 395/800
 5,175,865 12/1992 Hillis 395/800
 5,181,017 1/1993 Frey, Jr., et al. 340/825.02
 5,187,801 2/1993 Zenios et al. 395/800
 5,189,665 2/1993 Niehaus et al. 370/458.1
 5,197,130 3/1993 Chen et al. 395/325
 5,212,773 5/1993 Hillis 395/200
 5,212,777 5/1993 Gove et al. 395/375
 5,218,679 6/1993 Ben-Ayed et al. 395/200
 5,218,709 6/1993 Fijany et al. 395/800
 5,230,079 7/1993 Grondalski 395/800
 5,239,629 8/1993 Miller et al. 395/325
 5,239,654 8/1993 Ing-Simmons et al. 395/800
 5,251,097 10/1993 Simmons et al. 361/687
 5,253,359 10/1993 Spix et al. 395/575
 5,265,124 11/1993 Staab et al. 375/3
 5,280,474 1/1994 Nickolls et al. 370/60
 5,297,260 3/1994 Kametani 395/325
 5,355,508 10/1994 Kan 395/800
 5,367,636 11/1994 Colley et al. 395/200

FOREIGN PATENT DOCUMENTS

340668A2 4/1989 European Pat. Off. .
 428327A1 11/1990 European Pat. Off. .
 429733A2 6/1991 European Pat. Off. .
 460599A3 12/1991 European Pat. Off. .
 485690A2 5/1992 European Pat. Off. .
 493876A2 7/1992 European Pat. Off. .
 2223867 4/1990 United Kingdom .
 89/09967 4/1988 WIPO .
 92/06436 4/1992 WIPO .

OTHER PUBLICATIONS

H.P. Bakoglu, "Second-Level Shared Cache Implementation For Multiprocessor Computers With A Common Interface For The Second-Level Shared Cache And The Second-Level Private Cache", IBM Technical Disclosure Bulletin, vol. 33, No. 11, pp. 362-365, Apr. 1991.
 Mansingh et al., "System Level Air Flow Analysis for a Computer Processing Unit", *Hewlett-Packard Journal*, vol. 41 No. 5, Oct. 1990, pp. 82-87.
 Tewsbury et al., "Communication Network Issues and High-Density Interconnects in Large-Scale Distributed Computing Systems", *IEEE Journal on Selected Areas in Communication*, vol. 6 No. 3, Apr. 1988, pp. 587-607.

- Boubekur et al., "Configuring A Wafer-Scale Two-Dimensional Array of Single-Bit Processors". *Computer*, vol. 2, Issue 4, Apr. 1992, pp. 29-39.
- Korpiharju et al., "TUTCA Configurable Logic Cell Array Architecture" *IEEE*, Sep. 1991, pp. 3-3.1-3-3.4.
- C.K. Baru and S.Y.W. Su, "The Architecture of SM3: A Dynamically Partitionable Multicomputer System", *IEEE Transactions on Computers*, vol. C-35, No. 9, pp. 790-802, Sep. 1986.
- S.P. Booth et al., "An Evaluation of the Meiko Computing Surface for HEP Fortran Farming*", *Computer Physics Communications* 57, pp. 486-491, 1989.
- S.P. Booth et al., "Large Scale Applications of Transputers in HEP: the Edinburgh Concurrent Supercomputer Project", *Computer Physics Communications* 57, pp. 101-107, 1989.
- P. Christy, "Software to Support Massively Parallel Computing on the MasPar MP-1", 1990 *IEEE*, pp. 29-33.
- S.R. Colley, "Parallel Solutions to Parallel Problems", *Research & Development*, pp. 42-45, Nov. 21, 1989.
- J.R. Nickolls, "The Design of the MasPar MP-1: A Cost Effective Massively Parallel Computer", 1990 *IEEE*, pp. 25-28.
- J.F. Prins and J.A. Smith, "Parallel Sorting of Large Arrays on the MasPar MP-1*", *The 3rd Symposium on the Frontiers of Massively Parallel Computation*, pp. 59-64, Oct. 1990.
- J.B. Rosenberg and J.D. Becher, "Mapping Massive SIMD Parallelism onto Vector Architectures for Simulation", *Software-Practice and Experience*, vol. 19(8), pp. 739-756, Aug. 1989.
- J.C. Tilton, "Porting an Interactive Parallel Region Growing Algorithm from the MPP to the MasPar MP-1", *The 3rd Symposium on the Frontiers of Massively Parallel Computation*, pp. 170-173, Oct. 1990.
- "Sequent Computer Systems Balance and Symmetry Series", *Faulkner Technical Reports, Inc.*, pp. 1-6, Jan., 1988.
- "Symmetry 2000/400 and 2000/700 with the DYNIK/ptx Operation System", *Sequent Computer Systems Inc.* date unknown.
- "Symmetry 2000 Systems—Foundation for Information Advantage", *Sequent Computer Systems Inc.* date unknown.
- "Our Customers Have Something That Gives Them an Unfair Advantage", *The nCUBE Parallel Software Environment*, *nCUBE Corporation* date unknown.
- Y.M. Leung, "Parallel Technology Mapping With Identification of Cells for Dynamic Cell Generation", *Dissertation*, *Syracuse University*, May 1992.
- "The Connection Machine CM-5 Technical Summary", *Thinking Machines Corporation*, Oct. 1991.
- Fineberg et al., "Experimental Analysis of a Mixed-Mode Parallel Architecture Using Bitonic Sequence Sorting", *Journal of Parallel And Distributed Computing*, Mar. 1991, pp. 239-251.
- T. Bridges, "The GPA Machine: A Generally Partitionable MSMD Architecture", *The 3rd Symposium on the Frontiers of Massively Parallel Computation*, Oct. 1990, pp. 196-203.
- Abreu et al., "The APx Accelerator", *The 2nd Symposium on the Frontiers of Massively Parallel Computation*, Oct. 1988, pp. 413-417.
- D.A. Nicole, "Esprit Project 1085 Reconfigurable Transputer Architecture", *CONPAR 88 Additional Papers*, Sep. 1988, pp. 12-39.
- E. DeBenedictis and J.M. del Rosario, "nCUBE Parallel I/O Software", *IPCCC '92 IEEE*, pp. 0117-0124.
- T.H. Dunigan, *Hypercube Clock Synchronization: Concurrency: Practice and Experience*, vol. 4(3), pp. 257-268, May 1992.
- T.H. Dunigan, "Performance of the Intel iPSC/860 and Ncube 6400 hypercubes*", *Parallel Computing* 17, pp. 1285-1302, 1991.
- D.D. Gajski and J.K. Peir, "Essential Issues in Multiprocessor Systems", 1985 *IEEE*, pp. 9-27, Jun. 1985.
- A. Holman, "The Meiko Computing Surface: A Parallel & Scalable Open Systems Platform for Oracle", *A Study of a Parallel Database Machine and its Performance—The NCR/Teradata DBC/1012*, pp. 96-114 date unknown.
- Baba et al., "A Parallel Object-Oriented Total Architecture: A-NET", *Proceedings Supercomputing*, Nov. 1990, pp. 276-285.
- Mitchell et al., "Architectural Description of a New, Easily Expandable Self-Routing Computer Network Topology", *IEEE INFOCOM*, Apr. 1989, pp. 981-988.
- K. Padmanabhan, "Hierarchical Communication in Cube-Connected Multiprocessors", *The 10th International Conference on Distributed Computing Systems*, May 1990, pp. 270-277.
- Fineberg et al., "Experimental Analysis of Communication/Data-Conditional Aspects of a Mixed-Mode Parallel Architecture via Synthetic Computations", *Proceeding Supercomputing '90*, Nov. 1990, pp. 647-646.
- Kan et al., "Parallel Processing on the CAP: Cellular Array Processor", *COMPCON 84*, 16 Sep. 1984, pp. 239-244.
- Ezzedine et al., "A 16-bit Specialized Proccor Design", *Integration The VLSI Journal*, vol. 6 No. 1, May 1988, pp. 101-110.
- A. Mudrow, "High Speed Scientific Arithmetic Using a High Performance Sequencer", *ELECTRO*, vol. 6, No. 11, 1986, pp. 1-5.
- Alleyne et al., "A Bit-Parallel, Word-Parallel, Massively Parallel Accociative Processor for Scientific Computing", *Third Symposium on the Frontiers of Massive Parallel Computation*, Oct. 8-10, 1990; pp. 176-185.
- Jesshoppe et al., "Design of SIMD Microprocessor Array", *IEEE Proceedings*, vol. 136., May 1989, pp. 197-204.
- DeGroot et al., "Image Processing Using the Sprint Multiprocessor", *IEEE*, 1989, pp. 173-176.
- Nudd et al., "An Heterogeneous M-SIMD Architecture for Kalman Filter Controlled Processing of Image Sequences", *IEEE* 1992, pp. 842-845.
- Li et al., "Polymorphic-Torus Network", *IEEE Transactions on Computers*, vol. 38, No. 9, Sep. 1989 pp. 1345-1351.
- Li et al., "Sparse Matrix Vector Multiplication of Polymorphic-Torus", *IBM Technical Disclosure Bulletin*, vol. 32, No.3A, Aug. 1989, pp. 233-238.
- Li et al., "Parallel Local Operator Engine and Fast P300", *IBM Tech. Disc. Bulletin*, vol. 32, No. 8B, Jan. 1990, pp. 295-300.
- R. Duncan, "A Survey of Parallel Computer Architectures", *IEEE*, Feb. 90' pp. 5-16.
- C.R. Jesshope et al., "Design of SIMD Microprocessor Array", *UMI Article Clearing house*, No. 88'.
- Senger Ilgen & Issac Schers, "Parallel Processing on VLSI Associative Memory", *NSF Award #ECS-8404627*, pp. 50-53 date unknown.
- H. Stone, "Introduction to Computer Architecture", *Science Research Associates*, 1975, Ch. 8, pp. 318-374.
- R.M. Lea, "WASP: A WSI Associative String Processor" *Journal of VLSI Signal Processing*, May 1991, No. 4, pp. 271-285.

- Lea, R.M., "ASP Modules: Cost-Effective Building-Blocks for Real-Time DSP Systems", *Journal of VLSI Signal Processing*, vol. 1, No. 1, Aug. 1989, pp. 69-84.
- Isaac D. Scherson, et al., "Bit Parallel Arithmetic in a Massively-Parallel Associative Processor", *IEEE*, vol. 41, No. 10, Oct. 1992.
- Supreet Singh and Jia-Yuan Han, "Systolic arrays", *IEEE*, Feb. 1991.
- H. Richter and G. Raupp, "Control of a Tokamak Fusion Experiment by a Set of Multitop Parallel Computers", *IEEE* vol. 39, 1992, pp. 192-197.
- Higuchi et al., "TXM2: A Parallel Associative Processor for Semantic Net Processing—Preliminary Evaluation—", *IEEE*, Jun. 1990, pp. 667-673.
- Frison et al., "Designing Specific Systolic Arrays with the API15C Chip", *IEEE* 1990, xii+808pp., pp. 505-517.
- Berg et al., "Instruction Execution Trade-Offs for SIMD vs. MIMD vs. mixed Parallelism", *IEEE* Feb. 1991, pp. 301-308.
- Raghaven et al., "Fine Grain Parallel Processors and Real-Time Applications: MIMD Controller.SIMD Array", *IEEE*, May 1990, pp. 324-331.
- G.J. Lipovski, "SIMD and MIMD Processing in the Texas Reconfigurable Array Computer", Feb. 1988, pp. 268-271.
- R.M. Lea, "ASP: A Cost-effective Parallel Microcomputer", *IEEE* Oct. 1988, pp. 10-29.
- Mark A. Nichols, "Data Management and Control-Flow Constructs in a SIMD/SPMD Parallel Language/Compiler", *IEEE*, Feb. 1990, pp. 397-406.
- Will R. Moore, "VLSI For Artificial Intelligence", Kluwer Academic Publishers, Ch. 4.1 date unknown.
- Mosher et al., "A Software Architecture for Image Processing on a Medium-Grain Parallel Machine", *SPIE* vol. 1659 *Image Processing and Interchange*, 1992/279.
- Patent Abstracts of Japan*, vol. 8, No. 105, 17 May 1984, p. 274. App. No. JP-820 125 341 (Tokyo Shibaura Denki KK) 27 Jan. 1984.
- W.D. Hillis, "*The Connection Machine*", The MIT Press, Chapters 1, 3, and 4 date unknown.
- "Joho-syori", vol. 26(3), 1985-3, pp. 213-225 (Japanese).

FIG.1A
Prior Art




FIG.1A
FIG.1B
FIG.1

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.