Exhibit 2011

UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

FLEX LOGIX TECHNOLOGIES INC,

Petitioner

V.

VENKAT KONDA,

Patent Owner

Case PGR2019-00037

Patent 10,003,553 B2

DECLARATION OF VENKAT KONDA IN SUPPORT OF PATENT OWNER'S REPLY TO PETITIONER'S OPPOSITION TO PATENT OWNER'S MOTION TO EXCLUDE PURSUANT TO 37 C.F.R. § 42.64

PGR2019-00037 Patent 10,003,553

Exhibit 2011 Declaration of Venkat Konda in Support of Reply

I, Venkat Konda, make this declaration in connection with the proceedings identified above.

1. I am the sole inventor of U.S. Patent No. 10,003,553 ("the '553 Patent"). I submit this declaration in support of Patent Owner's reply to Petitioner's opposition to Patent Owner's Motion to Exclude Dr. Baker's Declaration in the Petition of the Post Grant Review instituted in Case PGR2019-00037 filed by Petitioner Flex Logix Technologies Inc. ("Petitioner") challenging claims 1-20 (the "Challenged Claims") of the '553 Patent.

2. I earned a Bachelor of Technology in Electronics and Communications Engineering from Nagarjuna University in Vijayawada, India in1986, a Master of Technology in Electrical Engineering from the Indian Institute of Technology in Kharagpur, India in 1988, and a Ph.D. in Computer Science and Engineering from the University of Louisville, Kentucky in 1992.

3. I have over 25 years of Research and Development and Management experience in various semiconductor integrated circuit and systems companies **with extensive experience in interconnection networks** including nCube Corporation from March 1992 to March 1995, Mitsubishi Electric Research Labs and VSIS Inc. from April 1995 to July 1998, Infineon Technologies from July 1998 to December 2000, and Velio Communications from December 2000 to June

Page ? of 6

Find authenticated court documents without watermarks at docketalarm.com.

PGR2019-00037Exhibit 2011Patent 10,003,553Declaration of Venkat Konda in Support of Reply2001. I was the founder of Teak Networks Inc. in August 2001 and CEO fromAugust 2001 until March 2007. I was also co-founder of Teak Technologies Inc.founded in February 2005 and CTO from February 2005 until April 2006.

4. In 1994-95, I taught graduate courses related to **interconnection networks** as an adjunct faculty member in the department of Computer Science and Engineering, Santa Clara University, Santa Clara, CA.

5. I founded Teak Networks Inc. after solving an approximately 60-yearold research problem by inventing strictly and rearrangeably non-blocking multicast solutions for Clos Networks. I have been granted several related patents for that technology including U.S. Patents No. 6,885,669, 6,868,084, 7,424,010, 7,424,011 and 7,378,938 by the United States Patent and Trademark Office ("USPTO").

6. I founded Konda Technologies, Inc. ("Konda Tech"), in 2007, after solving approximately 30-year-old open research problems by inventing strictly and rearrangeably non-blocking multi-cast solutions for Benes and Butterfly Fat Tree Networks and the seminal 2D-layouts to implement those networks using only vertical and horizontal wires. I am a pioneer in multi-stage based fieldprogrammable gate array ("FPGA") routing fabric and interconnection networks technology. Konda Tech was founded to commercialize semiconductor integrated circuits and system level interconnection technology solutions based on my work.

Page 3 of 6

Find authenticated court documents without watermarks at docketalarm.com.

Page 4 of 6 IPR2020-00261

VENKAT KONDA EXHIBIT 2023

PGR2019-00037 Patent 10,003,553 Exhibit 2011 Declaration of Venkat Konda in Support of Reply

7. Konda Tech licenses chip and system level interconnection technology solutions to the commercial semiconductor industry. To date, Konda Tech has fifteen patents relating to the technology. Konda Tech has licensed FPGA interconnection architecture patents to two FPGA chip vendors, the first of which has made and sold three generations of chips using the 2D-layouts disclosed in the '553 Patent.

8. A selected list of some of my publications is attached in Appendix A. I hereby declare under penalty of perjury under the laws of the United States of America that all statements made herein of my own knowledge are true and that all statements made herein on information and belief are believed to be true, and that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code.

Dated: August 3, 2020

Respectfully submitted,

/Venkat Konda/ Venkat Konda

Page 1 of 6

Find authenticated court documents without watermarks at docketalarm.com.

PGR2019-00037 Patent 10,003,553 Exhibit 2011 Appendix A of Declaration of PO in support of Reply

PARTIAL LIST OF SOME SELECTED PUBLICATATIONS

1) Rearrangeably nonblocking multicast multi-stage networks

- Priority Date: September 27, 2001
- US Patent Application Number: 09/967,815
- US Patent Number: <u>US 6,885,669</u>
- Date of Patent: April 26, 2005

2) Strictly nonblocking multicast multi-stage networks

- Priority Date: September 27, 2001
- US Patent Application Number: 09/967,106
- US Patent Number: <u>US 6,868,084</u>
- Date of Patent: March 15, 2005
- 3) Strictly non-blocking Multicast Multi-split Linear-time Multi-stage Networks
 - Priority Date: September 6, 2003
 - US Patent Application Number: 10/933,900
 - US Patent Number: <u>US 7,424,010</u>
 - Date of Patent: September 9, 2008
- 4) Rearrangeably nonblocking multicast multi-stage networks
 - Priority Date: September 27, 2001
 - US Patent Application Number: 10/999,757
 - US Patent Number: <u>US 7,424,011</u>
 - Date of Patent: September 9, 2008

5) Strictly nonblocking multicast multi-stage networks

- Priority Date: September 27, 2001
- US Patent Application Number: 10/999,649
- US Patent Number: <u>US 7,378,938</u>
- Date of Patent: March 27, 2008

6) Fully Connected Generalized Multi-stage Networks

- Priority Date: March 6, 2007
- US Patent Application Number: 12/530,207
- US Patent Number: <u>US 8,270,400</u>
- Date of Patent: September 18, 2012
- 7) Fully Connected Generalized Butterfly Fat Tree Networks
 - Priority Date: March 25, 2007

DOCKET

- US Patent Application Number: 12/601,273
- US Patent Number: <u>US 8,170,040</u>

Page 5 of 6

LARM Find authenticated court documents without watermarks at <u>docketalarm.com</u>.

DOCKET A L A R M



Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.