UNITED STATES DISTRICT COURT WESTERN DISTRICT OF TEXAS AUSTIN DIVISION

AQUILA INNOVATIONS, INC., a § Delaware Corporation, § § Plaintiff, § v. § ADVANCED MICRO DEVICES, INC., § a Delaware corporation § § Defendant. §

No. 1:18-cv-554-LY

AQUILA INNOVATIONS, INC.'S PRELIMINARY INFRINGEMENT CONTENTIONS

Pursuant to the Court's Scheduling Order, D.I.23, Plaintiff Aquila Innovations, Inc. ("Aquila") submits the following preliminary infringement contentions for U.S. Patents 6,239,614 ("614 Patent") and 6,895,519 ("519 Patent"). These preliminary infringement contentions were prepared without the benefit of the Court's claim construction or the parties' exchange of constructions. Discovery has been stayed, and AMD has not produced any information concerning the Accused Products. Thus, this chart is based on publicly available evidence, and based upon information and reasonable belief in light of such evidence. As such, Aquila reserves the right to amend or supplement its contentions to address any issues arising from the Court's constructions or to account for new information that becomes available.

> AMD EX1012 U.S. Patent No. 6,895,519

(a) Identification of asserted claims

<u>'614 Patent:</u> Claims 1, 2

<u>'519 Patent:</u> Claims 1, 2, 3, 5, 6, 7, 10

(b) Identification of accused products

<u>'614 Patent Accused Products:</u>

Aquila contends that all AMD processor products containing power gate rings infringe each of the asserted claims of the '614 Patent. This specifically includes but is not limited to processors with cores having microarchitectures belonging to the following families:

- o AMD 12h Llano Fusion APUs
- o AMD 15h Bulldozer APUs
- o AMD 15h Piledriver APUs
- o AMD 15h Excavator APUs

AMD products belonging to each product family are identified in Exhibits C.1 through C.4. The identification of specific products was prepared without the benefit of discovery from AMD and may not include OEM or custom processor products. Aquila reserves the right to amend or supplement its identification of accused products as AMD provides more information.

<u>'519 Patent Accused Products:</u>

Aquila contends that all AMD processor products capable of entering/exiting the CC1, PC1, and PC6 states infringe each of the asserted claims of the '519 Patent. This specifically includes but is not limited to processors with cores having microarchitectures belonging to the following families:

-2-

- o AMD Family 12h
- o AMD Family 14h
- o AMD Family 15h
- o AMD Family 16h
- o AMD Family 17h

AMD products belonging to each product family are identified in Exhibits C.1 through C.5. The identification of specific products was prepared without the benefit of discovery from AMD and may not include OEM or custom processor products. Aquila reserves the right to amend or supplement its identification of accused products as AMD provides more information.

(c) Claim Charts

Claim charts for each asserted claim corresponding to each representative accused product are contained in the exhibits below.

<u>'614 Patent:</u> Exhibit A

<u>'519 Patent:</u> Exhibit B

(d) Doctrine of Equivalents

Aquila contends that each limitation in each asserted claim is met literally. The Court has not construed the asserted claims, and AMD has not yet provided discovery on the accused products or provided non-infringement contentions. Aquila reserves the right to respond if AMD provides non-infringement contentions, which response may include doctrine of equivalents contentions.

0003

(e) Identification of Priority Date

<u>'614 Patent</u>: Each asserted claim of the '144 Patent is entitled to a priority

date as late as January 14, 1999.

'519 Patent: Each asserted claim of the '519 Patent is entitled to a priority

date as late as February 25, 2002.

Respectfully submitted,

Dated: February 13, 2019

/s/Jing H. Cherng

Robert E. Freitas (*admitted pro hac vice*) Jing H. Cherng (*admitted pro hac vice*) **FREITAS & WEINBERG LLP** 350 Marine Parkway, Suite 200 Redwood Shores, CA 94065 Telephone: (650) 593-6300 rfreitas@fawlaw.com gcherng@fawlaw.com

Henry B. Gonzalez III State Bar No. 00794952 Jeffrie B. Lewis State Bar No. 24071785 **GONZALEZ, CHISCANO, ANGULO,** & KASSON, PC 9601 McAllister Freeway, Suite 401 San Antonio, Texas 78216 Tel: (210) 569-8500 hbg@gcaklaw.com jlewis@gcaklaw.com

Attorneys for Plaintiff Aquila Innovations, Inc.

CERTIFICATE OF SERVICE

I hereby certify that on this 13th day of February, 2019, a true and correct copy of the foregoing was forwarded to the following:

Jennifer Librach Nall Kevin J. Meek Aashish Kapadia Puneet Kohli jennifer.nall@bakerbotts.com kevin.meek@bakerbotts.com aashish.kapadia@bakerbotts.com puneet.kohli@bakerbotts.com DLWiLAN_AMD_BakerBotts@BakerBotts.com

> Jing H. Cherng Jing H. Cherng

-5-

Exhibit A.1: Preliminary Infringement Contention Claim Chart for U.S. Patent 6,239,614

Accused Product: AMD Family 12h Fusion Processors

These preliminary infringement contentions were prepared without the benefit of the Court's claim construction or the parties' exchange of constructions. As of the date of these contentions, AMD has not produced any information concerning the Accused Products. Thus, this chart is based on publicly available evidence, and based upon information and reasonable belief in light of such evidence. As such, Aquila reserves the right to amend or supplement its contentions to address any issues arising from the Court's constructions or to account for new information that becomes available.

	Limitation	Contention
1p	A semiconductor integrated circuit device, comprising:	To the extent the preamble is a limitation, the Accused Products are semiconductor integrated circuit devices.
		Integrated Northbridge L2 L2 L2 L2 L2 L2 L2 L2 L2 L2 L2 L2 L2
		1 MB L2 cache per core CPU CPU
		4 Stars-32nm CPU cores 1 bladed 1971 Criffs (August 1980, 2011
		Source: AMD'S "LLANO" FUSION APU, Hot Chips 23, 19th August 2011, page 6.



Limitation	Contention
	uLvt Lvt Lvt Lvt Lvt Filler Svt uLvt Lvt Lvt Lvt Lvt Svt uLvt Lvt Lvt Lvt Svt uLvt Lvt Svt uLvt Lvt uLvt Lvt Svt uLvt Lvt uLvt Lvt Svt uLvt uLvt Lvt Svt Svt uLvt Lvt Svt Svt
	The Accused Products contain a plurality of first MOS transistors, each of the first MOS transistors having a first threshold voltage:





Limitation	Contention
	Modern multi-VT standard cell design methodologies and structures such as those used in the Llano Accused Products use a mix of low Vt (LVt), regular Vt (RVt), long channel regular Vt (LC-RVt) and long channel high Vt (LC-Hvt) standard cells. Image: the standard cell design methodologies and structures such as those used in the Llano Accused Products use a mix of low Vt (LVt), regular Vt (RVt), long channel regular Vt (LC-RVt) and long channel high Vt (LC-Hvt) standard cells. Image: the standard cell design methodologies and structures such as those used in the Llano Accused Products use a mix of low Vt (LVt), regular Vt (RVt), long channel regular Vt (LC-RVt) and long channel high Vt (LC-Hvt) standard cells. Image: the standard cell design the standard design of the standard cells. Image: the standard cell design the standard design destandard destandard design design design design design

0011





Limitation	Contention
	Modern multi-VT standard cell design methodologies and structures such as those used in the Llano Accused Products use a mix of low Vt (LVt), regular Vt (RVt), long channel regular Vt (LC-RVt) and long channel high Vt (LC-Hvt) standard cells.
	uLvt Lvt Svt ULvt Lvt Lvt Svt
	uLvt Lvt Filler Svt uLvt Lvt Lvt Svt Svt Svt
	uLvt Lvt Svt filler Svt uLvt Lvt Lvt Svt filler Svt
	DVFS Characteristics Modern computer chips are designed using multiple types of transistors, i.e. a mixture of low-, medium-, and high-threshold transis- tors, to target different design tradeoffs, e.g. high-performance vs. low power. Low-threshold voltage (Low-Vt) devices are used in timing-critical paths, but have high leakage power. High-threshold voltage (High-Vt) devices have

	Limitation	Contention
		low leakage power but are slower, and are typically used in circuits that are off the timing-critical paths. Medium-threshold voltage (Mid-Vt) devices offer a tradeoff between High-Vt and Low-Vt devices by having medium power re- quirements and medium delay. In general, low power chips are designed using a larger percentage of High-Vt devices and high-performance chips with a larger percentage of Mid-Vt and Low-Vt devices. The host processor is assumed to ex- ecute compute-intensive code and will therefore be a high-performance device. Source: Scrbak et al., DVFS Space Exploration in Power Constrained Processing-in-Memory Systems, pp. 4-5.
ld	a power switch disposed around said unit cell array and comprised of a plurality of third MOS transistors, each of the third MOS transistors having the second threshold voltage; and	The Accused Products contain a power switch disposed around said unit cell array: LANO CPU CORE RING GATING WITH PACKAGE LAYER ASSIST i = 0 i = 0



	Limitation	Contention
		VII. POWER GATING We defined a low-power mode called core-level C6 (CC6) to allow core-level power gating [5] during periods of inactivity. The core is isolated from the supply during CC6 by a power-gate ring surrounding the CPU and L2 cache pair. allowing core level power down in a chip with multiple cores attached to a common power supply. The SOI process enables the gating of VSS (not VDD), constructing the power-gate with regular Vt nMOS] logic devices without the need for extra processing steps to reduce on-state resistance [6]. Fig. 12(a) describes the core operations controlled by the power management system for CC6 entry and exit sequences. Fig. 12(b) details the connections of the power-gate ring with respect to the core and the C4 bumps. In addition to two 16X M10 and M11 on-die metal layers, a low-impedance package layer connected to the die by C4 bumps is dedicated for use as a virtual-ground layer, eliminating the need for any ultra-thick silicon metallization layer [6]. The low-impedance package layer Source: An x86-64 Core in 32 nm SOI CMOS, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 46, NO. 1, JANUARY 2011, page 6.
1e	a plurality of input/output circuits disposed around said unit cell array.	The Accused Products contain a plurality of input/output circuits disposed around said unit cell array.

	Limitation	Contention
		LLANO CPU CORE RING GATING WHITE PACKAGE LAYER ASSIST WHITE PACKAGE ASSIST WHITE PACKAGE LAYER ASSIST WHITE P
2	A semiconductor integrated circuit device according to claim 1, wherein said power switch is turned off during standby and turned on when taken active.	The power gate ring of the Accused Products is turned off during standby and turned on when taken active.

Limitation	Contention
	Two major knobs have emerged for controlling power
	1. Dynamic Voltage and Frequency Scaling
	 Optimize performance for the application while it's running
	2. Power Gating
	 Gate power during idle periods
	Each present unique challenges for
	implementation and optimization
	AMD21
	Source: PRACTICAL POWER GATING AND DYNAMIC VOLTAGE/FREQUENCY SCALING by Stephen

Exhibit A.2: Preliminary Infringement Contention Claim Chart for U.S. Patent 6,239,614

Accused Products: AMD Family 15h Bulldozer/Piledriver APU Processors

These preliminary infringement contentions were prepared without the benefit of the Court's claim construction or the parties' exchange of constructions. As of the date of these contentions, AMD has not produced any information concerning the Accused Products. Thus, this chart is based on publicly available evidence, and based upon information and reasonable belief in light of such evidence. As such, Aquila reserves the right to amend or supplement its contentions to address any issues arising from the Court's constructions or to account for new information that becomes available.

	Limitation	Contention
1p	A semiconductor integrated circuit device, comprising:	To the extent the preamble is a limitation, the Accused Products are a semiconductor integrated device. Image: the preamble is a limitation, the Accused Products are a semiconductor integrated device. Image: the preamble is a limitation, the Accused Products are a semiconductor integrated device. Image: the preamble is a limitation, the Accused Products are a semiconductor integrated device. Image: the products are a semiconductor integrated device. Image: the product are a semiconductor integrated device. Image: the preduct are are a semiconduct are

	Limitation	Contention
1a	a plurality of first unit cells each including a plurality of first MOS transistors, each of the first MOS transistors having a first threshold voltage;	The Accused Product discloses a plurality of first unit cells.



Limitation	Contention
	The Bulldozer module contains 84 unique custom macros and 317,000 scannable flops. Module-level VSS power gating (C6) is used to reduce leakage power by approximately 95% when both cores are idle [4]. The 32 nm SOI process provides three transistor V _T types (low, regular, and high), with longer channel lengths used to achieve even finer-grained trade-offs between leakage and delay. V _T 's used across the design consist mostly of regular (47%) and long-channel regular (46%), with less than 1% low-V _T used for the most critical paths. <i>Source:</i> McIntyre <i>et al.</i> , <i>Design Of The Two-Core x86-64 AMD "Bulldozer" Module In 32 nm SOI CMOS</i> , IEEE Journal of Solid- State Circuits, Vol. 47, No. 1, January 2012, page 165. Modern multi-VT standard cell design methodologies and structures such as those used in the Llano Accused Products use a mix of low Vt (LVt), regular Vt (RVt), long channel regular Vt (LC-RVt) and long channel high Vt (LC-Hvt) standard cells.

Limitation	Contention
	DVFS Characteristics Modern computer chips are designed using multiple types of transistors, i.e. a mixture of low-, medium-, and high-threshold transis- tors, to target different design tradeoffs, e.g. high-performance vs. low power. Low-threshold voltage (Low-Vt) devices are used in timing-critical paths, but have high leakage power. High-threshold voltage (High-Vt) devices have
	low leakage power but are slower, and are typically used in circuits that are off the timing-critical paths. Medium-threshold voltage (Mid-Vt) devices offer a tradeoff between High-Vt and Low-Vt devices by having medium power re- quirements and medium delay. In general, low power chips are designed using a larger percentage of High-Vt devices and high-performance chips with a larger percentage of Mid-Vt and Low-Vt devices. The host processor is assumed to ex- ecute compute-intensive code and will therefore be a high-performance device.
	Source: Scrbak et al., DVFS Space Exploration in Power Constrained Processing-in-Memory Systems, pp. 4-5.
	The Accused Products contain a plurality of first MOS transistors, each of the first MOS transistors having a first threshold voltage.

Limitation		Con	tention		
	THE DIE Process Technology				
		Layer	Туре	Pitch	
	 32-nm Silicon-On-Insulator (SOI) Hi-K Metal Gate (HKMG) process from GlobalFoundries 	СРР		130 nm	
		M01	1x	104 nm	
	11-metal-layer-stack	M02	1x	104 nm	
		M03	1x	104 nm	
	l ow-k dielectric	M04	1.3x	130 nm	
		M05	1.3x	130 nm	
	Dual strain linear and sCiCs to improve	M06	2x	208 nm	
	performance.	M07	2x	208 nm	
		M08	2x	208 nm	
	Multiple VT (HVT, RVT, LVT) and long-channel	M09	4x	416 nm	
	transistors.	M10	16x	1.6 µm	
		M11	16x	1.6 µm	
		1 Conta	cted poly pit	ch	
	6 High-Performance Power-Efficient x85-64 Server And Desktop Processors Using the core codenamed "B	ulldozer" 19 Augu	st 2011	AMD	
	Source: Sean White, HIGH-PERFORMANCE POWER	-EFFICI	ENT X86	-64 SERVER ANL	D DESKTOP PROCESSORS: Usin
	core code named "Bulldozer", August 18, 2011, page	6.			



Limitation	Contention
second MOS transistors having a second threshold voltage;	THE DIE Photograph



Limitation		Contentio	<u>n</u>			
	THE DIE Process Technology					
		Layer	Туре	Pitch		
	32-nm Silicon-On-Insulator (SOI) Hi-K Metal Gate (HKMG) process from GlobalFoundries	СРР		130 nm		
		M01	1x	104 nm		
		M02	1x	104 nm		
	• 11-metal-layer-stack	M03	1x	104 nm		
		M04	1.3x	130 nm		
	Low-k dielectric	M05	1.3x	130 nm		
	and the second	MOG	2x	208 nm		
	Dual strain liners and eSiGe to improve performance.	M07	2x	208 nm		
		M08	2x	208 nm		
	Multiple VT (HVT, RVT, LVT) and long-channel transistors.	M09	4x	416 nm		
		M10	16x	1.6 µm		
		M11	16x	1.6 µm		
		¹ Contacted poly pitch				
	6 High-Performance Power-Efficient x86-64 Server And Desktop Processors Using the core codenamed "B	ulldozer" 19 Augu	st 2011	AMDL		
	Source: Sean White, HIGH-PERFORMANCE POWER-EF	FICIENT	X86-64 SE	RVER AND DESKTOP PROCE	ESSO	

Limitation	Contention		
	The Bulldozer module contains 84 unique custom macros and 317,000 scannable flops. Module-level VSS power gating (C6) is used to reduce leakage power by approximately 95% when both cores are idle [4]. The 32 nm SOI process provides three transistor V_T types (low, regular, and high), with longer channel lengths used to achieve even finer-grained trade-offs between leakage and delay. V_T 's used across the design consist mostly of regular (47%) and long-channel regular (46%), with less than 1% low- V_T used for the most critical paths. Source: McIntyre et al., Design of The Two-Core x86-64 AMD "Bulldozer" Module In 32 nm SOI CMOS, IEEE Journal of Solid- State Circuits, Vol. 47, No. 1, January 2012, page 165. Modern multi-VT standard cell design methodologies and structures such as those used in the Llano Accused Products use a mix of low Vt (LVt), regular Vt (RVt), long channel regular Vt (LC-RVt) and long channel high Vt (LC-Hvt) standard cells.		

Limitation	Contention				
	DVFS Characteristics Modern computer chips are designed using multiple types of transistors, i.e. a mixture of low-, medium-, and high-threshold transis- tors, to target different design tradeoffs, e.g. high-performance vs. low power. Low-threshold voltage (Low-Vt) devices are used in timing-critical paths, but have high leakage power. High-threshold voltage (High-Vt) devices have				
	low leakage power but are slower, and are typically used in circuits that are off the timing-critical paths. Medium-threshold voltage (Mid-Vt) devices offer a tradeoff between High-Vt and Low-Vt devices by having medium power re- quirements and medium delay. In general, low power chips are designed using a larger percentage of High-Vt devices and high-performance chips with a larger percentage of Mid-Vt and Low-Vt devices. The host processor is assumed to ex- ecute compute-intensive code and will therefore be a high-performance device.				
	Source: Scrbak et al., DVFS Space Exploration in Power Constrained Processing-in-Memory Systems, pp. 4-5. The Accused Products contain a plurality of second MOS transistors, each of the second MOS transistors having a second threshold voltage:				





Limitation	Contention
	Lontention

Limitation	Contention
a power switch disposed around said unit cell array and comprised of a plurality of third MOS transistors, each of the third MOS transistors having the second threshold voltage; and	The Accused Products contain a power switch disposed around said unit cell array and comprised of a pluraility of third MOS transistors.
	design by a power gating ring that isolates the Core VSS for each Bulldozer module from the "Real" VSS
	CC6 entry: when both Bulldozer cores in the module are idle, flush caches and dump register state to CC6 save space, then gate Core VSS
	CC6 exit: ungate Core VSS, reload CC6 saved state, resume execution (ex: service interrupts, etc.)
	AMD

Limitation	Contention				
	Source: Sean White, HIGH-PERFORMANCE POWER-EFFICIENT X86-64 SERVER AND DESKTOP PROCESSORS: Using the core code named "Bulldozer", August 18, 2011, page 21. Each of the third MOS transistors of the Accused Products has the second threshold voltage:				
	THE DIE Process Technology	Layer	Туре	Pitch	
	32-nm Silicon-On-Insulator (SOI) Hi-K Metal Gate	CPP1	-	130 nm	
	(HKMG) process from GlobalFoundries	M01	1x	104 nm	
	11-metal-layer-stack	M02	1x	104 nm	
		M03	1x	104 nm	
	a second and and	M04	1.3x	130 nm	
	Low-k dielectric	M05	1.3x	130 nm	
	 Dual strain liners and eSiGe to improve performance. Multiple VT (HVT, RVT, LVT) and long-channel transistors. 	M06	2x	208 nm	
		M07	2x	208 nm	
		M08	2x	208 nm	
		M09	4x	416 nm	
		M10	16x	1.6 µm	
		M11	16x	1.6 µm	
		¹ Conta	cted poly pit	ich	
				AMD	
	5 High-Performance Power-Efficient x86-64 Server And Desktop Processors Using the core codenamed "B	ulidozer' 19 Augu	GA OF DI		
	Limitation	Contention			
----	--	--			
		 core code named "Bulldozer", August 18, 2011, page 6. Each of the third MOS transistors of the power gate ring has the second threshold voltage. VII. POWER GATING We defined a low-power mode called core-level C6 (CC6) to allow core-level power gating [5] during periods of inactivity. The core is isolated from the supply during CC6 by a power-gate ring surrounding the CPU and L2 cache pair, allowing core level power down in a chip with multiple cores attached to a common power supply. The SOI process enables the gating of VSS (not VDD), constructing the power-gate with regular V1 nMOS logic devices without the need for extra processing steps to reduce on-state resistance [6]. Fig. 12(a) describes the core operations controlled by the power management system for CC6 entry and exit sequences. Fig. 12(b) details the connections of the power-gate ring with respect to the core and the C4 bumps. In addition to two 16X M10 and M11 on-die metal layers, a low-impedance package layer Source: An x86-64 Core in 32 nm SOI CMOS, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 46, NO. 1, JANUARY 2011, page 6.			
1e	a plurality of input/output circuits disposed around said unit cell array.	The Accused Product has a plurality of input/output circuits disposed around the Bulldozer module.			

(Limitation	Contention
		THE DIE Floorplan (315 mm²) HyperTransport™ Phy MisclO Buildozer 2MB L2 Cache Buildozer
	2MB L3 Cache 2MB L3 Cache Northbridge 2MB L3 Cache 2MB L3 Cache 2MB L3 Cache Buildozer 2MB L2 Buildozer 2MB L2 Buildozer 2MB L2 Buildozer 2MB L2 Cache 2MB L2 Buildozer 2MB L2 Buildozer 2MB L2 Cache 2MB L2 Buildozer 2MB L2 Source: Sean White, HIGH-PERFORMANCE POWER-EFFICIENT X86-64 SERVER AND DESKTOP PROCESSORS: Using the core code named "Buildozer", August 18, 2011, page 5.	
2	A semiconductor integrated circuit	The power gate ring is turned off during standby and turned on when the core exits C6 state.

Limitation	Contention
device according to claim 1, wherein said power switch is turned off during standby and turned on when taken active.	The Bulldozer module contains 84 unique custom macros and 317,000 scannable flops. Module-level VSS power gating (C6) is used to reduce leakage power by approximately 95% when both cores are idle [4]. The 32 nm SOI process provides three transistor V_T types (low, regular, and high), with longer channel lengths used to achieve even finer-grained trade-offs between leakage and delay. V_T 's used across the design consist mostly of regular (47%) and long-channel regular (46%), with less than 1% low- V_T used for the most critical paths.
	Source: McIntyre et al., Design Of The Two-Core x86-64 AMD "Bulldozer" Module In 32 nm SOI CMOS, IEEE Journal of Solid-State Circuits, Vol. 47, No. 1, January 2012, page 165.

Limitation	Contention
Limitation	Contention POWER MANAGEMENT Core C6 State (CC6) Core C6: if a core isn't active, remove power Implemented in this physical design by a power gating ring that isolates the Core VSS for each Bulldozer module from the "Real" VSS CC6 entry: when both Bulldozer ores in the module are idle, flush caches and dump register state to CC6 save space, then gate Core VSS, reload CC6 saved state, resume execution (ex: service interrupts, etc.)
	Source: Sean White, HIGH-PERFORMANCE POWER-EFFICIENT X86-64 SERVER AND DESKTOP PROCESSORS: Using the core code named "Bulldozer", August 18, 2011, page 21.

Exhibit A.3: Preliminary Infringement Contention Charts for U.S. Patent 6,239,614

Accused Product: AMD APUs containing Excavator cores (Representative Product: AMD Carrizo APU Processors)

These preliminary infringement contentions were prepared without the benefit of the Court's claim construction or the parties' exchange of constructions. As of the date of these contentions, AMD has not produced any information concerning the Accused Products. Thus, this chart is based on publicly available evidence, and based upon information and reasonable belief in light of such evidence. As such, Aquila reserves the right to amend or supplement its contentions to address any issues arising from the Court's constructions or to account for new information that becomes available.

	Limitation	Contention
1p	A semiconductor integrated circuit device, comprising:	To the extent the preamble is a limitation, the Accused Products are semiconductor integrated circuits.



	Limitation	Contention
		and incorporates those charts by reference.
la	a plurality of first unit cells each including a plurality of first MOS transistors, each of the first MOS transistors having a first threshold voltage;	The Accused Products disclose a plurality of first unit cells:

Limitation	Contention
	Loncention Modern multi-VT standard cell design methodologies and structures such as those used in the Llano Accused Products use a mix of low Vt (LVt), regular Vt (RVt), long channel regular Vt (LC-RVt) and long channel high Vt (LC-Hvt) standard cells. Image: Structure of the standard cell cell standard cell cell cell standard cell standard cell cell sta



	Limitation	Contention
1b	a plurality of second unit cells each including a plurality of second MOS transistors, each of the second MOS transistors having a second threshold voltage;	The Accused Products disclose a plurality of second unit cells:

Limitation	Contention
Limitation	Contention (LC-Hvt) standard cells.
	off the timing-critical paths. Medium-threshold voltage (Mid-Vt) devices offer a tradeoff between High-Vt and Low-Vt devices by having medium power re- quirements and medium delay. In general, low power chips are designed using a larger percentage of High-Vt devices and high-performance chips with a larger percentage of Mid-Vt and Low-Vt devices. The host processor is assumed to ex- ecute compute-intensive code and will therefore be a high-performance device. Source: Scrbak et al., DVFS Space Exploration in Power Constrained Processing-in-Memory Systems, pp. 4-5.

	Limitation	Contention
-		The Accused Products disclose a plurality of second unit cells each including a plurality of second MOS transistors having a second threshold voltage:
		DYNAMIC UVD POWER GATING AMDA
		 Dynamic inter frame power gating controlled by microcontroller firmware - Pipeline lide detection enables, beader/footer gower gating along with low power hardening of the video decoder needed for H.265 offload - "3X better than KV in net leakage profile"
		Source: ENERGY EFFICIENT GRAPHICS AND MULTIMEDIA IN 28NM CARRIZO APU, HOT CHIPS 27 – AUGUST 2015, page 21.
lc	a unit cell array comprised of said first and second unit cells laid in array form;	The Accused Products disclose a unit cell array comprised of said first and second unit cells laid in array form:

	Limitation	Contention
1d	a power switch disposed around said unit cell array and comprised of a plurality of third MOS transistors, each of the third MOS transistors having the second threshold	The Accused Products disclose a power gate ring disposed around said unit cell array:

Limitation	Contention
voltage; and	Instead of the distributed power gate headers used in Steam- roller, a power gate ring is used to reduce the size of the power switch required to support Excavator's higher power density. Distributed headers must be sized to accommodate the worst case current draw within small regions of the design, whereas a power gate ring need only be sized to accommodate the worst case across the entire power gated region. This enables a $3.5-4\times$ reduction in FET width in the Excavator power switch and a cor- responding leakage power reduction when it is in CC6 (sleep state).
	Source: Carrizo: A High Performance, Energy Efficient 28 nm APU, page 5 IEEE JOURNAL OF SOLID-STATE CIRCUITS



Limitation	Contention
	Instead of the distributed power gate headers used in Steam- roller, a power gate ring is used to reduce the size of the power switch required to support Excavator's higher power density. Distributed headers must be sized to accommodate the worst case current draw within small regions of the design, whereas a power gate ring need only be sized to accommodate the worst case across the entire power gated region. This enables a $3.5-4\times$ reduction in FET width in the Excavator power switch and a cor- responding leakage power reduction when it is in CC6 (sleep state).
	Source: Carrizo: A High Performance, Energy Efficient 28 nm APU, IEEE JOURNAL OF SOLID-STATE CIRCUITS, page 5. The Accused Products disclose each of the third MOS transistors having the second threshold voltage:

	Limitation	Contention
	 Dynamic inter frame power gating microcontroller firmware Pipeline idle detection enables hear power gating of the entire IP Dynamic power gating along with hardening of the video decoder enegate the bigger video decoder of H.265 offload ~3X better than KV in net leakage power 	<section-header> DYNAMIC UVD POWER GATING Oynamic inter frame power gating controlled by incrocontroller firmware Pipelne idle detection enables header/footer power gating of the entire IP Oynamic power gating along with low power hadles to be decoder enables CZ to be gate the bigger video decoder enables CZ to regate the bigger video decoder enables CZ to regate the bigger video decoder enables To be video decoder enables CZ to regate the bigger video decoder enables CZ to regate the bigger video decoder enables CZ to regate the bigger video decoder needed for L2GS offload Tarter than KV in net leakage profile²³ </section-header>

le	a plurality of input/output circuits disposed around said	The Accused Products disclose the limitation of a plurality of input/output circuits disposed around said unit cell array.





	Limitation	Contention
3	The semiconductor integrated circuit device according to claim 1, wherein parts of said power switch are disposed within said unit cell array.	

Exhibit B.1: Preliminary Infringement Claim Chart for U.S. Patent 6,895,519

Accused Products: AMD Family 14h Products

These preliminary infringement contentions were prepared without the benefit of the Court's claim construction or the parties' exchange of constructions. As of the date of these contentions, AMD has not produced any information concerning the Accused Products. Thus, this chart is based on publicly available evidence, and based upon information and reasonable belief in light of such evidence. As such, Aquila reserves the right to amend or supplement its contentions to address any issues arising from the Court's constructions or to account for new information that becomes available.

	Limitation	Contention
lp	A system LSI having a plurality of ordinary operation modes and a plurality of special modes in response to clock frequencies supplied to a central processing unit, comprising:	To the extent that the preamble is limiting, Aquila contends that it is met. For example, each product in the 14h Accused Product Family ("Accused Product") is a system LSI. The Accused Product has a plurality of ordinary operation modes, for example the Core P-states. <i>See</i> BIOS and Kernel Developer's Guide for AMD Family 14h Models 00h-0Fh Processors ("BKDG"), §2.5.3.1:

Limitation	Contention			
	2.5.3.1 Core P-states			
	Core P-states are operational performance states characterized by a unique combination of core frequency and voltage. The processor supports up to 8 core P-states, specified in MSRC001_00[6B:64]. Out of reset, the voltage and frequency of the cores is specified by MSRC001_0071[StartupPstate].			
	Support for dynamic core P-state changes is indicated by more than one enabled selection in MSRC001_00[6B:64][PstateEn]. The DID and VID for each core P-state is specified in MSRC001_00[6B:64]. The COF for core P-states is a function of the main PLL frequency and the DID. See D18F3xD4[MainPllOp-FreqId] for more details on the main PLL frequency and MSRC001_00[6B:64][CpuDidLSD] for more details on the DID.			
	Software requests core P-state changes for each core independently using the hardware P-state control mecha- nism (also known as "fire and forget"). Support for hardware P-state control is indicated by CPUID Fn8000_0007_EDX[HwPstate]=1b. P-state transitions using the hardware P-state control mechanism are not allowed until the P-state initialization requirements defined in 2.5.3.1.7 [BIOS Requirements for Core P-State Initialization and Transitions] are complete.			
	BKDG at p.55:			

Limitation				Contention	
	Table 9: Software P-state numbering example				
	D18F4x15C[N	umBoostStates]=1	D18F4x15C[N	umBoostStates]=3	
	P-state Name	MSR Address	P-state Name	MSR Address	
	Pb0	MSRC001_0064	Pb0	MSRC001_0064	
	PO	MSRC001_0065	Pb1	MSRC001_0065	
	P1	MSRC001_0066	Pb2	MSRC001_0066	
	P2	MSRC001_0067	PO	MSRC001_0067	
	P3	MSRC001_0068	P1	MSRC001_0068	
	P4	MSRC001_0069	P2	MSRC001_0069	
	P5	MSRC001_006A	P3	MSRC001_006A	
	P6	MSRC001_006B	P4	MSRC001_006B	
	All sections and The Accused Pro such as ACPI SS	l register definition oduct Family has a 3 or connected star	ns use software a plurality of sp ndby S0i3. <i>See</i> 1	P-state numbering u ecial modes, for exa BKDG, §§ 2.5.3.2, 2	nless otherwise specified. ample, the Core C-states or deep sleep mode: 2.5.3.2.1, 2.5:

Limitation	Contention		
	 2.5.3.2 C-states C-states are processor power states. C0 is the operational state in which instructions are executed. All other C states are low-power states in which instructions are not executed. 2.5.3.2.1 C-state Names and Numbers 		
	C-states are often referred to by an alphanumeric naming convention, C1, C2, C3, etc. The mapping between ACPI defined C-states and AMD specified C-state actions is not direct. The actions taken by the processor when entering a low-power C-state are specified by D18F4x118 and D18F4x11C and are configured by software. See 2.5.3.2.3 [C-state Actions] for information about AMD specific actions.		

Limitation		Conte	ntion	
	 2.5 Power Management The processor supports many power management features in a variety of systems. Table 8 provides a summary of ACPI states and power management features and indicates whether they are supported. Table 8: Power management support 			
	ACPI State/Power Management Feature	Supported	Description	
	G0/S0/C0: Working	Yes		
	G0/S0/C0: Core P-state transitions	Yes	2.5.3.1 [Core P-states]	
	G0/S0/C0: NB P-state transitions	Yes	2.5.4.2 [NB Clock Ramping]	
	G0/S0/C0: Hardware thermal control (HTC)	Yes	2.10.3.1 [PROCHOT_L and Hardware Thermal Con- trol (HTC)]	
	G0/S0/C0: Local Hardware thermal control (LHTC)	Revision Specific	2.10.3.2 [Local Hardware Thermal Control (LHTC)]	
	G0/S0/C0: Software thermal control (STC)	No		
	G0/S0/C0: Thermal clock throttling (SMC controlled)	No		
	G0/S0: Low power C-states	Yes	2.5.3.2 [C-states] and 2.5.1.4.2 [Alternate Low Power Voltages]	
	G1/S1: Stand By (Powered On Suspend)	No		
	G1/S3: Stand By (Suspend to RAM)	Yes	2.5.7.1.1 [ACPI Suspend to RAM State (S3)]	
	G1/S4, S5: Hibernate (Suspend to Disk), Shut Down (Soft Off)	Yes		
	G3 Mechanical Off	Yes		
	Parallel VID Interface	No	2.5.1 [Processor Power Planes And Voltage Control]	
	Serial VID Interface	Yes		
	Dual-plane systems	Yes		
	 Support for this ACPI state or power manageme ported Feature Variations]. 	nt feature	varies by processor revision. See 1.5.2 [Sup-	

Limitation	Contention
	Furthermore, the Core P-states and Core C-states are in response to clock frequencies supplied to a central processing unit. For example, the core P-states are "characterized" by "core frequency;" core P-state changes are further requested by software. <i>See e.g.</i> , BKDG, § 2.5.3.1, 2.5.3.1.3:
	2.5.3.1 Core P-states
	Core P-states are operational performance states characterized by a unique combination of core frequency and voltage. The processor supports up to 8 core P-states, specified in MSRC001_00[6B:64]. Out of reset, the voltage and frequency of the cores is specified by MSRC001_0071[StartupPstate].
	Support for dynamic core P-state changes is indicated by more than one enabled selection in MSRC001_00[6B:64][PstateEn]. The DID and VID for each core P-state is specified in MSRC001_00[6B:64]. The COF for core P-states is a function of the main PLL frequency and the DID. See D18F3xD4[MainPllOp-FreqId] for more details on the main PLL frequency and MSRC001_00[6B:64][CpuDidLSD] for more details on the DID.
	Software requests core P-state changes for each core independently using the hardware P-state control mecha- nism (also known as "fire and forget"). Support for hardware P-state control is indicated by CPUID Fn8000_0007_EDX[HwPstate]=1b. P-state transitions using the hardware P-state control mechanism are not allowed until the P-state initialization requirements defined in 2.5.3.1.7 [BIOS Requirements for Core P-State Initialization and Transitions] are complete.

Limitation	Contention
Limitation	Contention 2.5.3.1.3 Core P-state Control Core P-states are dynamically controlled by software and are exposed through ACPI objects (see 2.5.3.1.9 [ACPI Processor P-State Objects]). Software requests a core P-state change by writing a 3 bit index corresponding to the desired non-boosted P-state number to MSRC001_0062 [P-State Control] of the appropriate core. For example, to request P3 for core 0 software would write 011b to core 0's MSRC001_0062 [PstateCmd]. Boosted P-states may not be directly requested by software. Whenever software requests the P0 state (i.e. when software writes 000b to MSRC001_0062 [PstateCmd]) on a processor that supports CPB, hardware dynamically places that core into the highest-performance P-state possible as determined by CPB. See 2.5.3.1.1 [Core Performance Boost (CPB)]. Hardware sequences the frequency and voltage changes necessary to complete a P-state transition as specified by 2.5.3.1.6 [Core P-state Transition Behavior] with no additional software interaction required. Hardware also coordinates frequency and voltage changes when differing P-state requests are made on cores that share a frequency or voltage plane. See 2.5.2 [Frequency and Voltage Domain Dependencies] for details about hardware coordination. Core P-states are changed without interacting with an external chipset. However, the chipset is notified of core P-state changes hu the P-state special covel if MSPC001_001EEnapStateSpCval=1. This message is sent
	P-state changes by the P-state special cycle if MSRC001_001F[EnaPStateSpCyc]=1. This message is sent regardless of whether the change is to or from a boosted P-state or a non-boosted P-state. Similarly, C-states are "dynamically requested by software" and also dependent upon clock frequency. See BKDG §§ 2.5.3.2.2, 2.5.3.2.3.1, 2.5.3.2.3.2; p.320-321:

Limitation	Contention				
	2.5.3.2.3.1 Core C1 (CC1) State				
	When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x1A8[Single-HaltCpuDid].				
	2.5.3.2.3.2 Core C6 (CC6) State				
	When a core enters the CC6 state, it executes the following sequence:				
	 L1 and L2 caches are flushed to DRAM by hardware. Internal core state is saved to DRAM by hardware. 				
	3 The core clock ramps down to the frequency specified by D18E4x1ACIC6Did]				
	 Power is removed from the core if possible as specified by D18F4x1AC[CoreC6Cap] and D18F4x1AC[CoreC6Dis]. 				
	The events which cause a core to exit the CC6 state are specified in 2.5.3.2.6 [Exiting C-states].				
	If a warm reset occurs while a core is in CC6, all MCA registers in the core shown in Table 41 are cleared to 0. See 2.16 [Machine Check Architecture].				
	D18F4x1AC CPU State Power Management Dynamic Control 1				

	Limitation	Contention			
		9:5 C6Did: CC6 divisor. Read-write. Reset: 0. BIOS: 1Fh. Specifies the divisor applied to the core when ramping clocks down for CC6. See 2.5.3.2.3 [C-state Actions] for details. Bits Divisor 1Ch-00h Reserved. 1Dh 128 1Eh 512 1Fh Clocks off. See D18F4x1A8[SingleHaltCpuDid].			
la	a first memory that stores a clock control library for controlling a clock frequency transition between said ordinary operation modes;	The Accused Products include a first memory that stores a clock control library. For example, the SMU contains memory that stores the firmware and configuration space registers, including a clock control library. The clock control library controls clock frequency transition between the P-states. See e.g., BKDG, 30: Image: Northbridge (NB) • <			

			contention		
 2.12 System M The system man system and power various tasks. See 2.12.1 Microson The SMU contain See also BKDG, Table 10: P-standard 	anagement Unit (S agement unit (SMU er management task e 3.17 [GPU Memo controller ns a microcontrolle Table 10: ate control examp	MU)) is a subcomponent s during boot and rur ry Mapped Registers r with a 16k ROM an	of the northbridg ntime. Several int a] for registers de ad a 16k RAM.	e that is responsible ernal registers are us scriptions and detail	for a variety of sed to control s.
D18F	4x15C[NumBoost	States]=1	D18F4x15C[N	umBoostStates]=3	
P-state Name	Index Used for Requests/Status	Corresponding MSR Address	P-state Name	Index Used for Requests/Status	Corresponding MSR Address
Pb0	n/a	MSRC001_0064	Pb0	n/a	MSRC001_0064
PO	0	MSRC001_0065	Pb1	n/a	MSRC001_0065
P1	1	MSRC001_0066	Pb2	n/a	MSRC001_0066
P2	2	MSRC001_0067	PO	0	MSRC001_0067
P3	3	MSRC001_0068	P1	1	MSRC001_0068
P4	4	MSRC001_0069	P2	2	MSRC001_0069
P5	5	MSRC001_006A	P3	3	MSRC001_006A
P6	6	MSRC001_006B	P4	4	MSRC001_006B
	The system man system and power various tasks. See 2.12.1 Micro The SMU contai See also BKDG, Table 10: P-state D18F P-state Name Pb0 P0 P1 P2 P3 P4 P5 P6	The system management unit (SMU system and power management task various tasks. See 3.17 [GPU Memo2.12.1 MicrocontrollerThe SMU contains a microcontrollerThe SMU contains a microcontrollerThe SMU contains a microcontrollerSee also BKDG, Table 10:Table 10: P-state control exampD18F4x15C[NumBoostP-state Name Index Used for Requests/StatusPb0n/aP00P11P22P33P44P55P66	The system management unit (SMU) is a subcomponent system and power management tasks during boot and rur various tasks. See 3.17 [GPU Memory Mapped Registers 2.12.1 Microcontroller The SMU contains a microcontroller with a 16k ROM an See also BKDG, Table 10: Table 10: P-state control example D18F4x15C[NumBoostStates]=1 P-state Name Index Used for Requests/Status Pb0 n/a MSRC001_0064 P0 P1 1 MSRC001_0066 P2 2 MSRC001_0068 P4 4 MSRC001_0064 P6 6	The system management unit (SMU) is a subcomponent of the northbridg system and power management tasks during boot and runtime. Several int various tasks. See 3.17 [GPU Memory Mapped Registers] for registers de 2.12.1 Microcontroller The SMU contains a microcontroller with a 16k ROM and a 16k RAM. See also BKDG, Table 10: Table 10: P-state control example D18F4x15C[NumBoostStates]=1 D18F4x15C[NumBoostStates]=1 D18F4x15C[NumBoostStates]=1 Pestate Name MSR Address Pb0 MSRC001_0064 Pb0 MSRC001_0064 Pb0 MSRC001_0066 Pb1 P1 MSRC001_0066 P2 MSRC001_0066 P2 P3 MSRC001_0064 P2 P3 MSRC001_0068 P1 P5 MSRC001_006A P3 <t< td=""><td>The system management unit (SMU) is a subcomponent of the northbridge that is responsible system and power management tasks during boot and runtime. Several internal registers are uvarious tasks. See 3.17 [GPU Memory Mapped Registers] for registers descriptions and detail 2.12.1 Microcontroller The SMU contains a microcontroller with a 16k ROM and a 16k RAM. See also BKDG, Table 10: Table 10: P-state control example D18F4x15C[NumBoostStates]=1 D18F4x15C[NumBoostStates]=3 P-state Name Index Used for Requests/Status P-state Name Index Used for Requests/Status Pb0 n/a MSRC001_0064 Pb0 n/a P1 1 MSRC001_0066 Pb2 n/a P2 2 MSRC001_0068 P1 1 P4 4 MSRC001_0068 P1 1 P4 4 MSRC001_006A P3 3 P6 6 MSRC001_006B P4 4</td></t<>	The system management unit (SMU) is a subcomponent of the northbridge that is responsible system and power management tasks during boot and runtime. Several internal registers are uvarious tasks. See 3.17 [GPU Memory Mapped Registers] for registers descriptions and detail 2.12.1 Microcontroller The SMU contains a microcontroller with a 16k ROM and a 16k RAM. See also BKDG, Table 10: Table 10: P-state control example D18F4x15C[NumBoostStates]=1 D18F4x15C[NumBoostStates]=3 P-state Name Index Used for Requests/Status P-state Name Index Used for Requests/Status Pb0 n/a MSRC001_0064 Pb0 n/a P1 1 MSRC001_0066 Pb2 n/a P2 2 MSRC001_0068 P1 1 P4 4 MSRC001_0068 P1 1 P4 4 MSRC001_006A P3 3 P6 6 MSRC001_006B P4 4

Limitation Contention circuit carries out the clock frequency transition between said Northbridge (NB) ordinary operation modes and said - Transaction routing special modes in response to a - Configuration and IO-space change of a value in said register, registers and also carries out the clock - Root complex frequency transition among said - Graphics core (optional) ordinary operation modes in response to said clock control library; BKDG, section 2.12: 2.12 System Management Unit (SMU) The system management unit (SMU) is a subcomponent of the northbridge that is responsible for a variety of system and power management tasks during boot and runtime. Several internal registers are used to control various tasks. See 3.17 [GPU Memory Mapped Registers] for registers descriptions and details. Microcontroller 2.12.1 The SMU contains a microcontroller with a 16k ROM and a 16k RAM. The NB/SMU controls the clock frequency transitions between the core P-states. See e.g., SATHE et al.: RESONANT-CLOCK DESIGN FOR A POWER-EFFICIENT, HIGH-VOLUME X86-64 MICROPROCESSOR, p.144 tion of the configuration programming interface. On receiving notification from the NB of a PState transition, the core implements a PState entry sequence which transitions the core into a clock-gated state. A program sequencer then accesses a

	Limitation	Contention
1c	a clock generation circuit that receives a plurality of standard clocks, wherein said clock generation circuit generates a clock supplied to said central processing unit according to control by said system control circuit; and	The Accused Products include a digital frequency synthesizer clock generation circuit, including the core PLL, clock multipliers and dividers, and/or the digital frequency synthesizer. The DFS receives a plurality of standard clocks, for example, different phases of the PLL clock or reference clock, and outputs the core clock such as CCLK to the CPU. The clock generator circuit includes at least the PLL and the digital frequency synthesizer. The DFS receives a plurality of standard clocks (the 4 phases-offset references provided by the PLL), and generates CCLK according to control by the SMU: $\hline \hline $

	Limitation	Contention
		Fig. 11 DES clock control Cost of the cost of the cos
1d	a second memory that stores an application program, wherein calling of said clock control library and	The Accused Products include a second memory, such as the hierarchy of L1, L2 caches that stores an application program, including but not limited to ACPI drivers, power management utilities, APIs provided by AMD, or any software that causes the SMU/SMC firmware to perform P-state transitions. See BKDG section 2.5.3.1.3; p. 429:

Limitation	Contention
changing of said register value are programmably controlled by said application program to enable user selectable clock frequency transitions,	 2.5.3.1.3 Core P-state Control Core P-states are dynamically controlled by software and are exposed through ACPI objects (see 2.5.3.1.9 [ACPI Processor P-State Objects]). Software requests a core P-state change by writing a 3 bit index corresponding to the desired non-boosted P-state number to MSRC001_0062 [P-State Control] of the appropriate core. For example, to request P3 for core 0 software would write 011b to core 0's MSRC001_0062 [PstateCmd]. Boosted P-states may not be directly requested by software. Whenever software requests the P0 state (i.e. when software writes 000b to MSRC001_0062 [PstateCmd]) on a processor that supports CPB, hardware dynamically places that core into the highest-performance P-state possible as determined by CPB. See 2.5.3.1.1 [Core Performance Boost (CPB)]. Hardware sequences the frequency and voltage changes necessary to complete a P-state transition as specified by 2.5.3.1.6 [Core P-state Transition Behavior] with no additional software interaction required. Hardware also coordinates frequency and voltage changes when differing P-state requests are made on cores that share a frequency or voltage plane. See 2.5.2 [Frequency and Voltage Domain Dependencies] for details about hardware coordination.
	Bits Description
	63:3 MBZ.
	2:0 PstateCmd: P-state change command. Read-write. Reset: Product-specific. <u>Writes to this field</u> cause the core to change to the indicated non-boosted P-state number, specified by
	MSRC001_00[6B:64]. 0=SWP0, 1=SWP1, etc. P-state limits are applied to any P-state requests made through this register. See sections 2.5.3.1 [Core P-states] and 2.5.3.1.2.1 [Software P-state Number-ing]. Reads from this field return the last written value, regardless of whether any limits are applied.

	Limitation	Contention
1e	wherein said special modes comprise a first special mode in which clock supply to principal constituents of said central processing unit is halted, a second special mode in which clock supply to an entirety of said central processing unit is halted, and a third special mode in	The Accused Products include a first special mode in which clock supply to principal constituents of said central processing unit is halted, for example the core C1 (CC1) state: 2.5.3.2.3.1 Core C1 (CC1) State When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x1A8[Single-HaltCpuDid]. D18F4x1A8 CPU State Power Management Dynamic Control 0
	of said central processing unit is	Reset: 0000_0000h.
	halted.	 4:0 SingleHaltCpuDid. Read-write. BIOS: 1Eh. On a processor with multiple cores, this specifies the divisor used when ramping core clocks down after a single core has entered the clocks ramped state. Bits Divisor 1Ch-00h Reserved. 1Dh 128 1Eh 512 1Fh Clocks off. If MSRC001_00[6B:64][CpuDidMSD] of the current P-state is greater than or equal to Single-HaltCpuDid, then no frequency change is made when entering the low-power state associated with this register. The COF = (the frequency specified by D18F3xD4[MainPllOpFreqId]) / (the divisor specified by this field).

 2.5.3.2.3.3 Package C1 (PC1) State The processor enters the PC1 state with auto-Pmin when all of the following are true: All cores are in the CC1 state or deeper. If D18F4x1AC[CstPminEn] indicates that auto-Pmin is enabled when the processor enters PC1, the P-state for all cores is transitioned as specified by 2.5.3.2.7.1 [Auto-Pmin]. Regardless of the state of D18F4x1AC[CstP-minEn], all core clocks are ramped to the frequency specified by D18F4x1A8[AllHaltCpuDid]. D18F4x1A8 CPU State Power Management Dynamic Control 0 Reset: 0000_0000h. 9:5 AllHaltCpuDid. Read-write. BIOS: 1Fh. Specifies the divisor used when entering PC1 with or with-
The processor enters the PC1 state with auto-Pmin when all of the following are true: • All cores are in the CC1 state or deeper. If D18F4x1AC[CstPminEn] indicates that auto-Pmin is enabled when the processor enters PC1, the P-state for all cores is transitioned as specified by 2.5.3.2.7.1 [Auto-Pmin]. Regardless of the state of D18F4x1AC[CstP-minEn], all core clocks are ramped to the frequency specified by D18F4x1A8[AllHaltCpuDid]. D18F4x1A8 CPU State Power Management Dynamic Control 0 Reset: 0000_0000h. 9:5 AllHaltCpuDid. Read-write. BIOS: 1Fh. Specifies the divisor used when entering PC1 with or with-
 All cores are in the CC1 state or deeper. If D18F4x1AC[CstPminEn] indicates that auto-Pmin is enabled when the processor enters PC1, the P-state for all cores is transitioned as specified by 2.5.3.2.7.1 [Auto-Pmin]. Regardless of the state of D18F4x1AC[CstP-minEn], all core clocks are ramped to the frequency specified by D18F4x1A8[AllHaltCpuDid]. D18F4x1A8 CPU State Power Management Dynamic Control 0 Reset: 0000_0000h. 9:5 AllHaltCpuDid. Read-write. BIOS: 1Fh. Specifies the divisor used when entering PC1 with or with-
If D18F4x1AC[CstPminEn] indicates that auto-Pmin is enabled when the processor enters PC1, the P-state for all cores is transitioned as specified by 2.5.3.2.7.1 [Auto-Pmin]. Regardless of the state of D18F4x1AC[CstP-minEn], all core clocks are ramped to the frequency specified by D18F4x1A8[AllHaltCpuDid]. D18F4x1A8 CPU State Power Management Dynamic Control 0 Reset: 0000_0000h. 9:5 AllHaltCpuDid. Read-write. BIOS: 1Fh. Specifies the divisor used when entering PC1 with or with-
D18F4x1A8 CPU State Power Management Dynamic Control 0 Reset: 0000_0000h. 9:5 AllHaltCpuDid. Read-write. BIOS: 1Fh. Specifies the divisor used when entering PC1 with or with-
9:5 AllHaltCpuDid. Read-write. BIOS: 1Fh. Specifies the divisor used when entering PC1 with or with-
9:5 AllHaltCpuDid. Read-write. BIOS: 1Fh. Specifies the divisor used when entering PC1 with or with-
out auto-Pmin. See 2.5.3.2.3.3 [Package C1 (PC1) State].
Bits Divisor
1Dh 128
1Eh 512
<u>1Fh</u> Clocks off.
See D18F4x1A8[SingleHaltCpuDid].
Limitation

	Limitation	Contention
2p	A system LSI as claimed in claim 1, wherein said clock control library comprises:	
2a	a plurality of libraries that control said system control circuit and said clock generation circuit to transition the clock frequencies supplied to said central processing unit; and	The clock control libraries of the Accused Products contain a plurality of libraries that control the SMU and clock generator to transition clock frequencies. For example, source code provided by AMD to coreboot indicates that P-state and C-state transitions are controlled by separate libraries: <u>https://github.com/coreboot/coreboot/tree/master/src/vendorcode/amd/agesa/f14/Proc/CPU/Feature</u>
2b	a main library which is called by said application program and selects any one of said libraries in correspondence with the clock frequency supplied to said central processing unit.	As discussed above, P-states and C-states may be controlled by software, which includes a main library that calls upon the plurality of libraries.
Зр	A system LSI as claimed in claim 2,	
3a	wherein said main library is described using a same program language as said application program.	The main library in the SMU firmware and the application program instructions stored in the caches are both use the same language such as machine code.
5p	A system LSI as claimed in claim 2,	
5a	wherein each of said libraries is described using a program language capable of directly controlling said clock	The SMU firmware directly controls the SMU hardware.

	Limitation	Contention
	generation circuit and said system control circuit.	
6р	A system LSI as claimed in claim 5,	
6a	wherein each of said libraries is described using an assembler language.	The SMU firmware directly controls the SMU hardware and is described using an assembler language such as machine code.
7p	7. A system LSI as claimed in claim 1, wherein said system control circuit comprises:	
7a	a frequency division ratio setting register that sets a frequency division ratio of the clock generated by said clock generation circuit;	The NB of the Accused Products contains a frequency division ratio setting register that sets a frequency division ratio of the clock generated by said clock generation circuit. The NB contains the configuration register space for the Accused Products. See e.g., BKDG: Northbridge (NB) - Transaction routing - Configuration and IO-space registers - Root complex - Graphics core (optional) BKDG, section 2.12:

Limitation	Contention
	2.12 System Management Unit (SMU)
	The system management unit (SMU) is a subcomponent of the northbridge that is responsible for a variety of system and power management tasks during boot and runtime. Several internal registers are used to control various tasks. See 3.17 [GPU Memory Mapped Registers] for registers descriptions and details.
	2.12.1 Microcontroller
	The SMU contains a microcontroller with a 16k ROM and a 16k RAM.
	 Configuration space register mnemonics are defined in section 3.1 of the BKDG: DXFYxZZZ: PCI-defined configuration space; X specifies the hexadecimal device number (this may be log 2 digits), Y specifies the function number, and ZZZ specifies the hexidecimal byte address (this may be 2 or 3 digits; e.g., D18F3x40 specifies the register at device 18h, function 3, and address 40h). See 2.7 [Configuration Space], for details about configuration space.
	the core C1 (CC1) state:
	2.5.3.2.3.1 Core C1 (CC1) State
	When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x1A8[Single-HaltCpuDid].
	D18F4x1A8 CPU State Power Management Dynamic Control 0
	Reset: 0000 0000h.

Limitation	Contention		
	 4:0 SingleHaltCpuDid. Read-write. BIOS: 1Eh. On a processor with multiple cores, this specifies the divisor used when ramping core clocks down after a single core has entered the clocks ramped state. <u>Bits</u> <u>Divisor</u> 1Ch-00h Reserved. 1Dh 128 1Eh 512 1Fh Clocks off. • If MSRC001_00[6B:64][CpuDidMSD] of the current P-state is greater than or equal to Single-HaltCpuDid, then no frequency change is made when entering the low-power state associated with this register. • The COF = (the frequency specified by D18F3xD4[MainPllOpFreqId]) / (the divisor specified by this field). 		
	 2.5.3.2.3.3 Package C1 (PC1) State The processor enters the PC1 state with auto-Pmin when all of the following are true: All cores are in the CC1 state or deeper. If D18F4x1AC[CstPminEn] indicates that auto-Pmin is enabled when the processor enters PC1, the P-state for all cores is transitioned as specified by 2.5.3.2.7.1 [Auto-Pmin]. Regardless of the state of D18F4x1AC[CstP-minEn], all core clocks are ramped to the frequency specified by D18F4x1A8[AllHaltCpuDid]. D18F4x1A8 CPU State Power Management Dynamic Control 0 Reset: 0000_0000h. 		

	Limitation	Contention		
		9:5 AllHaltCpuDid. Read-write. BIOS: 1Fh. Specifies the divisor used when entering PC1 with or without auto-Pmin. See 2.5.3.2.3.3 [Package C1 (PC1) State]. Bits Divisor 1Ch-00h Reserved. 1Dh 128 1Eh 512 1Fh Clocks off. See D18F4x1A8[SingleHaltCpuDid].		
7b	a clock halting register that receives the clock from said clock generation circuit and individually sets the clock to be halted or supplied;	the core C1 (CC1) state: 2.5.3.2.3.1 Core C1 (CC1) State When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x1A8[Single-HaltCpuDid].		
		D18F4x1A8 CPU State Power Management Dynamic Control 0		

Limitation	Contention
	 4:0 SingleHaltCpuDid. Read-write. BIOS: 1Eh. On a processor with multiple cores, this specifies the divisor used when ramping core clocks down after a single core has entered the clocks ramped state. Bits Divisor 1Ch-00h Reserved. 1Dh 128 1Eh 512 1Fh Clocks off. If MSRC001_00[6B:64][CpuDidMSD] of the current P-state is greater than or equal to Single-HaltCpuDid, then no frequency change is made when entering the low-power state associated with this register. The COF = (the frequency specified by D18F3xD4[MainPllOpFreqId]) / (the divisor specified by this field).
	 The Accused Products include a second special mode in which clock supply to an entirety of said central processing unit is halted, for example the package C1 (PC1) state: 2.5.3.2.3.3 Package C1 (PC1) State The processor enters the PC1 state with auto-Pmin when all of the following are true: All cores are in the CC1 state or deeper. If D18F4x1AC[CstPminEn] indicates that auto-Pmin is enabled when the processor enters PC1, the P-state for all cores is transitioned as specified by 2.5.3.2.7.1 [Auto-Pmin]. Regardless of the state of D18F4x1AC[CstP-minEn], all core clocks are ramped to the frequency specified by D18F4x1A8[AllHaltCpuDid].

Limitation	Contention
	D18F4x1A8 CPU State Power Management Dynamic Control 0
	Reset: 0000_0000h.
	9:5 AllHaltCpuDid. Read-write. BIOS: 1Fh. Specifies the divisor used when entering PC1 with or without auto-Pmin. See 2.5.3.2.3.3 [Package C1 (PC1) State]. Bits Divisor 1Ch-00h Reserved. 1Dh 128 1Eh 512 1Fh Clocks off. See D18F4x1A8[SingleHaltCpuDid].

	Limitation	Contention
C	And a status register that judges a state of said central processing unit immediately after being released from said third special mode.	 2.5.3.2.7.2 Exiting PC6 If the PService timer is enabled when the processor exits PC6, all cores transition to the P-state specified by D18F4x1AC[PstateldCoreOffExit]. The cores remain in this state until one of the following occurs: The PService timer expires while the package is in C0: In this case, the cores transition back to the last P-state requested by software. The package enters PC1 without auto-Pmin: In this case, the PService timer continues counting. If it expires while in PC1, the cores remain in the P-state specified by D18F4x1AC[PstateldCoreOffExit] until they return to C0, at which time they transition to the last P-state requested by software. The package enters PC1 with auto-Pmin: In this case, the PService timer stops counting and the cores enter the PService state. The package enters PC6: In this case the PService timer stops counting and the actions associated the requested package C-state occur. See 2.5.3.2.3.4 [Package C6 (PC6) State]. If the PService timer is disabled when the processor exits PC6, the cores transition back to the last P-state requested by software. See also BKDG pp.320-321: D18F4x1AC CPU State Power Management Dynamic Control 1
		18:16 PstateIdCoreOffExit . Read-write. Reset: 0. BIOS: See 2.5.3.2.9. When exiting the package C6 state, the core transitions to the P-state specified by this register. See 2.5.3.2.7.2 [Exiting PC6]. If PC6 is enabled (see 2.5.3.2.9 [BIOS Requirements for C-state Initialization]), PstateIdCoreOffExit must be programmed to the lowest-performance P-state displayed to the operating system or to any lower-performance P-state. This P-state must have a core clock frequency of at least 400 MHz. Programming this field to 0 causes the core to transition to the last P-state requested by software when exiting package C6. This field uses hardware P-state numbering. See 2.5.3.1.2.2 [Hardware P-state Numbering].

	Limitation	Contention
10p	A system LSI as claimed in claim 1,	
10a	wherein said first memory and said second memory are two independent memories which are separated from each other.	As detailed above, the first memory in the SMU and the second memory in the caches are independent memories that are separated from each other.

Exhibit B.2: Preliminary Infringement Claim Charts for U.S. Patent 6,895,519

Accused Products: AMD 15h Products

These preliminary infringement contentions were prepared without the benefit of the Court's claim construction or the parties' exchange of constructions. As of the date of these contentions, AMD has not produced any information concerning the Accused Products. Thus, this chart is based on publicly available evidence, and based upon information and reasonable belief in light of such evidence. As such, Aquila reserves the right to amend or supplement its contentions to address any issues arising from the Court's constructions or to account for new information that becomes available.

	Limitation	Contention
1p	A system LSI having a plurality of ordinary operation modes and a plurality of special modes in response to clock frequencies supplied to a central processing unit, comprising:	To the extent that the preamble is limiting, Aquila contends that it is met. For example, the 15h Accused Product is a system LSI. The Accused Product has a plurality of ordinary operation modes, for example the Core P-states. See BIOS and Kernel Developer's Guide for AMD Family 15h Models 60h-6Fh Processors ("BKDG"), §2.5.2.1: 2.5.2.1 Core P-states Core P-states are operational performance states characterized by a unique combination of core frequency and voltage. The processor supports up to 8 core P-states (P0 through P7), specified in MSRC001_00[6B:64]. Out of cold reset, the voltage and frequency of the compute units is specified by MSRC001_0071[StartupPstate]. Support for dynamic core P-state changes is indicated by more than one enabled selection in MSRC001_00[6B:64][PstateEn]. Software requests core P-state changes for each core independently. Support for hardware P-state control is indicated by CPUID Fn8000_0007_EDX[HwPstate]=1b. Software may not request any P-state transitions until the P-state initialization requirements defined in 2.5.2.1.5 [BIOS Require- ments for Core P-state Initialization and Transitions] are complete. The processor supports independently-controllable frequency planes for each compute unit and independently- controllable voltage plane for all compute units. See also BKDG at p.691:

Limitation		Conte	ntion
	MSRC001_00[6B:64] P-state	[7:0]	
	Per-node. Cold reset: Varies by with each of the core P-states. Table 270: Register Mapping for	Per-node. Cold reset: Varies by product. Each of these registers specify the frequency and voltage associated with each of the core P-states. Table 270: Register Mapping for MSRC001_00[6B:64]	
	Register	Function	
	MSRC001_0064	P-state 0	
	MSRC001_0065	P-state 1	
	MSRC001_0066	P-state 2	
	MSRC001_0067	P-state 3	
	MSRC001_0068	P-state 4	
	MSRC001_0069	P-state 5	
	MSRC001_006A	P-state 6	
	MSRC001_006B	P-state 7	
	The CpuVid field in these regist but are allowed to be different b registers are required to be prog Core Power Management]. BKDG at p.61:	ters is required to be programmed to between processors in a multi-proce grammed to the same value in each	o the same value in all cores of a processor, essor system. All other fields in these core of the coherent fabric. See 2.5.2 [CPU

Limitation				Contention	
	Table 10: Softw	vare P-state Namin	g		
	D18F4x15C[N	[umBoostStates]=1	D18F4x15C[N	umBoostStates]=3	
	P-state Name	Corresponding Register Address	P-state Name	Corresponding Register Address	
	Pb0	MSRC001_0064	Pb0	MSRC001_0064	
	P0 (base)	MSRC001_0065	Pb1	MSRC001_0065	
	P1	MSRC001_0066	Pb2	MSRC001_0066	
	P2	MSRC001_0067	P0 (base)	MSRC001_0067	
	P3	MSRC001_0068	P1	MSRC001_0068	
	P4	MSRC001_0069	P2	MSRC001_0069	
	P5	MSRC001_006A	P3	MSRC001_006A	
	P6	MSRC001_006B	P4	MSRC001_006B	
	All sections and The Carrizo has connected stand 2.5.2.2 Corr C-states are proc states are low-point the cores are tran	register definitions s a plurality of spe lby S0i3. See BKD e C-states ressor power states. wer states in which sitioned to the C0 st	use software P-s ecial modes, for OG, §§ 2.5.2.2, 2 C0 is the operati instructions are rate.	example, the Core 2.5.2.2.1, 2.5: onal state in which in not executed. When	ss otherwise specified. e C-states or deep sleep modes such as ACPI S3 or astructions are executed. All other C- coming out of warm and cold reset,

Limitation	Contention
Limitation	Contention 2.5.2.1 C-state Names and Numbers C-states are often referred to by an alphanumeric naming convention, C1, C2, C3, etc. The mapping between ACPI defined C-states and AMD specified C-states is not direct. AMD specified C-states are referred to as IO-based C-states. Up to three IO-based C-states are supported, IO-based C-state 0, 1, and 2. The IO-based C-state index corresponds to the offset added to MSRC001_0073[CstateAddr] to initiate a C-state request. See 2.5.2.2.2 [C-state Request Interface]. The actions taken by the processor when entering a low-power C-state are configured by software. See 2.5.2.2.3 [C-state Actions] for information about AMD specific actions. 2.5 Power Management The processor supports a wide variety of power management features, including: • OS-directed power management such as ACPI. • Clock frequency and voltage states (refered to as P-states and DPM states), including:
	 CPU core P-states. Northbridge P-states. Memory P-states. Graphics DPM states. Graphics DPM states. Multi-media block DPM states. Power and thermal management for performance. Power optimization between blocks for optimal performance. Voltage transient tolerance. Power efficiency for battery life, including: Power gating. Voltage optimization. Deep sleep modes (e.g., ACPI S3, or connected standby S0i3). Limiting frequency when it provides little value. BIOS-configurable specifications. Furthermore, the Core P-states and Core C-states are in response to clock frequencies supplied to a central processing unit. For example, the core P-states are "characterized" by "core frequency;" core P-state changes are further

Limitation	Contention
	Lontention 2.5.2.1 Core P-states Core P-states are operational performance states characterized by a unique combination of core frequency and voltage. The processor supports up to 8 core P-states (P0 through P7), specified in MSRC001_00[6B:64]. Out of cold reset, the voltage and frequency of the compute units is specified by MSRC001_0071[StartupPstate]. Support for dynamic core P-state changes is indicated by more than one enabled selection in MSRC001_00[6B:64][PstateEn]. Software requests core P-state changes for each core independently. Support for hardware P-state control is indicated by CPUID Fn8000_000_EDX[HwPstate]=1b. Software may not request any P-state transitions until the P-state initialization requirements defined in 2.5.2.1.5 [BIOS Requirements for Core P-state Initialization and Transitions] are complete. The processor supports independently-controllable frequency planes for each compute unit and independently-controllable voltage plane for all compute units. 2.5.2.1.2 Core P-state Control Core P-state are dynamically controlled by software and are exposed through ACPI objects (refer to 2.5.2.1.7.3 [ACPI Processor P-state objects]). Software requests a core P-state change by writing a 3 bit index corresponding to the desired P-state number to MSRC001_0062[PstateCmd] of the appropriate core. For example, to request P3 for core 0 software would write 011b to core 0's MSRC001_0062[PstateCmd]. Similarly, C-states are "dynamically requested by software" and also dependent upon clock frequency. See BKDG §8

Limitation	Contention	
	 2.5.2.2 C-state Request Interface C-states are dynamically requested by software and are exposed through ACPI objects (see 2.5.2.2.6 [ACPI Processor C-state Objects]). C-states can be requested on a per-core basis. Software requests a C-state change in one of two ways: Reading from an IO address: The IO address must be the address specified by MSRC001_0073[CstateAddr] plus an offset of 0 through 7. The processor always returns 0 for this IO read. Offsets 2 through 7 result in an offset of 2. Executing the HLT instruction. This is equivalent to reading from the IO address specified by D18F4x128[HaltCstateIndex]. When software requests a C-state transition, hardware evaluates any frequency and voltage domain dependencies and determines which C-state actions to execute. See 2.5.2.2.3 [C-state Actions]. 2.5.2.3 C-state Actions A core takes one of several different possible actions based upon a C-state change request from software. The C-state action fields are defined in D18F4x11[C:8]. D18F4x11[C:8] C-state Control 	
	 D18F4x11[C:8] consist of three identical 16-bit registers, one for each C-state Action Field (CAF) associated with an IO address that is read to enter C-states. Refer to 2.5.2.2 [Core C-states]. D18F4x118[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]. D18F4x118[31:16] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1. D18F4x11C[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1. D18F4x11C[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+2. 	

	Limitation			<u>(</u>	Contention	
		7:5 ClkDiviso quency wh rent FID fi • 100 MH MSRC00 fied by thi with this ro <u>Bits</u> 000b 001b 010b 011b See Cache	rCstAct0: clock diviso nile in the low-power sta requency, or: 'z * (10h + MSRC001_0 01_0063[CurPstate]. '01_00[6B:64][CpuDid] s field, then no frequence egister. <u>Description</u> /1 /2 /4 /8 eFlushTmrSelCstAct0.	or. Read-write. Re ate before the cac 00[6B:64][CpuFid] of the current P- cy change is made <u>Bits</u> 100b 101b 110b 111b	eset: 0. BIOS: 000b. Specifies the core clock fre- hes are flushed. This divisor is relative to the cur- d[5:0]]) of the current P-state specified by state indicates a divisor that is deeper than speci- e when entering the low-power state associated <u>Description</u> /16 Reserved Reserved Turn off clocks.	
la	a first memory that stores a clock control library for controlling a clock frequency transition between said ordinary operation modes;	The Accused Prod memory that stor transition betwee	lucts include a first m es the firmware, incluent the P-states. See e.	nemory that sto uding a clock co .g., BKDG, Tabl	res a clock control library. For example, the SMU contains ntrol library. The clock control library controls clock frequenc e 270:	у

Limitation		<u>Cor</u>	itention
	MSRC001_00[6B:64] P-state	[7:0]	
	Per-node. Cold reset: Varies by with each of the core P-states. Table 270: Register Mapping fo	product. Each of these registers r MSRC001_00[6B:64]	specify the frequency and voltage associated
	Register	Function	
	MSRC001_0064	P-state 0	
	MSRC001_0065	P-state 1	
	MSRC001_0066	P-state 2	
	MSRC001_0067	P-state 3	
	MSRC001_0068	P-state 4	
	MSRC001_0069	P-state 5	
	MSRC001_006A	P-state 6	
	MSRC001_006B	P-state 7	
	The CpuVid field in these regist but are allowed to be different b registers are required to be prog Core Power Management].	ers is required to be programme etween processors in a multi-pr rammed to the same value in ea	ed to the same value in all cores of a processor, ocessor system. All other fields in these och core of the coherent fabric. See 2.5.2 [CPU

	Limitation				Contention	
		Table 10: Softw	vare P-state Namin	g		
		D18F4x15C[N	[umBoostStates]=1	D18F4x15C[N	[umBoostStates]=3	
		P-state Name	Corresponding Register Address	P-state Name	Corresponding Register Address	
		Pb0	MSRC001_0064	Pb0	MSRC001_0064	
		P0 (base)	MSRC001_0065	Pb1	MSRC001_0065	
		P1	MSRC001_0066	Pb2	MSRC001_0066	
		P2	MSRC001_0067	P0 (base)	MSRC001_0067	
		P3	MSRC001_0068	P1	MSRC001_0068	
		P4	MSRC001_0069	P2	MSRC001_0069	
		P5	MSRC001_006A	P3	MSRC001_006A	
		P6	MSRC001_006B	P4	MSRC001_006B	
1b	a system control circuit which has a	All sections and	l register definitions oduct has a system	use software P-	state numbering unle	ss otherwise specified.
	register, wherein said system control circuit carries out the clock frequency transition between said ordinary operation modes and said special modes in response to a change of a value in said register, and also carries out the clock frequency transition among said ordinary operation modes in response to said clock control library;	Management C Northbridge: One comitions between the description of the description. 	ontroller, that has munication packet ween the cores, the wice.	s a register. Se routing block re link, and the Dl	e e.g., BKDG:	hbridge (NB). The NB routes transac- cludes the configuration register space

	Limitation	Contention
		 2.13 System Management Unit (SMU) The system management unit (SMU) is a subcomponent of the northbridge that is responsible for a variety of system and power management tasks during boot and runtime. The SMU uses two blocks, System Management Controller (SMC) and Platform Security Processor (PSP), in order to assist with many of these tasks. At the architectural level, PSP is known as MP0 and SMC is known as MP1. 2.13.1 System Management Controller (SMC) The SMC is a standalone complex within AMD Family 15h Models 60h-6Fh processors that is responsible for maintaining the power management environment. Its functions include dynamic power management, state switching and fan control. The SMC contains a microcontroller to assist with many of these tasks. The SMU controls the clock frequency transitions between the core P-states. See e.g., SATHE et al.: RESONANT-CLOCK DESIGN FOR A POWER-EFFICIENT, HIGH-VOLUME X86-64 MICROPROCESSOR, p.144 tion of the configuration programming interface. On receiving notification from the NB of a PState transition, the core implements a PState entry sequence which transitions the core implements a PState entry sequence which transitions the core implements a clock-gated state. A program sequencer then accesses a
1c	a clock generation circuit that receives a plurality of standard clocks, wherein said clock generation circuit generates a clock supplied to said central processing unit according to control by said system control circuit; and	The Accused Products include a digital frequency synthesizer clock generation circuit, including the core PLL, clock multipliers and dividers, and/or the digital frequency synthesizer. The DFS receives a plurality of standard clocks, for example, different phases of the PLL clock or reference clock, and outputs the core clock such as CCLK to the CPU. The clock generator circuit includes at least the PLL and the digital frequency synthesizer. The DFS receives a plurality of standard clocks (the 40 phases of the reference clocks), and generates CCLK according to control by the SMU:

Limitation	Contention
	 D. Glitch Less Clock Phase Picker The glitch-less clock picker (Fig. 6) takes the 40 phases of the 20 DLL delay elements and generates a stretched clock. The clock picker added to the 20 dLL delay elements and generates a stretched clock. The clock picker is abled (STRETCH_ENABLE = 0), the clock bricker simplify is a bled (STRETCH_ENABLE = 0), the clock picker block is distabled (STRETCH_ENABLE = 0), the clock picker simplify is a bled (STRETCH_ENABLE = 0), the clock picker simplify is a bled (STRETCH_ENABLE = 0), the clock picker simplify is a bled (STRETCH_ENABLE = 0), the clock picker simplify is a bled (STRETCH_ENABLE = 0), the clock picker simplify is a bled (STRETCH_ENABLE = 0), the clock picker simplify is a bled (STRETCH_ENABLE = 0), the clock picker simplify is a bled (STRETCH_ENABLE = 0), the clock picker simplify is a bled (STRETCH_ENABLE = 0), the clock picker simplify is a bled (STRETCH_ENABLE = 0), the clock picker simplify is a bled (STRETCH_ENABLE = 0), the clock picker simplify is a bled (STRETCH_ENABLE = 0), the clock picker simplify is a bled (STRETCH_ENABLE = 0), the clock picker simplify is a bled (STRETCH_ENABLE = 0), the clock picker simplify is a bled (STRETCH_ENABLE = 0), the clock picker simplify is a bled (STRETCH_ENABLE = 0), the clock picker simplify is a bled (STRETCH_ENABLE = 0), the clock stretcher loge. Source: WILCOX et al.: STEAMROLLER MODULE AND ADAPTIVE CLOCKING SYSTEM IN 28 nm CMOS, Fig. 6 The digital frequency synthesizer receives multiple phases of the PLL clock (see above), and generates multiple discrete frequencies according to control by the SMU. Digital frequency synthesizer (DFS) that generates multiple discrete frequencies from a single VCO Root clock gating Disabling VCO and bypassing with low speed fixed clocks



	Limitation	Contention
		VDDCORE PLL Droop DFS CCLK Source: Integrated Power Conversion Strategies Across Laptop, Server, and Graphics Products, 2016 Power SOC Conference, p.4.
1d	a second memory that stores an application program, wherein calling of said clock control library and changing of said register value are programmably controlled by said application program to enable user selectable clock frequency transitions,	The Accused Products include a second memory, such as the hierarchy of L1, L2 and/or L3 caches that stores an application program, including but not limited to ACPI drivers, power management utilities, APIs provided by AMD, or any software that causes the SMU/SMC firmware to perform P-state transitions.

	Limitation	Contention
		Core P-states are dynamically controlled by software and are exposed through ACPI objects (refer to 2.5.2.1.7.3 [ACPI Processor P-state Objects]). Software requests a core P-state change by writing a 3 bit index corresponding to the desired P-state number to MSRC001_0062[PstateCmd] of the appropriate core. For example, to request P3 for core 0 software would write_011b to core 0's MSRC001_0062[PstateCmd].
		Bits Description
		63:3 MBZ.
		2.0 PstateCnuc: P-state change command. Read-write, Not-same-for-an, Cold reset value values by product; after a warm reset, value initializes to the P-state the core was in prior to the reset. Writes to this field cause the core to change to the indicated non-boosted P-state number, specified by MSRC001_00[6B:64], 0=P0_1=P1_etc. P-state limits are applied to any P-state requests made, through this register. Reads from this field return the last written value, regardless of whether any limits are applied. This field uses software P-state numbering. See 2.5.2 [CPU Core Power Management] and 2.5.2.1.1.1 [Software P-state Numbering].
le	wherein said special modes comprise a first special mode in which clock supply to principal constituents of said central processing unit is halted, a second special mode in which clock supply to an entirety of said central processing unit is halted, and a third special mode in which supply of power to the entirety of said central processing unit is halted.	The Accused Products include a first special mode in which clock supply to principal constituents of said central processing unit is halted, for example the core C1 (CC1) state:

2.5.2.3.2 Core C1 (CC1) State When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x118/D18F4x11C[CIkDivisorCstAct]. D18F4x11[C8] C-state Control D18F4x11[C8] Consist of three identical 16-bit registers, one for each C-state Action Field (CAF) associated with an IO address that in react to cuter C-states. Refer to 2.5.2.2 [Core C-states]. • D18F4x118[15:0] specifics the actions attempted by the core when software reads from the IO address	 SelfRefrEarlyQ_allow early self-refresh. Read-write. Reset: 0. BIOS: 0. 1=Allow self-refresh while cores in PC1 of CC1 [re writing for the cache flush timer to expire. It=Wait for eache flush timer to expire before allowing self-refresh. See 2.5.6.2 [DRAM Self-Refresh] and 2.5.2.2.3.1 [C-state Probes and Cache Flushing]. IF (D18F4x128[CoreCstateMode] == 0) THEN 0. ENDIP. ClkDivisorCstAct0; clock divisor. Read-write. Reset: 0. BIOS: 0008. Specifies the core clock fre-
When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x118/D18F4x11C[C][C][kD][visorCstAct]. D18F4x11[C8] C-state Control D18F4x11[C8] Consist of three identical 16-bit registers, one for each C-state Action Field (CAF) associated with an IO adhress that in regard to enter C-states. Refer to 2.5.2.2 [Core C-states]. • D18F4x118[15:0] specifies the actions attempted by the core when software reads from the IO address	13 SetfRefrEarly0_allow early self-refresh. Read-write. Reset: 0. BIOS: 0. 1=Allow self-refresh while cores in PCI of CC1 [ire waiting for the cache flush timer to expire. It=Wait for cache flush timer to expire before allowing self-refresh. See 2.5.8.2 [DRAM Self-Refresh] and 2.5.2.2.3.1 [C-state Probes and Cache Flushing]. IF (D18F4x128[CoreCstateMode] == 0) THEN 0. ENDIP. 7:5 ClkDivisorCstAct0; clock divisor. Read-write. Reset: 0. BIOS: 0000. Specifies the core clock fre-
D18F4x11[C.8] C-state Control D18F4x11[C.8] consist Control with an IO address that is read to enter C-states. Refer to 2.5.2.2 [Core C-states]. • D18F4x118[15:0] specifies the actions attempted by the core when software reads from the IO address	7.5 ClkDivisorCstAct0: clock divisor Read-write Reset 1/ BIOS 0000. Specifies the core clock fre-
 D18F4X118 C-state Control 1 D18F4x118 C-state Control 1 	quency while in the low-power state before the eaches are flushed. This divisor is relative to the cur- rent FID frequency, or: • 100 MHz * (161 + MSRC001_00[6B 64][CpuFid[5 0]]) of the current P-state specified by MSRC001_0063[CurPstate]. If MSRC001_00[6B 64][CpuDid] of the current P-state indicates a divisor that is deeper than speci- fied by this field, then no frequency change is made when entering the low-power state associated with this register. Bits
Bits Description	010b /2 101b Reserved 010b /4 110b Reserved
31:30 Reserved	011b /8 111b Turn off clocks
29 SelfRefrEarly1, Read-write, Reset, 0, See: SelfRefrEarly0, BIOS: 0, IF (D18F4x128]CoreCstate- Model == 00 THEN 0.	See CacheFhinhTimSelCuActo. 4 Reserved.
2.5.2.2.3 C-state Actions	
A core takes one of several different possible actions based upon a C-state change req C-state action fields are defined in D18F4x11[C:8]	1.3 SelfRefeEarly0: allow early self-refresh. Read-write. Reset: 0. BIOS: 0. 1=Allow self-refresh while cores in PC1 or CC1 are wrating for the cache flush timer to expire before allowing self-refresh. See 2.5.6.2 [DRAM Self-Refresh] and 2.5.2.2.3.1 [C-state Probes and Cache Flushing); BF (D18F4s128CoreCstateMode) == 0) THEN 0. ENDIF.
D18F4x11[C:8] C-state Control	
 D18F4x11[C.8] consist of three identical 16-bit registers, one for each C-state Action Field (CAF) associated with an IO address that is read to enter C-states. Refer to 2.5.2.2 (Core C-states). D18F4x118[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstarcAddr] D18F4x118[31:16] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstarcAddr]+ D18F4x11C[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstarcAddr]+ 	 7.5. CB(DivisorCstActB): clock divisor: Read-write. Reset: 0. BROS: 000b Specifies the core clock frequency while in the low-power state leftore the caches are flushed. This divisor is relative to the correct FD frequency, or: 100 MHz * (10h + MSRC001_00(8E 64][CpuFid]5.01]) of the current P-state specified by MSRC001_00(8E 54][CpuDid] of the current P-state indicates a divisor that is deeper than specified by this field, then no frequency change is made when entering the low-power state associated with this register. Bits Descention
D18F4x118 C-state Control 1	000b () 100b (16
Date In control	001b 71 101b Reserved
Bits Description	011b /8 111b Turn off clocks.
21.30 Kesetyea 20 SatBack Carls 1 Paral antis Parat 0 San SatBack and DiOS of 15 DURIS 1995.	See CacheFlashTmrSelCstAcm
Sender carry in read-write reserver sender carry of biost of in (D180-401.58) one state- Model = 0) THEN 0	4 Reserved

	Limitation	Contention
		 The Accused Products include a third special mode in which supply of power to the entirety of said central processing unit is halted, for example the package C6 (PC6) state: 2.5.2.2.3.4 Package C6 (PC6) State When all cores enter a non-C0 state, VDD can be reduced to a non-operational voltage that does not retain core state. This state is known as PC6 and reduces the amount of static and dynamic power consumed by all cores. The following actions are taken by hardware prior to PC6 entry: for all cores not in CC6, L1 and L2 caches are flushed to DRAM. Sec 2.5.2.2.3.1 [C-state Probes and Cache Flushing]. For all cores not in CC6, internal core state is saved to DRAM. VDD is transitioned to the VID specified by D18F5x128[PC6Vid]. All of the following must be true on all cores in order for a package to be placed into PC6: D18F4x118/D18F4x11C[CacheFlushEn] == 1 for the corresponding C-state action field. D18F4x118/D18F4x11C[CacheFlushEn] == 1 for the corresponding C-state action field. D18F4x118/D18F4x11C[CacheFlushEn] == 1 for the corresponding C-state action field. D18F4x118/D18F4x11C[PwrOffEnCstAct] == 1 for the corresponding C-state action field. D18F4x118[Cc6SaveEn] = 1. MSRC001_0015[HltXSpCycEn] == 1.
2p	A system LSI as claimed in claim 1, wherein said clock control library comprises:	

Limitation	Contention
a plurality of libraries that control said system control circuit and said clock generation circuit to transition the clock frequencies supplied to said central processing unit; and	The clock control libraries of the Accused Products contain a plurality of libraries that control the SMU and clock generator to transition clock frequencies. For example, source code provided by AMD to coreboot indicates that P-state and C-state transitions are controlled by separate libraries: <u>https://chromium.googlesource.com/chromiumos/third_party/coreboot/+/firmware-winky-5216.1.B/src/vendorcode/amd/agesa/f15/Proc/CPU/Family/0x15/OR/</u>
a main library which is called by said application program and selects any one of said libraries in correspondence with the clock frequency supplied to said central processing unit.	As discussed above, P-states and C-states may be controlled by software, which includes a main library that calls upon the plurality of libraries.
A system LSI as claimed in claim 2,	
wherein said main library is described using a same program language as said application program.	The main library in the SMU firmware and the application program instructions stored in the caches are both use the same language such as machine code.
A system LSI as claimed in claim 2,	
wherein each of said libraries is described using a program language capable of directly controlling said clock generation circuit and said system control circuit.	The SMU firmware directly controls the SMU hardware.
	Limitationa plurality of libraries that control said system control circuit and said clock generation circuit to transition the clock frequencies supplied to said central processing unit; anda main library which is called by said application program and selects any one of said libraries in correspondence with the clock frequency supplied to said central processing unit.A system LSI as claimed in claim 2,wherein said main library is described using a same program language as said application program.A system LSI as claimed in claim 2,wherein said main library is described using a same program language as said application program.A system LSI as claimed in claim 2,wherein each of said libraries is described using a program language capable of directly controlling said clock generation circuit and said system control circuit.

	Limitation	Contention
6p	A system LSI as claimed in claim 5,	
6a	wherein each of said libraries is described using an assembler language.	The SMU firmware directly controls the SMU hardware and is described using an assembler language such as machine code.
7p	7. A system LSI as claimed in claim 1, wherein said system control circuit comprises:	
7a	a frequency division ratio setting register that sets a frequency division ratio of the clock generated by said clock generation circuit;	 The NB of the Accused Products contains a frequency division ratio setting register that sets a frequency division ratio of the clock generated by said clock generation circuit. The NB contains the configuration register space for the Accused Products. See BKDG section 2.1: Northbridge: One communication packet routing block referred to as the northbridge (NB). The NB routes transactions between the cores, the link, and the DRAM interfaces. It includes the configuration register space for the device. Configuration space register mnemonics are defined in section 3.1 of the BKDG: DXFYxZZZ: PCI-defined configuration space; X specifies the hexadecimal device number (this may be lor 2 digits), Y specifies the function number, and ZZZ specifies the hexidecimal byte address (this may be 2 or 3 digits; e.g., D18F3x40 specifies the register at device 18h, function 3, and address 40h). See 2.7 [Configuration Space], for details about configuration space.

	Limitation		Contention
		2.5.2.2.3.2 Core C1 (CC1) State	
		When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x118/D18F4x11C[ClkDivisorCstAct].	13 SelfRefrEarly0; allge early self-refresh. Read-write. Reset: 0. BIOS: 0. 1=Allow self-refresh while cores in PC1 of CC1 pre waining for the cache flush timer to expire. I=Wait for cache flush timer to expire before allowing self-refresh. See 2.5.6.2 [DRAM Self-Refresh] and 2.5.2.2.3.1 [C-state Probes and Cache Fluxhting]. IF (D18F4s128[CoreCstateMode] == 0) THEN 0. ENDIP.
		 D18F4x11[C:8] consist of three identical 16-bit registers, one for each C-state Action Field (CAF) associated with an IO address that is read to enter C-states. Refer to 2.5.2.2 (Core C-states). D18F4x118[C:9] operifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]. D18F4x118[31:16] specifies the actions attempted by the core when software reads from the IO address specified by MSRC000_0073[CstateAddr]+1. D18F4x11[C15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC000_0073[CstateAddr]+2. D18F4x118[C-state Control I 	Projection ClkDivisorCstActtl; clock divisor: Read-write: Reset: 0, BIOS (000). Specifies the core clock frequency will critical to low-power state before the eaches are flushed. This divisor is relative to the current FID frequency, or: • 100 MHz * (10h = MSRC001_000/6B.643[CpuFid[5.0]]) of the current P-state specified by MSRC001_00(3]CarPestate]. If MSRC001_00(6B.643[CpuFid[5.0]]) of the current P-state specified by MSRC001_00(6B.643[CpuFid[5.0]]) of the current P-state indicates a divisor that is deeper than specified by this field, then no frequency change is made when entering file low-power state associated and this researce. Bits Description 000b 10006 001b 101b
		Bits Description 31:30 Reserved	010b K 100 Reserved 011b K 111b Turn off clocks
		29 SelfRefrFach1 Read-unite Reart 0 See SelfReftFach0 BIOS 0 IF (D18E4x128)CoreCome-	See CacheFlushTmrSelCuAer0
		Model = 0) THEN 0.	4 Reserved.
'n	a clock halting register that receives the clock from said clock generation circuit and individually sets the clock to be halted or supplied;	2.5.2.2.3.2 Core C1 (CC1) State When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x118/D18F4x11C1C1kDivisorCstAct1. D18F4x118/D18F4x11C1C1kDivisorCstAct1.	4 Reserved. 13 SelfRefrEarly02 allow early self-refresh. Read-write. Reset: 0. BIOS: 0. 1=Allow self-refresh while cores in PCI of CC1 jree writing for the tache flush timer to expire. II=Wast for cache flush timer to expire before allowing self-refresh. See 2.5.6.2 [DRAM Self-Refresh] and 2.5.2.2.3.1 [C-state Probes and Cache Flushing]. IF 4D18F4x128[CoreCsateMode] == 0) THEN 0. ENDIF.
7b	a clock halting register that receives the clock from said clock generation circuit and individually sets the clock to be halted or supplied;	2.5.2.2.3.2 Core C1 (CC1) State When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x118/D18F4x11C[C1][C1][C1][C1][C1][C1][C1][C1][C1][4 Reserved. 13 SelfRefrEarly0: allow early self-refresh. Read-write. Reset: 0. BIOS: 0. 1=Allow self-refresh while cores in PCI of CC1 (re writing for the cache flush timer to expire. II=Wait for cache flush timer to expire before allowing self-refresh. See 2.5 6.2 [DRAM Self-Refresh] and 2.5.2.2.1 [C-state Probes and Cache Flashing]. 17 IF (D18F4x)28[CoreCstateMode] == 0) THEN 0. ENDIF. 7.5 ChkDivisorCstAct0: clock divisor. Read-write. Reset: 0. BIOS: 00006. Specifies the core clock frequency while in the low-power state before the caches are flushed. This divisor is relative to file current. FID frequency, or. 7.5 ChkDivisorCstAct0: clock divisor. Read-write. Reset: 0. BIOS: 00006. Specifies the core clock frequency while in the low-power state before the caches are flushed. This divisor is relative to file current. FID frequency, or. 7.5 IChkDivisorCstAct0: clock divisor. Read-write. Reset: 0. BIOS: 0006. Specifies the core clock frequency while in the low-power state before the caches are flushed. This divisor is relative to file current. FID frequency, or. 7.6 IOh MH, at (10 hor. MSRC001). 00(68.64][CpuFid]5.0]]) of the current P-state specified by MSRC001.000(68.41][CpuDal] of the current P-state indicates: a divisor that is deeper than specified by this field. Item no frequency change is indice when catering the low-power state associated with this register. Bits Description Bits Description Bits Description Bits Description <
7b	a clock halting register that receives the clock from said clock generation circuit and individually sets the clock to be halted or supplied;	2.5.2.2.3.2 Core C1 (CC1) State When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x118/D18F4x11C[C1kDivisorCstAct]. D18F4x118/D18F4x11C[C1kDivisorCstAct]. D18F4x118(C3) C-state Control D18F4x118(C3) specifies the actions attempted by the core when software reads from the 10 address specified by MS8C001_0073[CstateAdd1]+1. • D18F4x118(150) specifies the actions attempted by the core when software reads from the 10 address specified by MS8C001_0073[CstateAdd1]+1. • D18F4x118(C150) specifies the actions attempted by the core when software reads from the 10 address specified by MS8C001_0073[CstateAdd1]+1. • D18F4x118C-10 specifies the actions attempted by the core when software reads from the 10 address specified by MS8C001_0073[CstateAdd1]+1. • D18F4x118C-1150 specifies the actions attempted by the core when software reads from the 10 address specified by MS8C001_0073[CstateAdd1]+2. D18F4x118C-state Control 1 Bits Description 31:30 Beserved	4 Reserved. 13 SelfRefrEarly02 allow early self-refresh. Read-write. Reset: 0. BIOS: 0. 1=Allow self-refresh while cores in PCI of CC1 [re waiting for the tache flush timer to expire. II=Wait for cache flush timer to expire before allowing self-refresh. See 2.5.6.2[DRAM Self-Refresh] and 2.5.2.2.3.1 [C-state Probes and Cache Flushing]. 15 ChiDivisorCstAct0: clock divisor. Read-write. Reset: 0. BIOS: 00016. Specifies the core clock frequency. Sinfle in the flow-power state before the caches are flushed. This divisor is relative to the current FD fluquency. or: 7.5 ChiDivisorCstAct0: clock divisor. Read-write. Reset: 0. BIOS: 00016. Specifies the core clock frequency. or: 7.5 ChiDivisorCstAct0: clock divisor. Read-write. Reset: 0. BIOS: 00016. Specifies the core clock frequency. or: 7.5 ChiDivisorCstAct0: clock divisor. Read-write. Reset: 0. BIOS: 00016. Specifies the core clock frequency. Or: 8 10016 9 DotsF(curPstate). 17 If MSRC001_0016B.642[[CpuFid]5:0]]) of the current P-state specified by MSSRC001_006B.642[CpuFid]5:0]]) of the current p-state specified by MSSRC001_0016B.642[CpuFid]5:0]] of the current p-state a divisor that is deeper than specified by this field. then no frequency change is made when catering the low-power state associated with this register. Bits Description 0016 2 0105 1016 0106 1016 0106 1016

	Limitation		Contention			
7c	And a status register that judges a	D18F3xC8 COFVID Status Low				
	state of said central processing unit immediately after being released from	See 2.5.2 [CPU Core Power Management].				
	said third special mode.	Bits	Description			
		31:24	CurNbVid[7:0]: current NB VID. Read-only; Updated-by-hardware. Cold reset: Product-specific. This field specifies the current VDDNB voltage.			
		23	NbPstateDis: NB P-states disabled. Value: D18F5x174[NbPstateDis]. MSRC001_0071[NbPstate- Dis] is an alias of D18F5x174[NbPstateDis]. 0=NB P-state frequency and voltage changes are supported. See D18F5x170[SwNbPstateLoDis, NbPstateDisOnP0]. 1=NB P-state frequency and voltage changes are disabled.			
		22:21	Reserved.			
		20	CurCpuVid[7]. Read-only; Updated-by-hardware; Not-same-for-all. Cold reset: Product-specific. See CurCpuVid[6:0].			
		19	Reserved.			
		18:16	CurPstate: current P-state . Read-only; Updated-by-hardware; Not-same-for-all, Cold reset: Prod- uct-specific. Specifies the current P-state requested by the core. This field uses hardware P-state num- bering. See MSRC001_0063[CurPstate] and 2.5.2.1.1.2 [Hardware P-state Numbering]. When a P- state change is requested, the value in this field is updated once all required frequency and voltage transitions are completed.			
		15:9	CurCpuVid[6:0]: current core VID. Read-only; Updated-by-hardware; Not-same-for-all. Cold reset: Product-specific. CurCpuVid = {CurCpuVid[7], CurCpuVid[6:0]}. This field specifies the current VDD voltage.			
		8:6	CurCpuDid: current core divisor ID . Read-only; Updated-by-hardware. Cold reset: Product-spe- cific. Specifies the current CpuDid of the core. See MSRC001_00[6B:64]. When a P-state change is requested, the value in this field is updated once all required frequency and voltage transitions are completed.			
		5:0	CurCpuFid: current core frequency ID . Read-only; Updated-by-hardware. Cold reset: Product- specific. Specifies the current CpuFid of the core. See MSRC001_00[6B:64]. When a P-state change is requested, the value in this field is updated once all required frequency and voltage transitions are completed.			

	Limitation	Contention
10p	A system LSI as claimed in claim 1,	
10a	wherein said first memory and said second memory are two independent memories which are separated from each other.	As detailed above, the first memory in the SMU and the second memory in the caches are independent memories that are separated from each other.

Exhibit B.3: Preliminary Infringement Claim Charts for U.S. Patent 6,895,519

Accused Products: AMD Family 16h Products

These preliminary infringement contentions were prepared without the benefit of the Court's claim construction or the parties' exchange of constructions. As of the date of these contentions, AMD has not produced any information concerning the Accused Products. Thus, this chart is based on publicly available evidence, and based upon information and reasonable belief in light of such evidence. As such, Aquila reserves the right to amend or supplement its contentions to address any issues arising from the Court's constructions or to account for new information that becomes available.

	Limitation	Contention
1p	A system LSI having a plurality of ordinary operation modes and a plurality of special modes in response to clock frequencies supplied to a central processing unit, comprising:	To the extent that the preamble is limiting, Aquila contends that it is met. For example, each product in the 16h Accused Product Family ("Accused Product") is a system LSI. The Accused Product has a plurality of ordinary operation modes, for example the Core P-states. <i>See</i> BIOS and Kernel Developer's Guide for AMD Family 16h Models 00h-0Fh Processors ("BKDG"), §2.5.3.1: 2.5.3.1 Core P-states Core P-states are operational performance states characterized by a unique combination of core frequency and voltage. The processor supports up to 8 core P-states (P0 through P7), specified in MSRC001_00[6B:64]. Out of cold reset, the voltage and frequency of the compute units is specified by MSRC001_0071[StartupPstate]. BKDG, Table 9:

Limitation				Contention		
	Table 9: Software P-state Naming					
	D18F4x15 Sta	C[NumBoost- tes]=1	D18F4x15 Sta	C[NumBoost- ites]=3		
	P-state Name	Corresponding MSR Address	P-state Name	Corresponding MSR Address		
	Pb0	MSRC001_0064	Pb0	MSRC001_0064		
	PO	MSRC001_0065	Pb1	MSRC001_0065		
	P1	MSRC001_0066	Pb2	MSRC001_0066		
	P2	MSRC001_0067	PO	MSRC001_0067		
	P3	MSRC001_0068	P1	MSRC001_0068		
	P4	MSRC001_0069	P2	MSRC001_0069		
	P5	MSRC001_006A	P3	MSRC001_006A		
	P6	MSRC001_006B	P4	MSRC001_006B		
	All sections and The Accused Pro as ACPI S3 or co	l register definition oduct Family has onnected standby	ns use software a plurality of sp S0i3. <i>See</i> BKD0	P-state numbering u becial modes, for ex: 3, §§ 2.5.3.2, 2.5.3.2	unless otherwise specified. ample, the Core C-states or deep sleep modes s 2.1, 2.5:	

Limitation	Contention		
	2.5.3.2 Core C-states		
	C-states are processor power states. C0 is the operational state in which instructions are executed. All other C- states are low-power states in which instructions are not executed. When coming out of warm and cold reset, the processor is transitioned to the C0 state.		
	2.5.3.2.1 C-state Names and Numbers		
	C-states are often referred to by an alphanumeric naming convention, C1, C2, C3, etc. The mapping between ACPI defined C-states and AMD specified C-states is not direct. AMD specified C-states are referred to as IO-based C-states. Up to three IO-based C-states are supported, IO-based C-state 0, 1, and 2. The IO-based C-state index corresponds to the offset added to MSRC001_0073[CstateAddr] to initiate a C-state request. See 2.5.3.2.2 [C-state Request Interface]. The actions taken by the processor when entering a low-power C-state are configured by software. See 2.5.3.2.3 [C-state Actions] for information about AMD specific actions.		

Limitation		Contentio	<u>n</u>		
	 2.5 Power Management The processor supports many power management features in a variety of systems. Table 8 provides a summary of ACPI states and power management features and indicates whether they are supported. Table 8: Power Management Support 				
	ACPI/Power Management State	Supported	Description		
	G0/S0/C0: Working	Yes			
	G0/S0/C0: Core P-state transitions	Yes	2.5.3.1 [Core P-states]		
	G0/S0/C0: NB P-state transitions	Yes	2.5.4.1 [NB P-states]		
	G0/S0/C0: Hardware thermal control (HTC)	Yes	2.10.3.1 [PROCHOT_L and Hardware Thermal Control (HTC)]		
	G0/S0/Per-core IO-based C-states	Yes	2.5.3.2 [Core C-states] and 2.5.1.3.2		
	G0/S0/C1: Halt	Yes	[Low Power Voltages]		
	G0/S0/CC6: Per-core Power gating	Yes	2.5.3.2 [Core C-states]		
	G0/S0: CPC-L2 power gating	Yes	2.5.3.2 [Core C-states]		
	G0/S0/PC6: 0V support (VDD power plane).	Yes	2.5.3.2 [Core C-states] and 2.5.1.3.2 [Low Power Voltages]		
	G0/S0/Cx: Cache flushing support	Yes	2.5.3.2.3.1 [C-state Probes and Cache Flushing]		
	G0/S0: Northbridge C-states (DRAM self-refresh, NB clock-gating)	Yes	2.5.4.2 [NB C-states]		
	G1/S1: Stand By (Powered On Suspend)	No			
	G1/S3: Stand By (Suspend to RAM)	Yes	2.5.8.1 [S-states]		
	G1/S4: Hibernate (Suspend to Disk)	Yes			
	G1/S5: Shut Down (Soft Off)	Yes	1		
	G3 Mechanical Off	Yes			
	Parallel VID Interface	No			
	Serial VID Interface 1	No	2.5.1 [Processor Power Planes And		
	Serial VID Interface 2	Yes	Voltage Control]		
	Single-plane systems	No	the state with some the		
	Number of voltage planes	2	2.5.1 [Processor Power Planes And Voltage Control]		
	APM: Application Power Management	Yes	2.5.9 [Application Power Manage- ment (APM)]		

Limitation	Contention	
	Furthermore, the Core P-states and Core C-states are in response to clock frequencies supplied to a central processing unit. For example, the core P-states are "characterized" by "core frequency;" core P-state changes are further requested by software. See e.g., BKDG, § 2.5.3.1, 2.5.3.1.2: 2.5.3.1 Core P-states	
	Core P-states are operational performance states characterized by a unique combination of core frequency and voltage. The processor supports up to 8 core P-states (P0 through P7), specified in MSRC001_00[6B:64]. Out of cold reset, the voltage and frequency of the compute units is specified by MSRC001_0071[StartupPstate].	
	Limitation	Contention
---	------------	---
		Support for dynamic core P-state changes is indicated by more than one enabled selection in MSRC001_00[6B:64][PstateEn]. At least one enabled P-state (P0) is specified for all processors.
		Software requests core P-state changes for each core independently using the hardware P-state control mechanism (a.k.a. fire and forget). Support for hardware P-state control is indicated by CPUID Fn8000_0007_EDX[HwPstate]=1b. Software may not request any P-state transitions using the hardware P-state control mechanism until the P-state initialization requirements defined in 2.5.3.1.6 [BIOS Requirements for Core P-state Initialization and Transitions] are complete.
		The processor supports independently-controllable frequency planes for each compute unit and the NB; and independently-controllable voltage planes. See 2.5.1 [Processor Power Planes And Voltage Control] for voltage plane definitions.
		The following terms may be applied to each of these planes:
		 FID: frequency ID. Specifies the PLL frequency multiplier, relative to the reference clock, for a given domain.
		 DID: divisor ID. Specifies the post-PLL power-of-two divisor that can be used to reduce the operating frequency.
		COF: current operating frequency. Specifies the operating frequency as a function of the FID and DID. Refer to CoreCOF for the CPU COF formula and NBCOF for the NB COF formula.
		 VID: voltage ID. Specifies the voltage level for a given domain. Refer to 2.5.1.2.1 [MinVid and MaxVid Check] for encodings.
		All FID and DID parameters for software P-states must be programmed to equivalent values for all cores and NBs in the coherent fabric. See 2.5.3.1.1.1 [Software P-state Numbering]. Refer to MSRC001_00[6B:64] and D18F5x16[C:0] for further details on programming requirements.
r		

Limitation	Contention
	2.5.3.1.2 Core P-state Control
	Core P-states are dynamically controlled by software and are exposed through ACPI objects (refer to 2.5.3,1.8.3 [ACPI Processor P-state Objects]). Software requests a core P-state change by writing a 3 bit index corresponding to the desired P-state number to MSRC001_0062[PstateCmd] of the appropriate core. For example, to request P3 for core 0 software would write 011b to core 0's MSRC001_0062[PstateCmd].
	Boosted P-states may not be directly requested by software. Whenever software requests the P0 state on a processor that supports APM (i.e. writes 000b to MSRC001_0062[PstateCmd]), hardware dynamically places the core into the highest-performance P-state possible as determined by APM. See 2.5.9 [Application Power Management (APM)].
	Hardware sequences the frequency and voltage changes necessary to complete a P-state transition as specified by 2.5.3.1.5 [Core P-state Transition Behavior] with no additional software interaction required. Hardware also coordinates frequency and voltage changes when differing P-state requests are made on cores that share a frequency or voltage plane. See 2.5.2 [Frequency and Voltage Domain Dependencies] for details about hardware coordination.
	Similarly, C-states are "dynamically requested by software" and also dependent upon clock frequency. See BKDG §§ 2.5.3.2.3.2, 2.5.3.2.3.3, 2.5.3.2.3.2; p.320-321:

 2.5.3.2.3.2 Core C1 (CC1) State When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x118/D18F4x11C[ClkDivisorCstAct]. 2.5.3.2.3.3 Core C6 (CC6) State
A core can gate off power to its internal logic when it enters any non-C0 state. This power gated state is known as CC6. In order to enter CC6, hardware first enters CC1 then checks D18F4x118/D18F4x11C[PwrGateEnCstAct]. Power gating reduces the amount of power consumed by the core. VDD voltage is not reduced when a core is in CC6. The following sequence occurs when a core enters the CC6 state:
 If MSRC001_0071[CurPstate] < D18F3xA8[PopDownPstate], transition the core P-state to D18F3xA8[PopDownPstate]. Internal core state is saved to L1 cache . L1 cache is flushed to L2 cache. See 2.5.3.2.3.1 [C-state Probes and Cache Flushing]. Power is removed from the core and the core PLL/voltage regulator is powered down as specified by

Limitation	Contention
	D18F4x11[C:8] C-state Control
	 D18F4x11[C:8] consist of three identical 16-bit registers, one for each C-state Action Field (CAF) associated with an IO address that is read to enter C-states. Refer to 2.5.3.2 [Core C-states]. D18F4x118[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]. D18F4x118[31:16] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1. D18F4x11C[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1. D18F4x11C[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1. D18F4x118 C-state Control 1
	7:5 ClkDivisorCstAct0: clock divisor. Read-write. Reset: 0. BIOS: 000b. Specifies the core clock frequency while in the low-power state before the caches are flushed. This divisor is relative to the current FID frequency, or: 100 MHz * (10h + MSRC001_00[6B:64][CpuFid]) of the current P-state specified by MSRC001_0063[CurPstate]. If MSRC001_00[6B:64][CpuDid] of the current P-state indicates a divisor that is deeper than specified by this field, then no frequency change is made when entering the low-power state associated with this register. Bits DescriptionBits Description 000b /1 100b /16 001b /2 101b /128 010b /4 110b /512 011b /8 111b Turn off clocks.

	Limitation	Contention
1a	a first memory that stores a clock control library for controlling a clock frequency transition between said ordinary operation modes;	 The Accused Products include a first memory that stores a clock control library. For example, the SMU contains memory that stores the firmware and configuration space registers, including a clock control library. The clock control library controls clock frequency transition between the P-states. See e.g., BKDG, 29: Northbridge: One communication packet routing block referred to as the northbridge (NB). The NB routes transactions between the cores, the link, and the DRAM interfaces. It includes the configuration register space for the device. BKDG, section 2.12: 2.12 System Management Unit (SMU) The system management unit (SMU) is a subcomponent of the northbridge that is responsible for a variety of system and power management tasks during boot and runtime. The SMU contains a microcontroller to assist with many of these tasks.

Limitation					Contention		
	Table 10: Soft	ware P-state Cont	trol				
	D18F	4x15C[NumBoost	States]=1	D18F	4x15C[NumBoost	States]=3	
	P-state Name	Index Used for Requests/Status	Corresponding MSR Address	P-state Name	Index Used for Requests/Status	Corresponding MSR Address	
	РЬ0	n/a	MSRC001_0064	Pb0	n/a	MSRC001_0064	
	P0	0	MSRC001_0065	Pb1	n/a	MSRC001_0065	
	P1	1	MSRC001_0066	Pb2	n/a	MSRC001_0066	
	P2	2	MSRC001_0067	PO	0	MSRC001_0067	
	P3	3	MSRC001_0068	Pl	1	MSRC001_0068	
	P4	4	MSRC001_0069	P2	2	MSRC001_0069	
	P5	5	MSRC001_006A	P3	3	MSRC001_006A	
	P6	6	MSRC001_006B	P4	4	MSRC001_006B	
a register, wherein said system control circuit carries out the clock frequency transition between said ordinary operation modes and said special modes in response to a change of a value in said register, and also carries out the clock frequency transition among said ordinary operation modes in response to said clock control library;	 Managemer Northbrid One o tions for th BKDG, sect 2.12 System The system system and with many 	at Controller, t lge: communication between the co e device. ion 2.12: em Management power manage	hat has a regis packet routing pres, the link, an ent Unit (SMU) is a ement tasks dur	ster. See e.g. g block refer nd the DRAI) a subcompon ring boot and	, BKDG: red to as the no M interfaces. It ent of the nort truntime. The	orthbridge (NB). i includes the co hbridge that is re SMU contains a	The NB routes transac- nfiguration register space esponsible for a variety of microcontroller to assist

	Limitation	Contention
		See also BKDG for 14h Family 00h-0Fh Processors, section 2.12: 2.12 System Management Unit (SMU)
		system and power management tasks during boot and runtime. Several internal registers are used to control various tasks. See 3.17 [GPU Memory Mapped Registers] for registers descriptions and details.
		2.12.1 Microcontroller
		The SMU contains a microcontroller with a 16k ROM and a 16k RAM.
		The NB/SMU controls the clock frequency transitions between the core P-states. See e.g., SATHE et al.: RESONANT-CLOCK DESIGN FOR A POWER-EFFICIENT, HIGH-VOLUME X86-64 MICROPROCESSOR, p.144
		tion of the configuration programming interface. On receiving
		notification from the NB of a PState transition, the core im-
		into a clock-gated state. A program sequencer then accesses a
lc	a clock generation circuit that receives a plurality of standard clocks, wherein said clock generation circuit generates a clock	The Accused Products include a digital frequency synthesizer clock generation circuit, including the core PLL, clock multipliers and dividers, and/or the digital frequency synthesizer. The DFS receives a plurality of standard clocks, for example, different phases of the PLL clock or reference clock, and outputs the core clock such as CCLK to the CPU.
	supplied to said central processing unit according to control by said system control circuit; and	The clock generator circuit includes at least the PLL and the digital frequency synthesizer. The DFS receives a plurality of standard clocks (the 4 phases-offset references provided by the PLL), and generates CCLK according to control by the SMU:
		Singh et al., Jaguar: A Next-Generation Low-Power x86-64 Core, pp. 25-26:









Limitation	Contention
and changing of said register value are programmably controlled by said application program to enable user selectable clock frequency transitions,	 2.5.3.1.2 Core P-state Control Core P-states are dynamically controlled by software and are exposed through ACPI objects (refer to 2.5.3.1.8.3 [ACPI Processor P-state Objects]). Software requests a core P-state change by writing a 3 bit index corresponding to the desired P-state number to MSRC001_0062[PstateCmd] of the appropriate core. For example, to request P3 for core 0 software would write 011b to core 0's MSRC001_0062[PstateCmd]. Boosted P-states may not be directly requested by software. Whenever software requests the P0 state on a processor that supports APM (i.e. writes 000b to MSRC001_0062[PstateCmd]), hardware dynamically places the core into the highest-performance P-state possible as determined by APM. See 2.5.9 [Application Power Management (APM)]. Hardware sequences the frequency and voltage changes necessary to complete a P-state transition as specified by 2.5.3.1.5 [Core P-state Transition Behavior] with no additional software interaction required. Hardware also coordinates frequency and voltage changes when differing P-state requests are made on cores that share a frequency or voltage plane. See 2.5.2 [Frequency and Voltage Domain Dependencies] for details about hardware coordination.

	Limitation	Contention
		MSRC001_0062 P-state Control
		Bits Description
		63:3 MBZ.
		2:0 PstateCmd: P-state change command. Read-write; Not-same-for-all. Cold reset value varies by product; after a warm reset, value initializes to the P-state the core was in prior to the reset. Writes to this field cause the core to change to the indicated non-boosted P-state number, specified by MSRC001_00[6B:64]. 0=P0, 1=P1, etc. P-state limits are applied to any P-state requests made through this register. Reads from this field return the last written value, regardless of whether any limits are applied. This field uses software P-state numbering. See 2.5.3 [CPU Power Management] and 2.5.3.1.1.1 [Software P-state Numbering].
le	wherein said special modes comprise a first special mode in which clock supply to principal constituents of said central processing unit is halted, a second special mode in which clock supply to an entirety of said central processing unit is halted, and a third special mode in which supply of power to the entirety of said central processing unit is halted.	The Accused Products include a first special mode in which clock supply to principal constituents of said central processing unit is halted, for example the core C1 (CC1) state: 2.5.3.2.3.2 Core C1 (CC1) State When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x118/D18F4x11C[ClkDivisorCstAct].

Limitation	Contention
	2.5.3.2.3.2 Core C1 (CC1) State
	D18F4x118/D18F4x11C[ClkDivisorCstAct].
	2.5.3.2.3.3 Core C6 (CC6) State
	A core can gate off power to its internal logic when it enters any non-C0 state. This power gated state is known as CC6. In order to enter CC6, hardware first enters CC1 then checks
	D18F4x118/D18F4x11C[PwrGateEnCstAct]. Power gating reduces the amount of power consumed by the core. VDD voltage is not reduced when a core is in CC6. The following sequence occurs when a core enters the CC6 state:
	 If MSRC001_0071[CurPstate] < D18F3xA8[PopDownPstate], transition the core P-state to D18F3xA8[PopDownPstate].
	Internal core state is saved to L1 cache.
	 L1 cache is flushed to L2 cache. See 2.5.3.2.3.1 [C-state Probes and Cache Flushing]. Power is removed from the core and the core PLL/voltage regulator is powered down as specified by D18F5x128[CC6PwrDwnRegEn].

Limitation	Contention
	D18F4x11[C:8] C-state Control
	 D18F4x11[C:8] consist of three identical 16-bit registers, one for each C-state Action Field (CAF) associated with an IO address that is read to enter C-states. Refer to 2.5.3.2 [Core C-states]. D18F4x118[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]. D18F4x118[31:16] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1. D18F4x11C[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1. D18F4x11C[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+2.
	7:5 ClkDivisorCstAct0: clock divisor. Read-write. Reset: 0. BIOS: 000b. Specifies the core clock frequency while in the low-power state before the caches are flushed. This divisor is relative to the current FID frequency, or: 100 MHz * (10h + MSRC001_00[6B:64][CpuFid]) of the current P-state specified by MSRC001_0063[CurPstate]. If MSRC001_00[6B:64][CpuDid] of the current P-state indicates a divisor that is deeper than specified by this field, then no frequency change is made when entering the low-power state associated with this register. Bits DescriptionBits Description 000b /1 100b /16 001b /2 101b /128 010b /4 110b /512 011b /8 111b Turn off clocks. See CacheFlushTmrSelCstAct0.

Contention
The Accused Products include a second special mode in which clock supply to an entirety of said central processing unit is halted, for example the package C1 (PC1) state. See e.g., 14h BKDG:
2.5.3.2.3.3 Package C1 (PC1) State
The processor enters the PC1 state with auto-Pmin when all of the following are true:
All cores are in the CC1 state or deeper.
If D18F4x1AC[CstPminEn] indicates that auto-Pmin is enabled when the processor enters PC1, the P-state for all cores is transitioned as specified by 2.5.3.2.7.1 [Auto-Pmin]. Regardless of the state of D18F4x1AC[CstP-minEn], all core clocks are ramped to the frequency specified by D18F4x1A8[AllHaltCpuDid].
D18F4x1A8 CPU State Power Management Dynamic Control 0
9:5 AllHaltCpuDid. Read-write. BIOS: 1Fh. Specifies the divisor used when entering PC1 with or with-

Limitation	Contention				
	2.5.3.2.3.4 Package C6 (PC6) State				
	 When all cores enter a non-C0 state, VDD can be reduced to a non-operational voltage that does not retain core state. This state is known as PC6 and reduces the amount of static and dynamic power consumed by all cores. The following actions are taken by hardware prior to PC6 entry: 1. If MSRC001_0071[CurPstate] < D18F3xA8[PopDownPstate], transition the core P-state to D18F3xA8[PopDownPstate]. 2. For all cores not in CC6, internal core state is saved to L1 cache . 3. For all cores not in CC6, L1 cache is flushed to L2 cache. See 2.5.3.2.3.1 [C-state Probes and Cache Flush- 				
	 4. VDD is transitioned to the VID specified by D18F5x128[PC6Vid]. 5. If the core PLLs are not powered down during CC6 entry (see 2.5.3.2.3.3 [Core C6 (CC6) State]), then they are powered down as specified by D18F5x128[PC6PwrDwnRegEn]. 				
	D18F5x128 Clock Power/Timing Control 3				
	6:0 PC6Vid[6:0]: package C6 vid. Read-write. Cold reset: Product-specific. PC6Vid[7:0] = {PC6Vid[7], PC6Vid[6:0]}. PC6Vid[7:0] specifies the VID driven in the PC6 state. See 2.5.3.2.3.4 [Package C6 (PC6) State] and 2.5.1.3.2 [Low Power Voltages].				

	Limitation	Contention			
		 2.5.1.3.2 Low Power Voltages In order to save power, voltages lower than those normally needed for operation may be applied to the VDD power plane while the processor is in a C-state or S-state. The lower voltage is defined as follows: PC6Vid: D18F5x128[PC6Vid] specifies a voltage that does not retain the CPU caches or the core microarchitectural state. PC6Vid does not allow execution and is only applied to the cores. See 2.5.3.2.3.4 [Package C6 (PC6) State]. 2.5.1.4.1 Hardware-Initiated Voltage Transitions When software requests any of the following state changes, or hardware determines that any of the following state changes are necessary, hardware coordinates the necessary voltage changes: VDD: Core P-state transition. See 2.5.3.1 [Core P-states]. Package C-state transition. D18F5x128[PC6Vid] specifies a voltage that does not retain the CPU caches or the cores. See 2.5.3.2.3.4 [Package C6 (PC6) State]. S-state transition. See 2.5.8.1 [S-states]. 			
2p	A system LSI as claimed in claim 1, wherein said clock control library comprises:				
2a	a plurality of libraries that control said system control circuit and said	The clock control libraries of the Accused Products contain a plurality of libraries that control the SMU and clock generator to transition clock frequencies. For example, source code provided by AMD to coreboot indicates that P-state			

	Limitation	Limitation Contention				
	clock generation circuit to transition the clock frequencies supplied to said central processing unit; and	and C-state transitions are controlled by separate libraries: https://github.com/coreboot/coreboot/tree/master/src/vendorcode/amd/agesa/f14/Proc/CPU/Feature				
2b	a main library which is called by said application program and selects any one of said libraries in correspondence with the clock frequency supplied to said central processing unit.	As discussed above, P-states and C-states may be controlled by software, which includes a main library that calls upon the plurality of libraries.				
Зp	A system LSI as claimed in claim 2,					
3a	wherein said main library is described using a same program language as said application program.	The main library in the SMU firmware and the application program instructions stored in the caches are both use the same language such as machine code.				
5p	A system LSI as claimed in claim 2,					
5a	wherein each of said libraries is described using a program language capable of directly controlling said clock generation circuit and said system control circuit.	The SMU firmware directly controls the SMU hardware.				
6р	A system LSI as claimed in claim 5,					
6a	wherein each of said libraries is described using an assembler	The SMU firmware directly controls the SMU hardware and is described using an assembler language such as machine code.				

	Limitation	Contention
_	language.	
7p	7. A system LSI as claimed in claim 1, wherein said system control circuit comprises:	
7a	a frequency division ratio setting register that sets a frequency division ratio of the clock generated by said clock generation circuit;	The NB of the Accused Products contains a frequency division ratio setting register that sets a frequency division ratio of the clock generated by said clock generation circuit. The NB contains the configuration register space for the Accused Products. See BKDG: See e.g., BKDG: Northbridge (NB) Transaction routing Configuration and 10-space registers Root complex Graphics core (optional) BKDG, section 2.12:

Limitation	Contention			
	2.12 System Management Unit (SMU)			
	The system management unit (SMU) is a subcomponent of the northbridge that is responsible for a variety of system and power management tasks during boot and runtime. Several internal registers are used to control various tasks. See 3.17 [GPU Memory Mapped Registers] for registers descriptions and details.			
	2.12.1 Microcontroller			
	The SMU contains a microcontroller with a 16k ROM and a 16k RAM.			
	 Configuration space register mnemonics are defined in section 3.1 of the BKDG: DXFYxZZZ: PCI-defined configuration space; X specifies the hexadecimal device number (this may be 1 or 2 digits), Y specifies the function number, and ZZZ specifies the hexidecimal byte address (this may be 2 or 3 digits; e.g., D18F3x40 specifies the register at device 18h, function 3, and address 40h). See 2.7 [Configuration Space], for details about configuration space. 			
	the core C1 (CC1) state:			
	2.5.3.2.3.2 Core C1 (CC1) State			
	When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x118/D18F4x11C[ClkDivisorCstAct].			

Limitation	Contention				
	D18F4x11[C:8] C-state Control				
	 D18F4x11[C:8] consist of three identical 16-bit registers, one for each C-state Action Field (CAF) associated with an IO address that is read to enter C-states. Refer to 2.5.3.2 [Core C-states]. D18F4x118[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]. D18F4x118[31:16] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1. D18F4x11C[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1. D18F4x11C[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+2. D18F4x118 C-state Control 1 				
	7:5 ClkDivisorCstAct0: clock divisor. Read-write. Reset: 0. BIOS: 000b. Specifies the core clock frequency while in the low-power state before the caches are flushed. This divisor is relative to the current FID frequency, or: 100 MHz * (10h + MSRC001_00[6B:64][CpuFid]) of the current P-state specified by MSRC001_0063[CurPstate]. If MSRC001_00[6B:64][CpuDid] of the current P-state indicates a divisor that is deeper than specified by this field, then no frequency change is made when entering the low-power state associated with this register. Miss DescriptionBits Description 000b /1 100b /16 001b /2 101b /128 				
	010b /4 110b /512 011b /8 111b Turn off clocks.				
	See CacheFlushTmrSelCstAct0.				

Limitation	Contention		
b a clock halting register that receives the clock from said clock generation circuit and individually sets the clock to be halted or supplied;	the core C1 (CC1) state: 2.5.3.2.3.2 Core C1 (CC1) State When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x118/D18F4x11C[ClkDivisorCstAct]. D18F4x11[C:8] C-state Control		
	 D18F4x11[C:8] consist of three identical 16-bit registers, one for each C-state Action Field (CAF) associated with an IO address that is read to enter C-states. Refer to 2.5.3.2 [Core C-states]. D18F4x118[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]. D18F4x118[31:16] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1. D18F4x11C[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1. D18F4x11C[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+2. 		

	Limitation	Contention			
		7:5 ClkDivisorCstAct0: clock divisor. Read-write. Reset BIOS: 000b. Specifies the core clock frequency while in the low-podivisor is relative to the current FID frequency, or: • 100 MHz * (10h + MSRC001_00[6B:64][CpuFid]) of MSRC001_0063[CurPstate]. If MSRC001_00[6B:64][CpuDid] of the current P-stat fied by this field, then no frequency change is made where with this register. Bits DescriptionBits 000b /1 000b /1 000b /1 010b /16 010b /4 010b /4 010b /4 010b /512 011b /8 111b Turn off See CacheFlushTmrSelCstAct0.	0. wer state before the caches are flushed. This of the current P-state specified by e indicates a divisor that is deeper than speci- hen entering the low-power state associated tion		
7c	And a status register that judges a state of said central processing unit immediately after being released from said third special mode.	The Accused Products contain a status register that judges a st	ate of the CPU after waking from PC6. See 14h BKDG:		

Limitation	Contention		
	2.5.3.2.7.2 Exiting PC6		
	 If the PService timer is enabled when the processor exits PC6, all cores transition to the P-state specified by D18F4x1AC[PstateIdCoreOffExit]. The cores remain in this state until one of the following occurs: The PService timer expires while the package is in C0: In this case, the cores transition back to the last P-state requested by software. The package enters PC1 without auto-Pmin: In this case, the PService timer continues counting. If it expires while in PC1, the cores remain in the P-state specified by D18F4x1AC[PstateIdCoreOffExit] until they return to C0, at which time they transition to the last P-state requested by software. The package enters PC1 with auto-Pmin: In this case, the PService timer stops counting and the cores enter the PService state. The package enters PC6: In this case the PService timer stops counting and the actions associated the requested package C-state occur. See 2.5.3.2.3.4 [Package C6 (PC6) State]. 		
	If the PService timer is disabled when the processor exits PC6, the cores transition back to the last P-state requested by software.		
	See also 14h BKDG pp.320-321:		
	D18F4x1AC CPU State Power Management Dynamic Control 1		
	18:16 PstateIdCoreOffExit . Read-write. Reset: 0. BIOS: See 2.5.3.2.9. When exiting the package C6 state, the core transitions to the P-state specified by this register. See 2.5.3.2.7.2 [Exiting PC6]. If PC6 is enabled (see 2.5.3.2.9 [BIOS Requirements for C-state Initialization]), PstateIdCoreOffExit must be programmed to the lowest-performance P-state displayed to the operating system or to any lower-performance P-state. This P-state must have a core clock frequency of at least 400 MHz. Programming this field to 0 causes the core to transition to the last P-state requested by software when exiting package C6. This field uses hardware P-state numbering. See 2.5.3.1.2.2 [Hardware P-state Numbering].		

	Limitation	Contention			
10p	A system LSI as claimed in claim 1,				
10a	wherein said first memory and said second memory are two independent memories which are separated from each other.	As detailed above, the first memory in the SMU and the second memory in the caches are independent memories that are separated from each other.			

Exhibit B.4: Preliminary Infringement Contention Claim Chart for U.S. Patent 6,895,519

Accused Products: AMD Family 17h Products

These preliminary infringement contentions were prepared without the benefit of the Court's claim construction or the parties' exchange of constructions. As of the date of these contentions, AMD has not produced any information concerning the Accused Products. Thus, this chart is based on publicly available evidence, and based upon information and reasonable belief in light of such evidence. As such, Aquila reserves the right to amend or supplement its contentions to address any issues arising from the Court's constructions or to account for new information that becomes available.

	Limitation	Contention
1p	A system LSI having a	To the extent that the preamble is limiting, Aquila contends that it is met.
	operation modes and a plurality of special modes in	For example, each product in the 17h Accused Product Family ("Accused Product") is a system LSI.
	response to clock frequencies supplied to a central processing unit, comprising:	The Accused Product has a plurality of ordinary operation modes, for example the Core P-states. See e.g., AMD Ryzen Master Overclocking Guide ("OC Guide"), p.11:
		1. The frequency of processor core clock is determined by a combination of the software- requested p-state and then adjusted by a combination of numerous power and performance optimizing features to attain any of number of fine grain p-states around that software-requested p- state.
		See also OC Guide, p.13:
		3) CPU low power c-states (CC1, CC6, and PC6) and software visible p-states (P1 and P2)
		remain operational and may be requested by software so that power savings can be achieved.
		Documentation from other AMD products provide exemplary guidance on the AMD's implementation of P-states and C-states. <i>See, e.g.</i> , BIOS and Kernel Developer's Guide for AMD Family 16h Models 00h-0Fh Processors ("16h BKDG"), §2.5.3.1:

-1-

Limitation		Contention			
	 2.5.3.1 Con Core P-states and voltage. The property of cold reset, the 16h BKDG, Tata Table 9: Softward 	re P-states e operational perfo ocessor supports up e voltage and frequ able 9: are P-state Namin	ormance states or p to 8 core P-sta uency of the cor	characterized by a unites (P0 through P7 npute units is speci	ique combination of core frequency and specified in MSRC001_00[6B:64]. Out ied by MSRC001_0071[StartupPstate].
	D18F4x15 Sta	C[NumBoost- tes]=1	D18F4x15 Sta	C[NumBoost- ites]=3	
	P-state Name	Corresponding MSR Address	P-state Name	Corresponding MSR Address	
	Pb0	MSRC001_0064	Pb0	MSRC001_0064	
	PO	MSRC001_0065	Pb1	MSRC001_0065	
	P1	MSRC001_0066	Pb2	MSRC001_0066	
	P2	MSRC001_0067	PO	MSRC001_0067	
	P3	MSRC001_0068	P1	MSRC001_0068	
	P4	MSRC001_0069	P2	MSRC001_0069	
	P5	MSRC001_006A	P3	MSRC001_006A	
	P6	MSRC001_006B	P4	MSRC001_006B	
	All sections and The Accused P such as ACPI 5	l register definition roduct Family ha	ns use software as a plurality standby S0i3	P-state numbering of special modes, See OC Guide p	nless otherwise specified. or example, the Core C-states or deep sleep mod 3:

Limitation	Contention
	 CPU low power c-states (CC1, CC6, and PC6) and software visible p-states (P1 and P2) remain operational and may be requested by software so that power savings can be achieved.
	 See also OC guide, p.11: 4. Software requested p-state or halt states adjust the level of power to which those internal control mechanisms manage. For example, when software executes a HALT instruction on a processor core, that core will enter the C1 reduced-power state. If that core does not receive an interrupt to resume execution, it will progress to increasingly-lower power states until finally saving the state of the core and being powered off.
	See also 16h BKDG, §§ 2.5.3.2, 2.5.3.2.1, 2.5:

Limitation	Contention
	 2.5.3.2 Core C-states C-states are processor power states. C0 is the operational state in which instructions are executed. All other C-states are low-power states in which instructions are not executed. When coming out of warm and cold reset, the processor is transitioned to the C0 state. 2.5.3.2.1 C-state Names and Numbers C-states are often referred to by an alphanumeric naming convention, C1, C2, C3, etc. The mapping between ACPI defined C-states and AMD specified C-states is not direct. AMD specified C-states are referred to as IO-based C-states. Up to three IO-based C-states are supported, IO-based C-state 0, 1, and 2. The IO-based C-state index corresponds to the offset added to MSRC001_0073[CstateAddr] to initiate a C-state request. See 2.5.3.2.2 [C-state Request Interface]. The actions taken by the processor when entering a low-power C-state

imitation	Contention		
	2.5 Power Management The processor supports many power management features i of ACPI states and power management features and indicat Table 8: Power Management Support	n a variety of sy tes whether they	stems. Table 8 provides a summary are supported.
	ACPI/Power Management State	Supported	Description
	G0/S0/C0: Working	Yes	
	G0/S0/C0: Core P-state transitions	Yes	2.5.3.1 [Core P-states]
	G0/S0/C0: NB P-state transitions	Yes	2.5.4.1 [NB P-states]
	G0/S0/C0: Hardware thermal control (HTC)	Yes	2.10.3.1 [PROCHOT_L and Hardware Thermal Control (HTC)]
	G0/S0/Per-core IO-based C-states	Yes	2.5.3.2 [Core C-states] and 2.5.1.3.2
	G0/S0/C1: Halt	Yes	[Low Power Voltages]
	G0/S0/CC6: Per-core Power gating	Yes	2.5.3.2 [Core C-states]
	G0/S0: CPC-L2 power gating	Yes	2.5.3.2 [Core C-states]
	G0/S0/PC6: 0V support (VDD power plane).	Yes	2.5.3.2 [Core C-states] and 2.5.1.3.2 [Low Power Voltages]
	G0/S0/Cx: Cache flushing support	Yes	2.5.3.2.3.1 [C-state Probes and Cache Flushing]
	G0/S0: Northbridge C-states (DRAM self-refresh, NB clock-gating)	Yes	2.5.4.2 [NB C-states]
	G1/S1: Stand By (Powered On Suspend)	No	
	G1/S3: Stand By (Suspend to RAM)	Yes	2.5,8.1 [S-states]
	G1/S4: Hibernate (Suspend to Disk)	Yes	
	G1/S5: Shut Down (Soft Off)	Yes	
	G3 Mechanical Off	Yes	
	Parallel VID Interface	No	
	Serial VID Interface 1	No	2.5.1 (Processor Power Planes And
	Serial VID Interface 2	Yes	Voltage Control]
	Single-plane systems	No	
	Number of voltage planes	2	2.5.1 [Processor Power Planes And Voltage Control]
	APM: Application Power Management	Yes	2.5.9 [Application Power Manage- ment (APM)]

Limitation	Contention
	 Furthermore, the Core P-states and Core C-states are in response to clock frequencies supplied to a central processing unit. For example, the core P-states are "characterized" by "core frequency;" core P-state changes are further requested by software. See OC Guide p.13: a. The P1 and P2 p-state tables may also be modified to adjust the voltage and frequency of the CPU when running in software-requested, reduced-performance states. These may also be left at stock values. See also OSRR for AMD Family 17h processors, Models 00h-2Fh, p.130:
	MSRC001_006[4B] [P-state [7:0]] (Core::X86::Msr::PStateDef) Read-write Reset: X000_0000_XXXX_XXXXh
	Each of these registers specify the frequency and voltage associated with each of the core P-states. The CpuVid field in these registers is required to be programmed to the same value in all cores of a processor, but are allowed to be different between processors in a multi-processor system. All other fields in these registers are required to be programmed to the same value in each core of the coherent fabric.
	See e.g., 16h BKDG, § 2.5.3.1, 2.5.3.1.2:
	Core P-states are operational performance states characterized by a unique combination of core frequency and voltage. The processor supports up to 8 core P-states (P0 through P7), specified in MSRC001_00[6B:64]. Out of cold reset, the voltage and frequency of the compute units is specified by MSRC001_0071[StartupPstate].

Limitation	Contention
	Support for dynamic core P-state changes is indicated by more than one enabled selection in MSRC001_00[6B:64][PstateEn]. At least one enabled P-state (P0) is specified for all processors. Software requests core P-state changes for each core independently using the hardware P-state control mechanism (a.k.a. fire and forget). Support for hardware P-state control is indicated by CPUID
	Fn8000_0007_EDX[HwPstate]=1b. Software may not request any P-state transitions using the hardware P- state control mechanism until the P-state initialization requirements defined in 2.5.3.1.6 [BIOS Requirements for Core P-state Initialization and Transitions] are complete.
	The processor supports independently-controllable frequency planes for each compute unit and the NB; and independently-controllable voltage planes. See 2.5.1 [Processor Power Planes And Voltage Control] for voltage plane definitions.
	The following terms may be applied to each of these planes:
	 FID: frequency ID. Specifies the PLL frequency multiplier, relative to the reference clock, for a given domain.
	 DID: divisor ID. Specifies the post-PLL power-of-two divisor that can be used to reduce the operating frequency.
	 COF: current operating frequency. Specifies the operating frequency as a function of the FID and DID. Refer to CoreCOF for the CPU COF formula and NBCOF for the NB COF formula.
	 VID: voltage ID. Specifies the voltage level for a given domain. Refer to 2.5.1.2.1 [MinVid and MaxVid Check] for encodings.
	All FID and DID parameters for software P-states must be programmed to equivalent values for all cores and NBs in the coherent fabric. See 2.5.3.1.1.1 [Software P-state Numbering]. Refer to MSRC001_00[6B:64] and D18F5x16[C:0] for further details on programming requirements.

Limitation	Contention
	Contention 2.5.3.1.2 Core P-state Control Core P-states are dynamically controlled by software and are exposed through ACPI objects (refer to 2.5.3.1.8.3 [ACPI Processor P-state Objects]). Software requests a core P-state change by writing a 3 bit index corresponding to the desired P-state number to MSRC001_0062[PstateCmd] of the appropriate core. For example, to request P3 for core 0 software would write 011b to core 0's MSRC001_0062[PstateCmd]. Boosted P-states may not be directly requested by software. Whenever software requests the P0 state on a processor that supports APM (i.e. writes 0000 bot MSRC001_0062[PstateCmd]), hardware dynamically places the core into the highest-performance P-state possible as determined by APM. See 2.5.9 [Application Power Management (APM)]. Hardware sequences the frequency and voltage changes necessary to complete a P-state transition as specified by 2.5.3.1.5 [Core P-state Transition Behavior] with no additional software interaction required. Hardware also coordinates frequency and voltage changes when differing P-state requests are made on cores that share a frequency or voltage plane. See 2.5.2 [Frequency and Voltage Domain Dependencies] for details about hardware coordination. Similarly, C-states are requested by software, for example when executing a HALT instruction, and also dependent upon clock frequency ("reduced power" or "lower power" state). See OC Guide, p.11: 4. Software requested p-state or halt states adjust the level of power to which those internal control mechanisms manage. For example, when software executes a HALT instruction on a processor core, that core will enter the C1 reduced-power state. If that core does not receive an interrupt to resume execution, it will progress to increasingly

Limitation	Contention
	See also 16h BKDG §§ 2.5.3.2.3.2, 2.5.3.2.3.3, 2.5.3.2.3.2; p.320-321:
	2.5.3.2.3.2 Core C1 (CC1) State
	When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x118/D18F4x11C[ClkDivisorCstAct].
	2.5.3.2.3.3 Core C6 (CC6) State
	A core can gate off power to its internal logic when it enters any non-C0 state. This power gated state is known as CC6. In order to enter CC6, hardware first enters CC1 then checks D18F4x118/D18F4x11C[PwrGateEnCstAct]. Power gating reduces the amount of power consumed by the core. VDD voltage is not reduced when a core is in CC6. The following sequence occurs when a core enters the
	 If MSRC001_0071[CurPstate] < D18F3xA8[PopDownPstate], transition the core P-state to D18F3xA8[PopDownPstate].
	 Internal core state is saved to L1 cache . L1 cache is flushed to L2 cache. See 2.5.3.2.3.1 [C-state Probes and Cache Flushing]. Power is removed from the core and the core PLI /voltage regulator is powered down as specified by
	D18F5x128[CC6PwrDwnRegEn].

Limitation	Contention	
	D18F4x11[C:8] C-state Control	
	 D18F4x11[C:8] consist of three identical 16-bit registers, one for each C-state Action Field (CAF) associated with an IO address that is read to enter C-states. Refer to 2.5.3.2 [Core C-states]. D18F4x118[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]. D18F4x118[31:16] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1. D18F4x11C[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1. D18F4x11C[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1. D18F4x118 C-state Control 1 	
	7:5 ClkDivisorCstAct0: clock divisor. Read-write. Reset: 0. BIOS: 000b. Specifies the core clock frequency while in the low-power state before the caches are flushed. This divisor is relative to the current FID frequency, or: 100 MHz * (10h + MSRC001_00[6B:64][CpuFid]) of the current P-state specified by MSRC001_0063[CurPstate]. If MSRC001_00[6B:64][CpuDid] of the current P-state indicates a divisor that is deeper than spec fied by this field, then no frequency change is made when entering the low-power state associated with this register. Bits DescriptionBits Description 000b /1 100b /16 001b /2 101b /128 010b /4 110b /512 011b /8 111b Turn off clocks. See CacheFlushTmrSelCstAct0. 	
	Limitation	Contention
----	--	--
la	a first memory that stores a clock control library for controlling a clock frequency transition between said ordinary operation modes;	The Accused Products include a first memory that stores a clock control library. For example, the SMU and/or Scalable Control Fabric and Scalable Data Fabric contains memory that stores the firmware and configuration space registers, including a clock control library. The clock control library controls clock frequency transition between the P-states. PPR for AMD Family 17h Models 00h-0Fh, pp. 26-27:
		 Scalable Data Fabric. This provides the data path that connects the compute complexes, the I/O interfaces, and the memory interfaces to each other. Handles request, response, and data traffic Handles probe traffic to facilitate coherency, including a probe filter supporting up to 512GB per DRAM channel
		 Handles interrupt request routing (APIC) PSP and SMU MP0 (PSP) and MP1 (SMU) microcontrollers
		 Fuses Clock control







_	Limitation					Content	tion		
		 Northbridge: One communication packet routing block referred to as the northbridge (NB). The NB routes transactions between the cores, the link, and the DRAM interfaces. It includes the configuration register space for the device. 16h BKDG, section 2.12: 2.12 System Management Unit (SMU) The system management unit (SMU) is a subcomponent of the northbridge that is responsible for a variety of system and power management tasks during boot and runtime. The SMU contains a microcontroller to assist with many of these tasks. See also 16h BKDG, Table 10: Teble 10: Seftman P state Central							
		Table 10: Sof	F4x15CINumBoost	rol States]=1	DISE	4x15CfNumBoost	States]=3		
		P-state Name	Index Used for Requests/Status	Corresponding MSR Address	P-state Name	Index Used for Requests/Status	Corresponding MSR Address		
		РЬО	n/a	MSRC001_0064	Pb0	n/a	MSRC001_0064		
		PO	0	MSRC001_0065	Pb1	n/a	MSRC001_0065		
		1.4.1.5							
		P1	1	MSRC001_0066	Pb2	n/a	MSRC001_0066		
		P1 P2	1 2	MSRC001_0066 MSRC001_0067	Pb2 P0	n/a 0	MSRC001_0066 MSRC001_0067		
		P1 P2 P3	1 2 3	MSRC001_0066 MSRC001_0067 MSRC001_0068	Pb2 P0 P1	n/a 0 1	MSRC001_0066 MSRC001_0067 MSRC001_0068		
		P1 P2 P3 P4	1 2 3 4	MSRC001_0066 MSRC001_0067 MSRC001_0068 MSRC001_0069	Pb2 P0 P1 P2	n/a 0 1 2	MSRC001_0066 MSRC001_0067 MSRC001_0068 MSRC001_0069		
		P1 P2 P3 P4 P5	1 2 3 4 5	MSRC001_0066 MSRC001_0067 MSRC001_0068 MSRC001_0069 MSRC001_006A	Pb2 P0 P1 P2 P3	n/a 0 1 2 3	MSRC001_0066 MSRC001_0067 MSRC001_0068 MSRC001_0069 MSRC001_006A		
		P1 P2 P3 P4 P5 P6	1 2 3 4 5 6	MSRC001_0066 MSRC001_0067 MSRC001_0068 MSRC001_0069 MSRC001_006A MSRC001_006B	Pb2 P0 P1 P2 P3 P4	n/a 0 1 2 3 4	MSRC001_0066 MSRC001_0067 MSRC001_0068 MSRC001_0069 MSRC001_006A MSRC001_006B		

 said system control circuit carries out the clock frequency transition between said ordinary operation modes and said special modes in response to a change of a value in said register, and also carries out the clock frequency transition among said ordinary operation modes in response to said clock control PSP and SMU MP0 (PSP) and MP1 (SMU) microcontrollers This document refers to the AMD Secure Processor technology as Platform Security Processor (PSP). Thermal monitoring Fuses Clock control See e.g., 16h BKDG: Northbridge: Northbridge: 	Limitation	Contention
 One communication packet routing block referred to as the northbridge (NB). The NB routes transactions between the cores, the link, and the DRAM interfaces. It includes the configuration register space for the device. 16h BKDG, section 2.12: 2.12 System Management Unit (SMU) The system management unit (SMU) is a subcomponent of the northbridge that is responsible for a variety of system and power management tasks during boot and runtime. The SMU contains a microcontroller to assist with many of these tasks. See also BKDC for 14h Family 00h-0Fh Processors, section 2.12: 	said system control circuit carries out the clock frequency transition between said ordinary operation modes and said special modes in response to a change of a value in said register, and also carries out the clock frequency transition among said ordinary operation modes in response to said clock control library;	 PSP and SMU MP0 (PSP) and MP1 (SMU) microcontrollers

	Limitation	Contention
		 2.12 System Management Unit (SMU) The system management unit (SMU) is a subcomponent of the northbridge that is responsible for a variety of system and power management tasks during boot and runtime. Several internal registers are used to control various tasks. See 3.17 [GPU Memory Mapped Registers] for registers descriptions and details. 2.12.1 Microcontroller The SMU contains a microcontroller with a 16k ROM and a 16k RAM. The NB/SMU controls the clock frequency transitions between the core P-states. See e.g., SATHE et al.: RESONANT-CLOCK DESIGN FOR A POWER-EFFICIENT, HIGH-VOLUME X86-64 MICROPROCESSOR, p.144 tion of the configuration programming interface. On receiving notification from the NB of a PState transitions, the core implements a PState entry sequence which transitions the core implements a PState. A program sequencer then accesses a
1c	a clock generation circuit that receives a plurality of standard clocks, wherein said clock generation circuit generates a clock supplied to said central processing unit according to control by said system control circuit; and	The Accused Products include a digital frequency synthesizer clock generation circuit, including the core PLL, clock multipliers and dividers, and/or the digital frequency synthesizer. The DFS receives a plurality of standard clocks, for example, different phases of the PLL clock or reference clock, and outputs the core clock such as CCLK to the CPU.



<u>Emilitation</u>	Contention
	13:8 CpuDfsId: core divisor ID . Read-write. Reset: XXXXXXb. Specifies the core frequency divisor; see CpuFid. For values [1Ah:08h], 1/8th integer divide steps supported down to VCO/3.25 (Note, L3/L2 fifo logic related to 4-cycle data heads-up requires core to be 1/3 of L3 frequency or higher). For values [30h:1Ch], 1/4th integer divide steps supported down to VCO/6 (DID[0] should zero if DID[5:0]>1Ah). (Note, core and L3 frequencies below 400MHz are not supported by the architecture). Core supports DID up to 30h, but L3 must be 2Ch (VCO/5.5) or less.
	The digital frequency synthesizer receives multiple phases of the PLL clock (see above), and generates multiple discrete frequencies according to control by the SMU.







-22-







	Limitation	Contention
		D. Glitch Less Clock Phase Picker The glitch-less clock picker (Fig. 6) takes the 40 phases (40 total phases generated from the 20 DLL delay elements) and generates a stretched clock (configurable stretch amount) by selecting different phases of the clock. The clock picker always performs a complete loop through all the phases before selecting the 0 th phase (pll_clk) to avoid any contraction of the clock period. When the clock stretcher block is dis- abled (STRETCH_ENABLE = 0), the clock picker simply picks the pll_clk without any insertion delay of the clock stretcher logic. Source: WILCOX et al.: STEAMROLLER MODULE AND ADAPTIVE CLOCKING SYSTEM IN 28 nm CMOS, Fig. 6
1d	a second memory that stores an application program, wherein calling of said clock control library and changing of said register value are programmably controlled by said application program to enable user selectable clock frequency transitions,	The Accused Products include a second memory, such as the hierarchy of L1, L2 caches that stores an application program, including but not limited to ACPI drivers, power management utilities, APIs provided by AMD, or any software that causes the SMU/SMC firmware to perform P-state transitions.

Limitation	Contention
	 "Zen" Cache hierarchy Fast private L2 cache,
	 Fast shared L3 cache, 35 cycles L3 filled from L2 victims of all four cores L2 tags duplicated in L3 for probe filtering and fast cache transfer
	 Multiple smart prefetchers 50 outstanding misses from L2 to L3 per core 96 outstanding misses from L3 to memory Source: Beck, p.7

Limitation	Contention			
	"SUMMIT RIDGE" DATA FLOW			
	32B fetch 64K I-Cache 4-way 2*16B load 32K 1*16B store 8-way Ccclk 32B/cycle 8-way 32B/cycle 8-way	Unified Memory Controller 16B/cycle DRAM Channel		
	Source: Mitchell et al., GDC18 AMD Ryzen [™] CPU Optimization, p.10. The frequency changes are programmable to enable user-selectable frequency tra Master Overclocking Guide ("OC Guide"), p.11:	nsitions. See e.g., AMD Ryzen		
	1. The frequency of processor core clock is determined by a combine requested p-state and then adjusted by a combination of numerous po optimizing features to attain any of number of fine grain p-states around state.	ination of the software- wer and performance and that software-requested p		
	See also OC Guide, p.13:			

Limitation	Contention				
	 CPU low power c-states (CC1, CC6, and PC6) and software visible p-states (P1 and P2) remain operational and may be requested by software so that power savings can be achieved. 				
	 See also OC guide, p.11: 4. Software requested p-state or halt states adjust the level of power to which those internal control mechanisms manage. For example, when software executes a HALT instruction on a processor core, that core will enter the C1 reduced-power state. If that core does not receive an 				
	interrupt to resume execution, it will progress to increasingly-lower power states until finally saving the state of the core and being powered off.				
	See also, e.g., 16h BKDG section 2.5.3.1.2; p. 548:				

Limitation	Contention
	2.5.3.1.2 Core P-state Control
	Core P-states are dynamically controlled by software and are exposed through ACPI objects (refer to 2.5.3.1.8.3 [ACPI Processor P-state Objects]). Software requests a core P-state change by writing a 3 bit index corresponding to the desired P-state number to MSRC001_0062[PstateCmd] of the appropriate core. For example, to request P3 for core 0 software would write 011b to core 0's MSRC001_0062[PstateCmd].
	Boosted P-states may not be directly requested by software. Whenever software requests the P0 state on a processor that supports APM (i.e. writes 000b to MSRC001_0062[PstateCmd]), hardware dynamically places the core into the highest-performance P-state possible as determined by APM. See 2.5.9 [Application Power Management (APM)].
	Hardware sequences the frequency and voltage changes necessary to complete a P-state transition as specified by 2.5.3.1.5 [Core P-state Transition Behavior] with no additional software interaction required. Hardware also coordinates frequency and voltage changes when differing P-state requests are made on cores that share a frequency or voltage plane. See 2.5.2 [Frequency and Voltage Domain Dependencies] for details about hardware coordination.

	Limitation	Contention				
		MSRC001_0062 P-state Control				
		Bits Description				
		63:3 MBZ.				
		2:0 PstateCmd: P-state change command. Read-write; Not-same-for-all. Cold reset value varies by product; after a warm reset, value initializes to the P-state the core was in prior to the reset. Writes to this field cause the core to change to the indicated non-boosted P-state number, specified by MSRC001_00[6B:64]. 0=P0, 1=P1, etc. P-state limits are applied to any P-state requests made through this register. Reads from this field return the last written value, regardless of whether any limits are applied. This field uses software P-state numbering. See 2.5.3 [CPU Power Management] and 2.5.3.1.1.1 [Software P-state Numbering].				
le	wherein said special modes comprise a first special mode in which clock supply to principal constituents of said central processing unit is halted, a second special mode in which clock supply to an entirety of said central processing unit is halted, and a third special mode in which supply of power to the entirety of said central	 The Accused Products include a first special mode in which clock supply to principal constituents of said central processing unit is halted, for example the core C1 (CC1) state: See OC guide, p.11: Software requested p-state or halt states adjust the level of power to which those internal control mechanisms manage. For example, when software executes a HALT instruction on a processor core, that core will enter the C1 reduced-power state. If that core does not receive an interrupt to resume execution, it will progress to increasingly-lower power states until finally saving the state of the core and being powered off. See https://www.reddit.com/r/Amd/comments/6w793f/how to reduce idle clock speed on a manually/dm6gfkv/ 				

Limitation	Contention
	The Ryzen Balanced plan tells Windows to keep a core in p0 for the fastest possible ramp time to max clock. "Keep this core in p0" is only true when the core is actively being used. When the core is not being used, our microcode will put the core into core-c1 (cc1) through core-c6 (cc6) sleep states. The cores are so dormant in the CC sleep states that their true clockspeed cannot be probed, though the core's current VID can be.
	Zen cores can enter into and out of the CC sleep states up to 1000 times a second, and will spend the majority of their time in a CC sleep state when not under active load. The effective frequency for a core in this condition is sub-1GHz and sub-1V. Unfortunately there isn't really a tool that can capture this, because the act of probing the core's sleep condition is sufficient load to wake the core and ruin the power savings of the CC state.



Limitation	Contention
	2.5.3.2.3.2 Core C1 (CC1) State
	When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x118/D18F4x11C[ClkDivisorCstAct].
	2.5.3.2.3.2 Core C1 (CC1) State
	When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x118/D18F4x11C[ClkDivisorCstAct].
	2.5.3.2.3.3 Core C6 (CC6) State
	A core can gate off power to its internal logic when it enters any non-C0 state. This power gated state is known as CC6. In order to enter CC6, hardware first enters CC1 then checks D18F4x118/D18F4x11C[PwrGateEnCstAct]. Power gating reduces the amount of power consumed by the core. VDD voltage is not reduced when a core is in CC6. The following sequence occurs when a core enters the CC6 state:
	 If MSRC001_0071[CurPstate] < D18F3xA8[PopDownPstate], transition the core P-state to D18F3xA8[PopDownPstate]. Internal core state is saved to L1 coche
	 Internal core state is saved to L1 cache. L1 cache is flushed to L2 cache. See 2.5.3.2.3.1 [C-state Probes and Cache Flushing]. Power is removed from the core and the core PLL/voltage regulator is powered down as specified by D18F5x128[CC6PwrDwnRegEn].

Limitation	Contention
	D18F4x11[C:8] C-state Control
	 D18F4x11[C:8] consist of three identical 16-bit registers, one for each C-state Action Field (CAF) associated with an IO address that is read to enter C-states. Refer to 2.5.3.2 [Core C-states]. D18F4x118[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]. D18F4x118[31:16] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1. D18F4x11C[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1. D18F4x11C[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1. D18F4x118 C-state Control 1
	7:5 ClkDivisorCstAct0: clock divisor. Read-write. Reset: 0. BIOS: 000b. Specifies the core clock frequency while in the low-power state before the caches are flushed. This divisor is relative to the current FID frequency, or: 100 MHz * (10h + MSRC001_00[6B:64][CpuFid]) of the current P-state specified by MSRC001_0063[CurPstate]. If MSRC001_00[6B:64][CpuDid] of the current P-state indicates a divisor that is deeper than specified by this field, then no frequency change is made when entering the low-power state associated with this register. Bits DescriptionBits Description 000b /1 100b /16 001b /2 101b /128 010b /4 110b /512 011b /8 111b Turn off clocks.

Limitation	Contention
	 The Accused Products include a second special mode in which clock supply to an entirety of said central processing unit is halted, for example the package C1 (PC1) state. See e.g., 14h BKDG: 2.5.3.2.3.3 Package C1 (PC1) State The processor enters the PC1 state with auto-Pmin when all of the following are true: All cores are in the CC1 state or deeper. If D18F4x1AC[CstPminEn] indicates that auto-Pmin is enabled when the processor enters PC1, the P-state for all cores is transitioned as specified by 2.5.3.2.7.1 [Auto-Pmin]. Regardless of the state of D18F4x1AC[CstP-minEn]. all core clocks are ramped to the frequency specified by D18F4x1ASIAU[HaltCpuDid].
	D18F4x1A8 CPU State Power Management Dynamic Control 0
	9:5 AllHaltCpuDid. Read-write. BIOS: 1Fh. Specifies the divisor used when entering PC1 with or without auto-Pmin. See 2.5.3.2.3.3 [Package C1 (PC1) State]. Bits Divisor 1Ch-00h Reserved. 1Dh 128 1Eh 512 1Fh Clocks off.
	See D18F4x1A8[SingleHaltCpuDid].



Limitation	Contention
	See also, e.g., 16h BKDG:
	2.5.3.2.3.4 Package C6 (PC6) State
	When all cores enter a non-C0 state, VDD can be reduced to a non-operational voltage that does not retain core
	state. This state is known as PC6 and reduces the amount of static and dynamic power consumed by all cores.
	The following actions are taken by hardware prior to PC6 entry:
	1. If MSRC001_0071[CurPstate] < D18F3xA8[PopDownPstate], transition the core P-state to
	D18F5xA8[PopDownPstate].
	 For all cores not in CC6, L1 cache is flushed to L2 cache. See 2.5.3.2.3.1 [C-state Probes and Cache Flush-
	ing].
	 VDD is transitioned to the VID specified by D18F5x128[PC6Vid].
	 If the core PLLs are not powered down during CC6 entry (see 2.5.3.2.3.3 [Core C6 (CC6) State]), then they are powered down as specified by D18F5x128[PC6PwrDwnRegEn].
	D18F5x128 Clock Power/Timing Control 3
	6:0 PC6Vid[6:0]: nackage C6 vid Read-write Cold reset: Product-specific PC6Vid[7:0] = (PC6Vid[7])
	PC6Vid[6:0]}. PC6Vid[7:0] specifies the VID driven in the PC6 state. See 2.5.3.2.3.4 [Package C6

	Limitation	Contention
		 2.5.1.3.2 Low Power Voltages In order to save power, voltages lower than those normally needed for operation may be applied to the VDD power plane while the processor is in a C-state or S-state. The lower voltage is defined as follows: PC6Vid: D18F5x128[PC6Vid] specifies a voltage that does not retain the CPU caches or the core microarchitectural state. PC6Vid does not allow execution and is only applied to the cores. See 2.5.3.2.3.4 [Package C6 (PC6) State]. 2.5.1.4.1 Hardware-Initiated Voltage Transitions When software requests any of the following state changes, or hardware determines that any of the following state changes are necessary, hardware coordinates the necessary voltage changes: VDD: Core P-state transition. See 2.5.3.1 [Core P-states]. Package C-state transition. D18F5x128[PC6Vid] specifies a voltage that does not retain the CPU caches or the core microarchitectural state. PC6Vid does not allow execution and is only applied to the cores. See 2.5.3.2.3.4 [Package C5.3.2.3.4 [Package C6 (PC6) State].
2p	A system LSI as claimed in claim 1, wherein said clock control library comprises:	
2a	a plurality of libraries that	The clock control libraries of the Accused Products contain a plurality of libraries that control the SMU and clock

	Limitation	Contention
	control said system control circuit and said clock generation circuit to transition the clock frequencies supplied to said central processing unit; and	generator to transition clock frequencies. For example, source code provided by AMD to coreboot indicates that P- state and C-state transitions are controlled by separate libraries: <u>https://github.com/coreboot/coreboot/tree/master/src/vendorcode/amd/agesa/f14/Proc/CPU/Feature</u>
2b	a main library which is called by said application program and selects any one of said libraries in correspondence with the clock frequency supplied to said central processing unit.	As discussed above, P-states and C-states may be controlled by software, which includes a main library that calls upon the plurality of libraries.
3p	A system LSI as claimed in claim 2,	
3a	wherein said main library is described using a same program language as said application program.	The main library in the SMU firmware and the application program instructions stored in the caches are both use the same language such as machine code.
5p	A system LSI as claimed in claim 2,	

	Limitation	Contention
5a	wherein each of said libraries is described using a program language capable of directly controlling said clock generation circuit and said system control circuit.	The SMU firmware directly controls the SMU hardware.
6р	A system LSI as claimed in claim 5,	
6a	wherein each of said libraries is described using an assembler language.	The SMU firmware directly controls the SMU hardware and is described using an assembler language such as machine code.
7p	7. A system LSI as claimed in claim 1, wherein said system control circuit comprises:	
7a	a frequency division ratio setting register that sets a frequency division ratio of the clock generated by said clock generation circuit;	The system control circuit of the Accused Products as described above contains a frequency division ratio setting register that sets a frequency division ratio of the clock generated by said clock generation circuit. See e.g., 16h BKDG:



Limitation	Contention
	2.5.3.2.3.2 Core C1 (CC1) State
	When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x118/D18F4x11C[ClkDivisorCstAct].
	D18F4x11[C:8] C-state Control
	 D18F4x11[C:8] consist of three identical 16-bit registers, one for each C-state Action Field (CAF) associated with an IO address that is read to enter C-states. Refer to 2.5.3.2 [Core C-states]. D18F4x118[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr].
	 D18F4x118[31:16] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1.
	 D18F4x11C[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+2.
	D18F4x118 C-state Control 1

	Limitation	Contention	
		 7:5 ClkDivisorCstAct0: clock divisor. Read-write. Reset: 0. BIOS: 000b. Specifies the core clock frequency while in the low-power state before the caches are flushed. This divisor is relative to the current FID frequency, or: 100 MHz * (10h + MSRC001_00[6B:64][CpuFid]) of the current P-state specified by MSRC001_0063[CurPstate]. If MSRC001_00[6B:64][CpuDid] of the current P-state indicates a divisor that is deeper than specified by this field, then no frequency change is made when entering the low-power state associated with this register. 	
		BitsDescriptionBitsDescription000b/1100b/16001b/2101b/128010b/4110b/512011b/8111bTurn off clocks.See CacheFlushTmrSelCstAct0.	
7b	a clock halting register that receives the clock from said clock generation circuit and individually sets the clock to be halted or supplied;	the core C1 (CC1) state:	

Limitation	Contention
	2.5.3.2.3.2 Core C1 (CC1) State
	When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x118/D18F4x11C[ClkDivisorCstAct].
	D18F4x11[C:8] C-state Control
	 D18F4x11[C:8] consist of three identical 16-bit registers, one for each C-state Action Field (CAF) associated with an IO address that is read to enter C-states. Refer to 2.5.3.2 [Core C-states]. D18F4x118[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr].
	 D18F4x118[31:16] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+1.
	 D18F4x11C[15:0] specifies the actions attempted by the core when software reads from the IO address specified by MSRC001_0073[CstateAddr]+2.
	D18F4x118 C-state Control 1

	Limitation	Contention
		7:5 ClkDivisorCstAct0: clock divisor. Read-write. Reset: 0. BIOS: 000b. Specifies the core clock frequency while in the low-power state before the caches are flushed. This divisor is relative to the current FID frequency, or: 100 MHz * (10h + MSRC001_00[6B:64][CpuFid]) of the current P-state specified by MSRC001_0063[CurPstate]. If MSRC001_00[6B:64][CpuDid] of the current P-state indicates a divisor that is deeper than specified by this field, then no frequency change is made when entering the low-power state associated with this register. Bits DescriptionBits Description 000b /1 100b /16 001b /2 101b /128 010b /4 110b /512 011b /8 111b Turn off clocks. See CacheFlushTmrSelCstAct0.
7c	And a status register that judges a state of said central processing unit immediately after being released from said third special mode.	ne Accused Products contain a status register that judges a state of the CPU after waking from PC6. See 14h KDG:
Limitation	Contention	
-------------------	---	
	 2.5.3.2.7.2 Exiting PC6 If the PService timer is enabled when the processor exits PC6, all cores transition to the P-state specified by D18F4x1AC[PstateldCoreOffExit]. The cores remain in this state until one of the following occurs: The PService timer expires while the package is in C0: In this case, the cores transition back to the last P-state requested by software. The package enters PC1 without auto-Pmin: In this case, the PService timer continues counting. If it expires while in PC1, the cores remain in the P-state specified by D18F4x1AC[PstateldCoreOffExit] until they return to C0, at which time they transition to the last P-state requested by software. The package enters PC1 with auto-Pmin: In this case, the PService timer stops counting and the cores enter the PService state. The package enters PC6: In this case the PService timer stops counting and the actions associated the requested package C-state occur. See 2.5.3.2.3.4 [Package C6 (PC6) State]. If the PService timer is disabled when the processor exits PC6, the cores transition back to the last P-state requested by software. 	
	 The package enters PC6: In this case the PService timer stops counting and the actions associated the requested package C-state occur. See 2.5.3.2.3.4 [Package C6 (PC6) State]. If the PService timer is disabled when the processor exits PC6, the cores transition back to the last P-state requested by software. 	
	See also 14h BKDG pp.320-321:	
	D18F4x1AC CPU State Power Management Dynamic Control 1	
	18:16 PstateIdCoreOffExit . Read-write. Reset: 0. BIOS: See 2.5.3.2.9. When exiting the package C6 state, the core transitions to the P-state specified by this register. See 2.5.3.2.7.2 [Exiting PC6]. If PC6 is enabled (see 2.5.3.2.9 [BIOS Requirements for C-state Initialization]), PstateIdCoreOffExit must be programmed to the lowest-performance P-state displayed to the operating system or to any lower-performance P-state. This P-state must have a core clock frequency of at least 400 MHz. Programming this field to 0 causes the core to transition to the last P-state requested by software when exiting package C6. This field uses hardware P-state numbering. See 2.5.3.1.2.2 [Hardware P-state Numbering].	

	Limitation	Contention
10p	A system LSI as claimed in claim 1,	
10a	wherein said first memory and said second memory are two independent memories which are separated from each other.	As detailed above, the first memory in the SMU and the second memory in the caches are independent memories that are separated from each other.

Exhibit B.5: Preliminary Infringement Claim Chart for U.S. Patent 6,895,519

Accused Products: AMD Family 12h Products

These preliminary infringement contentions were prepared without the benefit of the Court's claim construction or the parties' exchange of constructions. As of the date of these contentions, AMD has not produced any information concerning the Accused Products. Thus, this chart is based on publicly available evidence, and based upon information and reasonable belief in light of such evidence. As such, Aquila reserves the right to amend or supplement its contentions to address any issues arising from the Court's constructions or to account for new information that becomes available.

	Limitation	Contention
1p	A system LSI having a plurality of ordinary operation modes and a plurality of special modes in response to clock frequencies supplied to a central processing unit, comprising:	To the extent that the preamble is limiting, Aquila contends that it is met. For example, each product in the 12h Accused Product Family ("Accused Product") is a system LSI. The Accused Product has a plurality of ordinary operation modes, for example the Core P-states. <i>See</i> BIOS and Kernel Developer's Guide for AMD Family 12h Models 00h-0Fh Processors ("BKDG"), §2.5.3.1:

Limitation	Contention
	2.5.3.1 Core P-states
	Core P-states are operational performance states characterized by a unique combination of core frequency and voltage. The processor supports up to 8 core P-states, specified in MSRC001_00[6B:64]. Out of reset, the voltage and frequency of the cores is specified by MSRC001_0071[StartupPstate].
	Support for dynamic core P-state changes is indicated by more than one enabled selection in
	MSRC001_00[6B:64][PstateEn]. All FID and DID parameters for equivalent P-states must be programmed to equivalent values for all cores. For examples, P0 on core0 must have the same FID and DID values as P0 on core1, P1 on core0 must have the same FID and DID values as P1 on core1, and so on. Refer to MSRC001_00[6B:64] for further details on programming requirements. The COF for core P-states is a function of the FID and the DID. See MSRC001_00[6B:64][CpuFid, CpuDid] for more details.
	Software requests core P-state changes for each core independently using the hardware P-state control mecha- nism (a.k.a. fire and forget). Support for hardware P-state control is indicated by CPUID Fn8000_0007_EDX[HwPstate]=1b. P-state transitions using the hardware P-state control mechanism are not allowed until the P-state initialization requirements defined in 2.5.3.1.7 [BIOS Requirements for Core P-State Initialization and Transitions] are complete.
	BKDG at p.47:

Table 5: Softw	are P-state numbe	ering example		
D18F4x15C[N	umBoostStates]=1	D18F4x15C[N	[umBoostStates]=3	
P-state Name	MSR Address	P-state Name	MSR Address	
Pb0	MSRC001_0064	Pb0	MSRC001_0064	
PO	MSRC001_0065	Pb1	MSRC001_0065	
P1	MSRC001_0066	Pb2	MSRC001_0066	
P2	MSRC001_0067	PO	MSRC001_0067	
P3	MSRC001_0068	P1	MSRC001_0068	
P4	MSRC001_0069	P2	MSRC001_0069	
P5	MSRC001_006A	P3	MSRC001_006A	
P6	MSRC001_006B	P4	MSRC001_006B	

Limitation	Contention
	2.5.3.2 C-states
	C-states are processor power states. C0 is the operational state in which instructions are executed. All other C- states are low-power states in which instructions are not executed.
	2.5.3.2.1 C-state Names and Numbers
	C-states are often referred to by an alphanumeric naming convention, C1, C2, C3, etc. The mapping between ACPI defined C-states and AMD specified C-state actions is not direct. The actions taken by the processor when entering a low-power C-state are specified by D18F4x118 and D18F4x11C and are configured by software. See 2.5.3.2.3 [C-state Actions] for information about AMD specific actions.

Limitation		<u>Contention</u>	
	2.5 Power Management The processor supports many power management fea of ACPI states and power management features and in Table 4: Power management support	tures in a variety of sy ndicates whether they	stems. Table 4 provides a summary are supported.
	ACPI/Power Management State	Supported	Description
	G0/S0/C0: Working	Yes	
	G0/S0/C0: Core P-state transitions	Yes	2.5.3.1 [Core P-states]
	G0/S0/C0: NB P-state transitions	Yes	2.5.4.2 [NB Clock Ramping]
	G0/S0/C0: Hardware thermal control (HTC)	Yes	2.10.3.1 [PROCHOT_L and Hard- ware Thermal Control (HTC)]
	G0/S0/C0: Software thermal control (STC)	No	
	G0/S0/C0: Thermal clock throttling (SMC controlled)	No	
	G0/S0: Low power C-states	Yes	2.5.3.2 [C-states] and 2.5.1.4.2 [Alter- nate Low Power Voltages]
		No	

Limitation		Contention			
	Table 4: Power management support				
	ACPI/Power Management State	Supported	Description		
	G1/S3: Stand By (Suspend to RAM)	Yes	2.5.7.1.1 [ACPI Suspend to RAM State (S3)]		
	G1/S4, S5: Hibernate (Suspend to Disk), Shut Down (Soft Off)	Yes			
	G3 Mechanical Off	Yes			
	Parallel VID Interface	No	2.5.1 [Processor Power Planes And		
	Serial VID Interface	Yes	Voltage Control]		
	Dual-plane systems	Yes			
	example, the core P-states are "characterized" by "core final BKDG, § 2.5.3.1, 2.5.3.1.3.	requency;" core P-	state changes are further requeste	d by software. See	
	example, the core P-states are "characterized" by "core field BKDG, § 2.5.3.1, 2.5.3.1.3. Similarly, C-states are "dynamically requested by software 2.5.3.2.3.1, 2.5.3.2.3.2, p.343.	requency;" core P- are" and also depe	state changes are further requeste ndent upon clock frequency. <i>See</i> Bl	d by software. <i>See (</i> KDG §§ 2.5.3.2.2,	



	Limitation				Contentio	<u>n</u>		
		Table 6: P-state control example						
		D18F4x15C[NumBoostStates]=1			D18F4x15C[N	[umBoostStates]=3	3	
		P-state Name	Index Used for Requests/Status	Corresponding MSR Address	P-state Name	Index Used for Requests/Status	Corresponding MSR Address	
		Pb0	n/a	MSRC001_0064	Pb0	n/a	MSRC001_0064	
		PO	0	MSRC001_0065	Pb1	n/a	MSRC001_0065	
		P1	1	MSRC001_0066	Pb2	n/a	MSRC001_0066	
		P2	2	MSRC001_0067	PO	0	MSRC001_0067	
		P3	3	MSRC001_0068	P1	1	MSRC001_0068	
		P4	4	MSRC001_0069	P2	2	MSRC001_0069	
		P5	5	MSRC001_006A	P3	3	MSRC001_006A	
		P6	6	MSRC001_006B	P4	4	MSRC001_006B	
6	a system control circuit which has a register, wherein said system control circuit carries out the clock frequency transition between said ordinary operation modes and said special modes in response to a change of a value in said register, and also carries out the clock	The Accused Pro Controller, that I - Transac - Configu registers - Root co - Graphic	duct has a system of has a register. See thbridge (NB) tion routing ration and 10-spac mplex s core (optional)	e e	xample, the Sys	tem Management I	Jnit and/or the System	n Management

	Limitation	Contention
	frequency transition among said ordinary operation modes in response to said clock control library;	 BKDG, section 2.12: 2.12 System Management Unit (SMU) The system management unit (SMU) is a subcomponent of the northbridge that is responsible for a variety of system and power management tasks during boot and runtime. Several internal registers are used to control various tasks. See 3.17 [GPU Memory Mapped Registers] for registers descriptions and details. 2.12.1 Microcontroller The SMU contains a microcontroller with a 16k ROM and a 16k RAM. The NB/SMU controls the clock frequency transitions between the core P-states. See e.g., SATHE et al.: RESONANT-CLOCK DESIGN FOR A POWER-EFFICIENT, HIGH-VOLUME X86-64 MICROPROCESSOR, p.144 tion of the configuration programming interface. On receiving notification from the NB of a PState transition, the core implements a PState entry sequence which transitions the core implements a PState. A program sequencer then accesses a
lc	a clock generation circuit that receives a plurality of standard clocks, wherein said clock generation circuit generates a clock supplied to said central processing unit according to control by said system control circuit; and	The Accused Products include a digital frequency synthesizer clock generation circuit, including the core PLL, clock multipliers and dividers, and/or the digital frequency synthesizer. The DFS receives a plurality of standard clocks, for example, different phases of the PLL clock or reference clock, and outputs the core clock such as CCLK to the CPU. The Accused Products operate similarly to other product families with regards to this limitation. The clock generator circuit includes at least the PLL and the digital frequency synthesizer. The DFS receives a plurality of standard clocks (the 4 phases-offset references provided by the PLL), and generates CCLK according to control by the SMU:





Limitation		Contention		
and changing of said register value are programmably controlled by said application program to enable user selectable clock frequency transitions,	5.3.1.3 Core P-state Control ore P-states are dynamically controlled by software (CPI Processor P-State Objects]). Software reques onding to the desired non-boosted P-state number ore. For example, to request P3 for core 0 software SRC001_0062[PstateCmd]. Boosted P-states marguests the P0 state (i.e. when software writes 000 orts CPB, hardware dynamically places that core (CPB. See 2.5.3.1.1 [Core Performance Boost (Core ardware sequences the frequency and voltage charges when contency or voltage plane. See 2.5.2 [Frequency and bordination.]	are and are exposed through ACPI objects (see 2.5.3.1.9 ests a core P-state change by writing a 3 bit index corre- er to MSRC001_0062 [P-State Control] of the appropriate re would write 011b to core 0's by not be directly requested by software. Whenever software Ob to MSRC001_0062[PstateCmd]) on a processor that sup- into the highest-performance P-state possible as determined CPB)]. anges necessary to complete a P-state transition as specified h no additional software interaction required. Hardware also differing P-state requests are made on cores that share a fre- Voltage Domain Dependencies] for details about hardware		
	Bits Description			
	63:3 MBZ.			
	2:0 PstateCmd: P-state change command. I cause the core to change to the indicated in	Read-write. Reset: Product-specific. Writes to this field non-boosted P-state number, specified by		
	MSRC001_00[6B:64]. 0=SWP0, 1=SWP	1, etc. P-state limits are applied to any P-state requests made		

	Limitation	Contention
1e	wherein said special modes comprise a first special mode in which clock supply to principal constituents of said central processing unit is halted, a second special mode in which clock supply to an entirety of said central processing unit is halted, and a third special mode in which supply of power to the entirety of said central processing unit is halted.	 The Accused Products include a first special mode in which clock supply to principal constituents of said central processing unit is halted, for example the core C6 (CC6) state: 2.5.3.2.3.2 Core C6 (CC6) State When a core enters the CC6 state, it executes the following sequence: 1. L1 and L2 caches are flushed to DRAM by hardware. 2. Internal core state is saved to DRAM by hardware. 3. The core clock ramps down to the frequency specified by D18F4x1AC[C6Did]. 4. Power is removed from the core if possible as specified by D18F4x1AC[CoreC6Cap] and D18F4x1AC[CoreC6Dis]. The events which cause a core to exit the CC6 state are specified in 2.5.3.2.6 [Exiting C-states]. If a warm reset occurs while a core is in CC6, all MCA registers in the core shown in Table 41 are cleared to 0. See 2.16 [Machine Check Architecture]. D18F4x1AC CPU State Power Management Dynamic Control 1

Limitation	Contention
	9:5 C6Did: CC6 divisor. Read-write. Reset: 0. BIOS: 0Fh. Specifies the divisor applied to the core when ramping clocks down for CC6. See 2.5.3.2.3.2 [Core C6 (CC6) State].
	BitsDivisorBitsDivisor00hReserved09hReserved01hReserved0AhReserved02hReserved0BhReserved03hReserved0Ch/12804hReserved0Dh/51205hReserved0EhReserved06hReserved0FhClocks off07hReserved1Fh-10hReserved08hReserved01Fh-10h
	See D18F4x1A8[SingleHaltCpuDid].
	 The Accused Products include a second special mode in which clock supply to an entirety of said central processing unit is halted, for example the package C1 (PC1) state: 2.5.3.2.3.3 Package C1 (PC1) State The processor enters the PC1 state with auto-Pmin when all of the following are true:
	 All cores are in the CC1 state or deeper. If D18F4x1AC[CstPminEn] indicates that auto-Pmin is enabled when the processor enters PC1, the P-state for all cores is transitioned as specified by 2.5.3.2.7.1 [Auto-Pmin]. Regardless of the state of D18F4x1AC[CstP-minEn], all core clocks are ramped to the frequency specified by D18F4x1A8[AllHaltCpuDid].

D18F4	D18F4x1A8 CPU State Power Management Dynamic Control 0 Reset: 0000_0000h.				
Reset:					
9:5	AllHaltCpuDi out auto-Pmin. than D18F4x1.	id. Read-write. BIOS: See 2.5.3.2.3.3 [Packa A8[SingleHaltCpuDid]	0Fh. Specifies the divis age C1 (PC1) State]. Th] or undefined behavior	for used when entering PC1 with or with- nis field must be set to a divisor deeper may result.	
	Bits D	ivisor	Bits	Divisor	
	00h R	eserved	09h	Reserved	
	01h R	eserved	OAh	Reserved	
	02h R	eserved	OBh	Reserved	
	03h R	eserved	oCh	/128	
	04h R	eserved	0Dh	/512	
	05h R	eserved	OEh	Reserved	
	06h R	eserved	OFh	Clocks off	
	07h R	eserved	1Fh-10h	Reserved	
	08h R	eserved			a la la la la

Limitation	Contention
Limitation	Contention 2.5.3.2.3.4 Package C6 (PC6) State The processor enters the PC6 state when all of the following are true: • All cores enter the CC6 state. • The C-state action field targeted by each core's C-state request has the C6Enable bit programmed to indicated entry into PC6 is allowed. See D18F4x118 and D18F4x11C. • PC6 is supported and enabled as specified by D18F4x1AC[PkgC6Cap] and D18F4x1AC[PkgC6Dis]. When the package enters PC6, VDDCR_CPU is transitioned to the VID specified by D18F3x128[C6Vid]. 2.5.1.4.2 Alternate Low Power Voltages In order to save power, voltages lower than those normally used may be applied to the VDDCR_CPU power plane while the processor is in a C-state. D18F3x128[C6Vid] specifies a VDDCR_CPU voltage that does not retain the CPU caches or the cores' microarchitectural state, nor allows for execution. As a result, hardware flushes caches and saves the cores' microarchitectural state to DRAM before transitioning to C6Vid. See 2.5.3.2.3.4 [Package C6 (PC6) State]. 2.5.1.4.3 Power Gating
	2.5.1.4.5 Power Gating The processor can remove power from an individual core. This is referred to as power gating. Gating power to a subcomponent causes its internal microarchitectural state and, if applicable, any data in its caches to be lost. When entering a power gated state, hardware saves any needed data, either internally or to DRAM, and flushes caches. When exiting a power gated state, hardware performs any required resets and restores any needed data. See 2.5.3.2.3.2 [Core C6 (CC6) State].

A system LSI as claimed in claim 1, wherein said clock control library comprises:	
John Strangerson	
a plurality of libraries that control said system control circuit and said clock generation circuit to transition the clock frequencies supplied to said central processing unit; and	The clock control libraries of the Accused Products contain a plurality of libraries that control the SMU and clock generator to transition clock frequencies. For example, source code provided by AMD to coreboot indicates that P-state and C-state transitions are controlled by separate libraries: <u>https://github.com/coreboot/coreboot/tree/master/src/vendorcode/amd/agesa/f14/Proc/CPU/Feature</u>
a main library which is called by said application program and selects any one of said libraries in correspondence with the clock frequency supplied to said central processing unit.	As discussed above, P-states and C-states may be controlled by software, which includes a main library that calls upon the plurality of libraries.
A system LSI as claimed in claim 2,	
wherein said main library is described using a same program language as said application program.	The main library in the SMU firmware and the application program instructions stored in the caches are both use the same language such as machine code.
a c c g t f c c g t f c c g t f c c g t f c c g t f c c g t f c c g t c c g t c c g t c c g t c c c g t c c c g t c c c g t c c c g t c c c g t c c c g t c c c g t c c c c	A system LSI as claimed in corcessing unit.

	Limitation	Contention
5p	A system LSI as claimed in claim 2,	
5a	wherein each of said libraries is described using a program language capable of directly controlling said clock generation circuit and said system control circuit.	The SMU firmware directly controls the SMU hardware.
6р	A system LSI as claimed in claim 5,	
6a	wherein each of said libraries is described using an assembler language.	The SMU firmware directly controls the SMU hardware and is described using an assembler language such as machine code.
7p	7. A system LSI as claimed in claim 1, wherein said system control circuit comprises:	
7a	a frequency division ratio setting register that sets a frequency division ratio of the clock generated by said clock generation circuit;	The NB of the Accused Products contains a frequency division ratio setting register that sets a frequency division ratio of the clock generated by said clock generation circuit. The NB contains the configuration register space for the Accused Products. See e.g., BKDG:



Limitation	Contention
	 2.5.3.2.3.1 Core C1 (CC1) State When a core enters the CC1 state, its clock ramps down to the frequency specified by D18F4x1A8[Single-HaltCpuDid].
	D18F4x1A8 CPU State Power Management Dynamic Control 0
	Reset: 0000_0000h.
	4:0 SingleHaltCpuDid. Read-write. BIOS: 1Eh. On a processor with multiple cores, this specifies the divisor used when ramping core clocks down after a single core has entered the clocks ramped state. Bits Divisor 1Ch-00h Reserved. 1Dh 128 1Eh 512 1Fh Clocks off.
	 If MSRC001_00[6B:64][CpuDidMSD] of the current P-state is greater than or equal to Single-HaltCpuDid, then no frequency change is made when entering the low-power state associated with this register. The COF = (the frequency specified by D18F3xD4[MainPllOpFreqId]) / (the divisor specified by this field).

Linnearion	Contention
	2.5.3.2.3.3 Package C1 (PC1) State
	The processor enters the PC1 state with auto-Pmin when all of the following are true:
	All cores are in the CC1 state or deeper.
	If D18F4x1AC[CstPminEn] indicates that auto-Pmin is enabled when the processor enters PC1, the P-state for all cores is transitioned as specified by 2.5.3.2.7.1 [Auto-Pmin]. Regardless of the state of D18F4x1AC[CstP-minEn], all core clocks are ramped to the frequency specified by D18F4x1A8[AllHaltCpuDid].
	D18F4x1A8 CPU State Power Management Dynamic Control 0
	Reset: 0000_0000h.
	9:5 AllHaltCpuDid. Read-write. BIOS: 1Fh. Specifies the divisor used when entering PC1 with or with-

	Limitation			Contenti	on	
′b	a clock halting register that receives the clock from said clock generation circuit and individually sets the clock to be halted or supplied;2.5.3.2.3.3Package C1 (PC1) StateThe processor enters the PC1 state with auto-Pmin when all of the following are true: • All cores are in the CC1 state or deeper.					
		If D18 all cor- minEn D18F4	F4x1AC[CstPminEn] indicates that a es is transitioned as specified by 2.5. a), all core clocks are ramped to the f 4x1A8 CPU State Power Managem	auto-Pmin is enabled when 3.2.7.1 [Auto-Pmin]. Rega requency specified by D18 ent Dynamic Control 0	the processor enters PC1, the P-state for rdless of the state of D18F4x1AC[CstP- F4x1A8[AllHaltCpuDid].	
		Reset:	0000 0000h.			
		9:5	AllHaltCpuDid. Read-write. BIO out auto-Pmin. See 2.5.3.2.3.3 [Pa than D18F4x1A8[SingleHaltCpuD	S: 0Fh. Specifies the divis ckage C1 (PC1) State]. The Did] or undefined behavior	or used when entering PC1 with or with- nis field must be set to a divisor deeper may result.	
		9:5	AllHaltCpuDid. Read-write. BIO out auto-Pmin. See 2.5.3.2.3.3 [Pa than D18F4x1A8[SingleHaltCpuL Bits Divisor	S: 0Fh. Specifies the divis ockage C1 (PC1) State]. The Did] or undefined behavior Bits	or used when entering PC1 with or with- nis field must be set to a divisor deeper may result. Divisor	
		9:5	AllHaltCpuDid. Read-write. BIO out auto-Pmin. See 2.5.3.2.3.3 [Pa than D18F4x1A8[SingleHaltCpuL Bits Divisor 00h Reserved	S: 0Fh. Specifies the divis ckage C1 (PC1) State]. Th Did] or undefined behavior <u>Bits</u> 09h	or used when entering PC1 with or with- nis field must be set to a divisor deeper may result. <u>Divisor</u> Reserved	
		9:5	AllHaltCpuDid. Read-write. BIO out auto-Pmin. See 2.5.3.2.3.3 [Pa than D18F4x1A8[SingleHaltCpuI Bits Divisor 00h Reserved 01h Reserved	S: 0Fh. Specifies the divis ockage C1 (PC1) State]. The Did] or undefined behavior <u>Bits</u> 09h 0Ah	or used when entering PC1 with or with- nis field must be set to a divisor deeper may result. <u>Divisor</u> Reserved Reserved	
		9:5	AllHaltCpuDid. Read-write. BIO out auto-Pmin. See 2.5.3.2.3.3 [Pa than D18F4x1A8[SingleHaltCpuI Bits Divisor 00h Reserved 01h Reserved 02h Reserved	S: 0Fh. Specifies the divis ckage C1 (PC1) State]. Th Did] or undefined behavior <u>Bits</u> 09h 0Ah 0Bh	or used when entering PC1 with or with- is field must be set to a divisor deeper may result. <u>Divisor</u> Reserved Reserved Reserved	
		9:5	AllHaltCpuDid. Read-write. BIO out auto-Pmin. See 2.5.3.2.3.3 [Pa than D18F4x1A8[SingleHaltCpuI Bits Divisor 00h Reserved 01h Reserved 02h Reserved 03h Reserved	S: 0Fh. Specifies the divis ockage C1 (PC1) State]. The Did] or undefined behavior <u>Bits</u> 09h 0Ah 0Bh 0Ch	or used when entering PC1 with or with- nis field must be set to a divisor deeper may result. <u>Divisor</u> Reserved Reserved Reserved /128	
		9:5	AllHaltCpuDid. Read-write. BIO out auto-Pmin. See 2.5.3.2.3.3 [Pa than D18F4x1A8[SingleHaltCpuI Bits Divisor 00h Reserved 01h Reserved 02h Reserved 03h Reserved 04h Reserved	S: 0Fh. Specifies the divis ckage C1 (PC1) State]. The Did] or undefined behavior Bits 09h 0Ah 0Bh 0Ch 0Dh	or used when entering PC1 with or with- is field must be set to a divisor deeper may result. Divisor Reserved Reserved Reserved /128 /512	
		9:5	AllHaltCpuDid. Read-write. BIO out auto-Pmin. See 2.5.3.2.3.3 [Pa than D18F4x1A8[SingleHaltCpuL Bits Divisor 00h Reserved 01h Reserved 02h Reserved 03h Reserved 04h Reserved 05h Reserved	S: 0Fh. Specifies the divis ockage C1 (PC1) State]. The Did] or undefined behavior <u>Bits</u> 09h 0Ah 0Bh 0Ch 0Dh 0Eh	or used when entering PC1 with or with- nis field must be set to a divisor deeper may result. <u>Divisor</u> Reserved Reserved Reserved /128 /512 Reserved	
		9:5	AllHaltCpuDid. Read-write. BIO out auto-Pmin. See 2.5.3.2.3.3 [Pa than D18F4x1A8[SingleHaltCpuI Bits Divisor 00h Reserved 01h Reserved 02h Reserved 03h Reserved 04h Reserved 05h Reserved 06h Reserved	S: 0Fh. Specifies the divis ckage C1 (PC1) State]. The Did] or undefined behavior Bits 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh	or used when entering PC1 with or with- is field must be set to a divisor deeper may result. Divisor Reserved Reserved /128 /512 Reserved Clocks off	
		9:5	AllHaltCpuDid. Read-write. BIO out auto-Pmin. See 2.5.3.2.3.3 [Pa than D18F4x1A8[SingleHaltCpuI Bits Divisor 00h Reserved 01h Reserved 02h Reserved 03h Reserved 04h Reserved 05h Reserved 06h Reserved 07h Reserved	S: 0Fh. Specifies the divis ockage C1 (PC1) State]. The Did] or undefined behavior <u>Bits</u> 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh 1Fh-10h	or used when entering PC1 with or with- nis field must be set to a divisor deeper may result. <u>Divisor</u> Reserved Reserved Reserved /128 /512 Reserved Clocks off Reserved	

	Limitation	Contention	
7c	And a status register that judges a state of said central processing unit immediately after being released from said third special mode.	 2.5.3.2.7.2 Exiting PC6 If the PService timer is enabled when the processor exits PC6, all cores transition to the P-state specified by D18F4x1AC[PstateldCoreOffExit]. The cores remain in this state until one of the following occurs: The PService timer expires while the package is in C0: In this case, the cores transition back to the last P-state requested by software. The package enters PC1 without auto-Pmin: In this case, the PService timer continues counting. If it expires while in PC1, the cores remain in the P-state specified by D18F4x1AC[PstateldCoreOffExit] until they return to C0, at which time they transition to the last P-state requested by software. The package enters PC1 with auto-Pmin: In this case, the PService timer stops counting and the cores enter the PService state. The package enters PC6: In this case the PService timer stops counting and the actions associated the requested package C-state occur. See 2.5.3.2.3.4 [Package C6 (PC6) State]. If the PService timer is disabled when the processor exits PC6, the cores transition back to the last P-state requested by software. See also BKDG pp.320-321: D18F4x1AC CPU State Power Management Dynamic Control 1 	

	Limitation	Contention	
		18:16 PstateIdCoreOffExit . Read-write. Reset: 0. BIOS: 2.5.3.2.9. When exiting the package C6 state, the core transitions to the P-state specified by this register. See 2.5.3.2.7.2 [Exiting PC6]. If PC6 is enabled (see 2.5.3.2.9 [BIOS Requirements for C-state Initialization]), PstateIdCoreOffExit must be programmed to lowest-performance P-state displayed to the operating system or to any lower-performance P-state. Programming this field to 0 causes the core to transition to the last P-state requested by software when exiting package C6. This field uses hardware P-state numbering. See 2.5.3.1.2.2 [Hardware P-state Numbering].	
10p	A system LSI as claimed in claim 1,		
10a	wherein said first memory and said second memory are two independent memories which are separated from each other.	As detailed above, the first memory in the SMU and the second memory in the caches are independent memories that are separated from each other.	

<u>Exhibit C.1 – Preliminary Accused Product Identification for '614 Patent –</u> <u>AMD Family 12h Processors</u>

This identification of products is based on information reasonably available to Polaris, and was prepared without the benefit of discovery from AMD. Accordingly, this chart may not include non-public AMD products such as OEM or custom products. Aquila reserves the right to modify or supplement its identification of Accused Products when AMD provides more information.

Model	Family	Line	uArch
		AMD Athlon II	
641	AMD Athlon Processors	X4	Llano
638	AMD Athlon Processors	AMD Athlon II X4	Llano
631	AMD Athlon Processors	AMD Athlon II X4	Llano
631	AMD Athlon Processors	AMD Athlon II X4	Llano
620e	AMD Athlon Processors	AMD Athlon II X4	Llano
E2-3000M	AMD E-Series Processors	11 h	Llano
A4-3300M	AMD A-Series Processors		Llano
A4-3305M	AMD A-Series Processors	j (*	Llano
A4-3310MX	AMD A-Series Processors		Llano
A4-3320M	AMD A-Series Processors		Llano
A4-3330MX	AMD A-Series Processors		Llano
A6-3400M	AMD A-Series Processors		Llano
A6-3410MX	AMD A-Series Processors		Llano
A6-3420M	AMD A-Series Processors		Llano
A6-3430MX	AMD A-Series Processors		Llano
A8-3500M	AMD A-Series Processors		Llano
A8-3510MX	AMD A-Series Processors		Llano
A8-3520M	AMD A-Series Processors		Llano
A8-3530MX	AMD A-Series Processors		Llano
A8-3550MX	AMD A-Series Processors		Llano
Sempron X2 198	AMD Sempron Processors		Llano
Athlon II X2 221	AMD Athlon Processors		Llano
Athlon II X4 651	AMD Athlon Processors		Llano
Athlon II X4 651K	AMD Athlon Processors		Llano
E2-3200	AMD E-Series Processors		Llano
A4-3300	AMD A-Series Processors		Llano
A4-3400	AMD A-Series Processors		Llano
A4-3420	AMD A-Series Processors		Llano

Model	Family	Line	uArch
A6-3500	AMD A-Series Processors		Llano
A6-3600	AMD A-Series Processors		Llano
A6-3620	AMD A-Series Processors		Llano
A6-3650	AMD A-Series Processors		Llano
A6-3670K	AMD A-Series Processors		Llano
A8-3800	AMD A-Series Processors		Llano
A8-3820	AMD A-Series Processors		Llano
A8-3850	AMD A-Series Processors		Llano
A8-3870K	AMD A-Series Processors		Llano

<u>Exhibit C.2 – Preliminary Accused Product Identification for '614 Patent –</u> <u>AMD Bulldozer/Piledriver Processors</u>

This identification of products is based on information reasonably available to Polaris, and was prepared without the benefit of discovery from AMD. Accordingly, this chart may not include non-public AMD products such as OEM or custom products. Aquila reserves the right to modify or supplement its identification of Accused Products when AMD provides more information.

Model	Family	Line	uArch
A10-6800B with	AMD A-Series	AMD A10-Series APU	
Radeon HD 8670D	Processors	for Desktops	Piledriver
A10-6800K with	AMD A-Series	AMD A10-Series APU	
Radeon HD 8670D	Processors	for Desktops	Piledriver
A10-6790K with	AMD A-Series	AMD A10-Series APU	
Radeon HD 8670D	Processors	for Desktops	Piledriver
	AMD A-Series	AMD A10-Series APU	
A10-6790B	Processors	for Desktops	Piledriver
A10-6700 with Radeon	AMD A-Series	AMD A10-Series APU	
HD 8670D	Processors	for Desktops	Piledriver
A10-6700T with	AMD A-Series	AMD A10-Series APU	
Radeon HD 8650D	Processors	for Desktops	Piledriver
	AMD A-Series	AMD A10-Series APU	
A10-5800K	Processors	for Desktops	Piledriver
077 (FL)	AMD A-Series	AMD A10-Series APU	
A10-5700	Processors	for Desktops	Piledriver
A8-6600K with Radeon	AMD A-Series	AMD A8-Series APU for	
HD 8570D	Processors	Desktops	Piledriver
	AMD A-Series	AMD A8-Series APU for	
A8-6500B	Processors	Desktops	Piledriver
A8-6500 with Radeon	AMD A-Series	AMD A8-Series APU for	
HD 8570D	Processors	Desktops	Piledriver
A8-6500T with Radeon	AMD A-Series	AMD A8-Series APU for	
HD 8550D	Processors	Desktops	Piledriver
A6-6420K with Radeon	AMD A-Series	AMD A6-Series APU for	1000
HD 8470D	Processors	Desktops	Piledriver
A6-6400K with Radeon	AMD A-Series	AMD A6-Series APU for	
HD 8470D	Processors	Desktops	Piledriver
	AMD A-Series	AMD A6-Series APU for	
A6-5400K	Processors	Desktops	Piledriver
A4-7300 with Radeon	AMD A-Series	AMD A4-Series APU for	1.0.0
HD 8470D	Processors	Desktops	Piledriver
	AMD A-Series	AMD A4-Series APU for	1.20
A4-6320B	Processors	Desktops	Piledriver

Model	Family	Line	uArch
A4-6320 with Radeon	AMD A-Series	AMD A4-Series APU for	
HD 8370D	Processors	Desktops	Piledriver
15 10 1	AMD A-Series	AMD A4-Series APU for	1.
A4-6300	Processors	Desktops	Piledriver
7.66.7.7	AMD A-Series	AMD A4-Series APU for	
A4-6300B	Processors	Desktops	Piledriver
A4-6300 with Radeon	AMD A-Series	AMD A4-Series APU for	
HD 8370D	Processors	Desktops	Piledriver
	AMD FX-Series	AMD FX 8-Core Black	
FX-9590	Processors	Edition Processors	Piledriver
10.0	AMD FX-Series	AMD FX 8-Core Black	
FX-9370	Processors	Edition Processors	Piledriver
FX-8370 with Wraith	AMD FX-Series	AMD FX 8-Core Black	
cooler	Processors	Edition Processors	Piledriver
	AMD FX-Series	AMD FX 8-Core Black	
FX-8370E	Processors	Edition Processors	Piledriver
	AMD FX-Series	AMD FX 8-Core Black	
FX-8370	Processors	Edition Processors	Piledriver
FX-8350 with Wraith	AMD FX-Series	AMD FX 8-Core Black	
cooler	Processors	Edition Processors	Piledriver
100.00100	AMD FX-Series	AMD FX 8-Core Black	
FX-8350	Processors	Edition Processors	Piledriver
	AMD FX-Series	AMD FX 8-Core Black	
FX-8320E	Processors	Edition Processors	Piledriver
	AMD FX-Series	AMD FX 8-Core Black	
FX-8320	Processors	Edition Processors	Piledriver
	AMD FX-Series	AMD FX 8-Core Black	
FX-8310	Processors	Edition Processors	Piledriver
11 0510	AMD FX-Series	AMD FX 8-Core Black	Thearver
FX-8300	Processors	Edition Processors	Piledriver
11 0500	AMD FX-Series	Editor Trocessors	Incurrer
FX-8170	Processors		Bulldozer
	AMD FX-Series	AMD FX 8-Core Black	Dundeler
FX-8150	Processors	Edition Processors	Bulldozer
11 0150	AMD FX-Series	Editori Processors	Dundozei
FX-8140	Processors		Bulldozer
	AMD FX-Series	AMD FX 8-Core Black	Dunuozer
FX-8120	Processors	Edition Processors	Bulldozer
111 0120	AMD FX-Series	Landon i rocessors	Dunuozei
FX-8100	Processors		Bulldozer
FX-6350 with Wraith	AMD FX-Series	AMD FX 6-Core Black	Landozer
cooler	Processors	Edition Processors	Piledriver
000101	1100030015	Lunion 1100055015	Incurver

Model	Family	Line	uArch
	AMD A-Series	AMD A4-Series APU for	
A4-4020	Processors	Desktops	Piledriver
A State of the second	AMD A-Series	AMD A4-Series APU for	
A4-4000	Processors	Desktops	Piledriver
A8-7200P with Radeon	AMD A-Series	AMD A8-Series APU for	
R5 Graphics	Processors	Laptops	Piledriver
	AMD FX-Series	AMD FX 6-Core Black	
FX-6350	Processors	Edition Processors	Piledriver
	AMD FX-Series	AMD FX 6-Core Black	
FX-6300	Processors	Edition Processors	Piledriver
	AMD FX-Series	AMD FX 6-Core Black	A COLORED OF A COLOR
FX-6200	Processors	Edition Processors	Bulldozer
	AMD FX-Series	Educorries	Dundellur
FX-6130	Processors		Bulldozer
	AMD FX-Series		
FX-6120	Processors	· · · · · · · · · · · · · · · · · · ·	Bulldozer
	AMD FX-Series	AMD FX 6-Core Black	
FX 6100	Processors	Edition Processors	Bulldozer
	AMD FX-Series	AMD FX 4-Core Black	
FX-4350	Processors	Edition Processors	Piledriver
	AMD FX-Series	AMD FX 4-Core Black	
FX-4320	Processors	Edition Processors	Piledriver
	AMD FX-Series	AMD FX 4-Core Black	1 mean of
FX-4300	Processors	Edition Processors	Piledriver
	AMD FX-Series	AMD FX 4-Core Black	1 mean of
FX-4170	Processors	Edition Processors	Bulldozer
111 11/0	AMD FX-Series	Editori Processors	Dundozer
FX-4150	Processors		Bulldozer
	AMD FX-Series	AMD FX 4-Core Black	Dundezer
FX-4130	Processors	Edition Processors	Bulldozer
171 4150	AMD FX-Series	Edition Trocessors	Dundozer
FX-4120	Processors		Bulldozer
171 1120	AMD FX-Series	AMD EX 4-Core Black	Dundozer
FX-4100	Processors	Edition Processors	Bulldozer
A 5250 (with Dadaan	AMD A Carrier	AMD A6 Series ADU for	Dundozei
HD 8450G	AMD A-Series	AIVID A0-Series APU IOI	Diladrivar
11D 04500	1100055015	AMD Business Class	Theurver
410-6800B with	AMD A-Sories	Quad-Core A 10-Series	
Radeon HD 8670D	Processors	APIL for Desitons	Piledriver
	1100055015	AMD Business Class	Theurver
410-6790B with	AMD A-Sories	Quad-Core A 10-Series	
Radeon HD 8670D	Processors	APIL for Desitons	Piledriver
Raucon IID 00/0D	1100055015	AT UTUT Desktops	1 neurver

Model	Family	Line	uArch
		AMD Business Class -	
A8-6500B with Radeon	AMD A-Series	Quad-Core A8-Series	
HD 8570D	Processors	APU for Desktops	Piledriver
	AMD Athlon		1.1.2.2.2.2
760K	Processors	AMD Athlon X4	Piledriver
	AMD Athlon		
750	Processors	AMD Athlon X4	Piledriver
		AMD Business Class -	
A6-6420B with Radeon	AMD A-Series	Dual-Core A6-Series APU	
HD 8470D	Processors	for Desktops	Piledriver
	AMD Athlon		
750K	Processors	AMD Athlon X4	Piledriver
		AMD Business Class -	
A6-6400B with Radeon	AMD A-Series	Dual-Core A6-Series APU	1.00
HD 8470D	Processors	for Desktops	Piledriver
	AMD Athlon		
740	Processors	AMD Athlon X4	Piledriver
		AMD Opteron 6300	
6386 SE	AMD Opteron	Series Processor	Piledriver
		AMD Opteron 6300	
6380	AMD Opteron	Series Processor	Piledriver
		AMD Opteron 6300	
6378	AMD Onteron	Series Processor	Piledriver
0570		AMD Opteron 6300	Thearter
6376	AMD Onteron	Series Processor	Piledriver
0570		AMD Opteron 6300	Thearter
6370P	AMD Onteron	Series Processor	Piledriver
05701		AMD Opteron 6300	Thearrer
6366 HE	AMD Onteron	Series Processor	Piledriver
		AMD Opteron 6300	1 110 011 / 01
6348	AMD Opteron	Series Processor	Piledriver
A4 PRO-7300B with	AMD PRO A-Series	AMD PRO A-Series A4	1 110 011 / 01
Radeon HD 8470D	Processors	APIL for Desktops	Piledriver
Radcon IID 0470D	1100035015	AMD Opteron 6300	Theurver
6311	AMD Onteron	Series Processor	Piledriver
0344	AIVID Opteroli	AMD Optorop 6300	Theurver
6338P	AMD Onteron	Series Processor	Dilectriver
05501	AND OPICION	AMD Optoron 6200	Theurver
6378	AMD Ontoron	Sarias Processor	Diladrivar
0320	AND Opteron	AMD Optoron 6200	rneunver
6220	AMD Onteror	Sorias Processor	Diladriman
0320	AIVID Opteron	AMD Optoron 6200	rneunver
(200	AMD Onterror	Aivid Opteron 0300	Dilation
0308	AND Opteron	Series Processor	rileariver

Model	Family	Line	uArch
		AMD Opteron 6200	
6287 SE	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 6200	
6284 SE	AMD Opteron	Series Processor	Bulldozer
4.1		AMD Opteron 6200	
6282 SE	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 6200	
6278	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 6200	
6276	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 6200	
6274	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 6200	1.00
6272	AMD Opteron	Series Processor	Bulldozer
1. 1. The second se		AMD Opteron 6200	
6262 HE	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 6200	
6230 HE	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 6200	
6238	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 6200	
6234	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 6200	
6220	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 6200	
6212	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 6200	
6204	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 4300	
4386	AMD Opteron	Series Processor	Piledriver
1000		AMD Opteron 4300	
43GK HE	AMD Opteron	Series Processor	Piledriver
	i i i i i i i i i i i i i i i i i i i	AMD Opteron 4300	
4376 HE	AMD Opteron	Series Processor	Piledriver
	Think option	AMD Opteron 4300	
4365	AMD Opteron	Series Processor	Piledriver
	The optimite	AMD Opteron 4300	
4340	AMD Onteron	Series Processor	Piledriver
	This option	AMD Opteron 4300	- neurver
4334	AMD Onteron	Series Processor	Piledriver
1001		AMD Opteron 4300	1 neuriver
4332 HE	AMD Onteron	Series Processor	Piledriver
		AMD Onteron 4300	Theativel
43CX FF	AMD Onteron	Series Processor	Piledriver
IJCA LL	AND Opteron	Series Flocessor	Theurver

Model	Family	Line	uArch
		AMD Opteron 4300	
4310 EE	AMD Opteron	Series Processor	Piledriver
	A Contraction of the second	AMD Opteron 4200	all contractions
4284	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 4200	
4280	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 4200	
4276 HE	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 4200	
4274 HE	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 4200	
42MX EE	AMD Opteron	Series Processor	Bulldozer
A 25-29 (AMD Opteron 4200	
4256 EE	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 4200	
4240	AMD Opteron	Series Processor	Bulldozer
	1	AMD Opteron 4200	
4238	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 4200	
4234	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 4200	
4230 HE	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 4200	
4228 HE	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 4200	
4226	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 4200	
42DX EE	AMD Opteron	Series Processor	Bulldozer
		AMD Opteron 3300	
3380	AMD Opteron	Series Processor	Piledriver
	i Line optimite	AMD Opteron 3300	
3365	AMD Opteron	Series Processor	Piledriver
		AMD Opteron 3300	
3350 HE	AMD Opteron	Series Processor	Piledriver
		AMD Opteron 3300	
3320 EE	AMD Opteron	Series Processor	Piledriver
		AMD Opteron 3200	
3280	AMD Onteron	Series Processor	Bulldozer
		AMD Opteron 3200	Bundozer
3260 HE	AMD Onteron	Series Processor	Bulldozer
		AMD Opteron 3200	Dandozer
3250 HE	AMD Onteron	Series Processor	Bulldozer
230 III	Aivid Opteron	Series Flocessol	Dundozer

Model	Family	Line	uArch
	AMD Embedded R-		-
R-252F	Series Processors		Piledriver
The state	AMD Embedded R-		
R-260H	Series Processors		Piledriver
	AMD Embedded R-		
R-268D	Series Processors		Piledriver
	AMD Embedded R-		
R-272F	Series Processors		Piledriver
	AMD Embedded R-		
R-452L	Series Processors		Piledriver
	AMD Embedded P-		Theartyer
R-460H	Series Processors		Piledriver
10 40011	AMD Embaddad D		Theuriver
P-460T	AMD Elifoedded K-		Diledriver
K-400L	AMD Embadded D		Theurver
D ACAT	AMD Embedded R-		Diladairea
K-404L	Series Processors		Piledriver
A10-5750M	AMD A-Series		Piledriver
	AMD A Series		
A10-4600M	AMD A-Series		Piledriver
The state of the	AMD A Series		
A8-5550M	AMD A-Selles		Piledriver
	AMD A Series		
A8-4500M	AMD A-Selles		Piledriver
ALC: N.S. 2444	AMD A Series		
A6-5350M	AMD A-Selles		Piledriver
	AMD A Series		
A6-4400M	Processors		Piledriver
	AMD A-Series		
A4-5150M	Processors		Piledriver
In Constant of	AMD A-Series		i the sector of
A4-4300M	Processors		Piledriver
Sector Street of	AMD A-Series		Casas and
A10-5757M	Processors		Piledrive
and a start of the	AMD A-Series		Carden and
A10-5745M	Processors		Piledrive
The state of the second	AMD A-Series		
A10-4655M	Processors		Piledrive
10 minutes	AMD A-Series		الا يدكر الأدين أ
A8-5557M	Processors		Piledriver
	AMD A-Series		
A8-5545M	Processors		Piledriver
A8-4555M	AMD A-Series		Piledriver

Model	Family	Line	uArch
	Processors		
A6-5357M	AMD A-Series Processors		Piledriver
A6-5345M	AMD A-Series Processors		Piledriver
A6-4455M	AMD A-Series Processors		Piledriver
A4-5145M	AMD A-Series Processors		Piledriver
A4-4355M	AMD A-Series Processors		Piledriver
<u>Exhibit C.3 – Preliminary Accused Product Identification for '614 Patent –</u> <u>AMD Excavator(+) Processors</u>

Model	Family	Line	uArch
7th Gen AMD PRO A4-	AMD PRO A-Series	AMD PRO A-Series	
4350B APU	Processors	A4 APU for Laptops	Excavator+
7th Gen AMD PRO A6-	AMD PRO A-Series	AMD PRO A-Series	
7350B APU	Processors	A6 APU for Laptops	Excavator+
	AMD A-Series	AMD A12-Series	1
7th Gen A12 9800 APU	Processors	APU for Desktops	Excavator+
	AMD A-Series	AMD A12-Series	
7th Gen A12 9800E APU	Processors	APU for Desktops	Excavator+
A STREET, STRE	AMD A-Series	AMD A10-Series	1
7th Gen A12 9720P APU	Processors	APU for Desktops	Excavator+
	AMD A-Series	AMD A10-Series	
7th Gen A10 9700 APU	Processors	APU for Desktops	Excavator+
	AMD A-Series	AMD A10-Series	for the second
7th Gen A10 9700E APU	Processors	APU for Desktops	Excavator+
al contra de sente con	AMD A-Series	AMD A10-Series	1
7th Gen A10-9620P APU	Processors	APU for Laptops	Excavator+
A CARL STREET	AMD A-Series	AMD A8-Series APU	
7th Gen A8 9600 APU	Processors	for Desktops	Excavator+
	AMD A-Series	AMD A6-Series APU	
7th Gen A6 9550 APU	Processors	for Desktops	Excavator+
	AMD A-Series	AMD A6-Series APU	100 million - 10
7th Gen A6 9500 APU	Processors	for Desktops	Excavator+
	AMD A-Series	AMD A6-Series APU	
7th Gen A6 9500E APU	Processors	for Desktops	Excavator+
	AMD A-Series	AMD A12-Series	
7th Gen A12-9730P APU	Processors	APU for Laptops	Excavator+
	AMD A-Series	AMD A12-Series	
7th Gen A12-9700P APU	Processors	APU for Laptops	Excavator+
	AMD A-Series	AMD A10-Series	
7th Gen A10-9630P APU	Processors	APU for Laptops	Excavator+
	AMD A-Series	AMD A10-Series	1.000
7th Gen A10-9600P APU	Processors	APU for Laptops	Excavator+
	AMD A-Series	AMD A9-Series APU	
7th Gen A9-9425 APU	Processors	for Laptops	Excavator+
7th Gen A9 9420 APU	AMD A-Series	AMD A9-Series APU	Excavator+

Model	Family	Line	uArch
	Processors	for Laptops	1
	AMD A-Series	AMD A9-Series APU	
7th Gen A9 9410 APU	Processors	for Laptops	Excavator+
	AMD A-Series	AMD A6-Series APU	land in the
7th Gen A6-9225 APU	Processors	for Laptops	Excavator+
	AMD A-Series	AMD A6-Series APU	
7th Gen A6 9220 APU	Processors	for Laptops	Excavator+
	AMD A-Series	AMD A6-Series APU	1
7th Gen A6-9220C APU	Processors	for Laptops	Excavator+
	AMD A-Series	AMD A6-Series APU	
7th Gen A6 9210 APU	Processors	for Laptops	Excavator+
and the second second	AMD A-Series	AMD A6-Series APU	
7th Gen A6-9200 APU	Processors	for Laptops	Excavator+
	AMD A-Series	AMD A6-Series APU	
7th Gen A6 9200e APU	Processors	for Laptops	Excavator+
	AMD A-Series	AMD A4-Series APU	1
7th Gen A4-9120 APU	Processors	for Laptops	Excavator+
	AMD A-Series	AMD A4-Series APU	
7th Gen A49120C APU	Processors	for Laptops	Excavator+
		AMD PRO A-Series	1
7th Gen AMD PRO A12-	AMD PRO A-Series	A12 APU for	
9800 APU	Processors	Desktops	Excavator+
Sector and and the	Constanting to a	AMD PRO A-Series	1
7th Gen AMD PRO A12-	AMD PRO A-Series	A12 APU for	1
9800E APU	Processors	Desktops	Excavator+
	1.2010-74-575-4	AMD PRO A-Series	
7th Gen AMD PRO A10-	AMD PRO A-Series	A10 APU for	and and
9700 APU	Processors	Desktops	Excavator+
		AMD PRO A-Series	
7th Gen AMD PRO A10-	AMD PRO A-Series	A10 APU for	there are
9700E APU	Processors	Desktops	Excavator+
7th Gen AMD PRO A8-9600	AMD PRO A-Series	AMD PRO A-Series	
APU	Processors	A8 APU for Desktops	Excavator+
7th Gen AMD PRO A6-9500	AMD PRO A-Series	AMD PRO A-Series	
APU	Processors	A6 APU for Desktops	Excavator+
7th Gen AMD PRO A6-	AMD PRO A-Series	AMD PRO A-Series	1000
9500E APU	Processors	A6 APU for Desktops	Excavator+
7th Gen AMD PRO A12-	AMD PRO A-Series	AMD PRO A-Series	1.
9830B APU	Processors	A12 APU for Laptops	Excavator+
7th Gen AMD PRO A12-	AMD PRO A-Series	AMD PRO A-Series	
9800B APU	Processors	A12 APU for Laptops	Excavator+
7th Gen AMD PRO A10-	AMD PRO A-Series	AMD PRO A-Series	1
9730B APU	Processors	A10 APU for Laptops	Excavator+

Model	Family	Line	uArch
7th Gen AMD PRO A10-	AMD PRO A-Series	AMD PRO A-Series	
9700B APU	Processors	A10 APU for Laptops	Excavator+
7th Gen AMD PRO A8-	AMD PRO A-Series	AMD PRO A-Series	1
9630B	Processors	A8 APU for Laptops	Excavator+
7th Gen AMD PRO A8-	AMD PRO A-Series	AMD PRO A-Series	1
9600B APU	Processors	A8 APU for Laptops	Excavator+
7th Gen AMD PRO A6-	AMD PRO A-Series	AMD PRO A-Series	
9500B APU	Processors	A6 APU for Laptops	Excavator+
	7-11 27	AMD FX-Series	1 ·
	AMD FX-Series	Processors for	1.77
7th Gen FX 9830P APU	Processors	Laptops	Excavator+
		AMD FX-Series	101100/01010
	AMD FX-Series	Processors for	1
7th Gen FX 9800P APU	Processors	Laptops	Excavator+
	AMD E-Series	AMD E2-Series APU	
7th Gen E2 9010 APU	Processors	for Laptons	Excavator+
	AMD A-Series	AMD A10-Series	Literator
6th Gen A10-8700P APU	Processors	APIL for Lantons	Excavator
	AMD A-Series	AMD A8-Series APU	Lacuvator
6th Gen A8-8600P APU	Processors	for Lantons	Excavator
	1100035015	AMD PRO A-Series	Lacavator
6th Gen AMD PRO A12-	AMD PRO A-Series	A12 APIL for	
8870 ADI	Processors	Desttons	Excevator
8870 AI 0	1100055015	AMD PRO A_Series	LACAVATO
6th Gen AMD PPO A12	AMD PPO A Series	A12 ADI for	1.00
8870F APII	Processors	Desktons	Excavator
8870E AI O	1100055015	AMD PRO A Sorios	LACAVATO
6th Gap AMD PRO A10	AMD PRO A Series	AND FRO A-Series	
8770 ADI	AIVID FRO A-Series	Desistans	Evenuetor
8770 AFO	FIOCESSOIS	AMD DDO A Carios	Excavator
6th Con AMD BBO A10	AMD DDO A Carias	AIMD PRO A-Series	
9770E ADII	AIMD FRO A-Selles	All AFU IOI	Evenuetor
67/0E AFU		Deskiops	Excavator
oth Gen AMD PRO A8-	AMD PRO A-Series	AMD PRO A-Series	
8650B APU	Processors	A8 APU for Desktops	Excavator
otn Gen AMD PRO A6-8570	AMD PRO A-Series	AMD PRO A-Series	T
APU	Processors	A6 APU for Desktops	Excavator
oth Gen AMD PRO A6-	AMD PRO A-Series	AMD PRO A-Series	T
8570E APU	Processors	A6 APU for Desktops	Excavator
6th Gen AMD PRO A6-	AMD PRO A-Series	AMD PRO A-Series	Q
8550B APU	Processors	A6 APU for Desktops	Excavator
6th Gen AMD PRO A4-	AMD PRO A-Series	AMD PRO A-Series	(*************************************
8350B APU	Processors	A4 APU for Desktops	Excavator
6th Gen AMD PRO A12-	AMD PRO A-Series	AMD PRO A-Series	Excavator

Model	Family	Line	uArch
8830B APU	Processors	A12 APU for Laptops	1
6th Gen AMD PRO A12-	AMD PRO A-Series	AMD PRO A-Series	1
8800B APU	Processors	A12 APU for Laptops	Excavator
6th Gen AMD PRO A10-	AMD PRO A-Series	AMD PRO A-Series	to the second to
8780P APU	Processors	A10 APU for Laptops	Excavator
6th Gen AMD PRO A10-	AMD PRO A-Series	AMD PRO A-Series	100 million (1990)
8730B APU	Processors	A10 APU for Laptops	Excavator
6th Gen AMD PRO A10-	AMD PRO A-Series	AMD PRO A-Series	
8700B APU	Processors	A10 APU for Laptops	Excavator
6th Gen AMD PRO A8-	AMD PRO A-Series	AMD PRO A-Series	1
8600B APU	Processors	A8 APU for Laptops	Excavator
6th Gen AMD PRO A6-	AMD PRO A-Series	AMD PRO A-Series	1
8530B APU	Processors	A6 APU for Laptops	Excavator
6th Gen AMD PRO A6-	AMD PRO A-Series	AMD PRO A-Series	
8500B APU	Processors	A6 APU for Laptops	Excavator
		AMD FX-Series	
	AMD FX-Series	Processors for	1 - C - C
6th Gen FX-8800P APU	Processors	Laptops	Excavator
A6-8500P with Radeon R5	AMD A-Series	AMD A6-Series APU	
Graphics	Processors	for Laptops	Excavator
A10-8700P with Radeon R6	AMD A-Series	AMD A10-Series	1
Graphics	Processors	APU for AIOs	Excavator
	AMD Athlon	the set of the second second	
7th Gen AMD Athlon X4 970	Processors	AMD Athlon X4	Excavator
A8-8600P with Radeon R6	AMD A-Series	AMD A8-Series APU	
Graphics	Processors	for AIOs	Excavator
	AMD Athlon		COLORD VITTA SAFE
7th Gen AMD Athlon X4 950	Processors	AMD Athlon X4	Excavator
	AMD Athlon		
7th Gen AMD Athlon X4 940	Processors	AMD Athlon X4	Excavator
A6-8500P with Radeon R5	AMD A-Series	AMD A6-Series APU	
Graphics	Processors	for AIOs	Excavator
	AMD Athlon		
835	Processors	AMD Athlon X4	Excavator
845 with Near Silent Thermal	AMD Athlon		1
Solution	Processors	AMD Athlon X4	Excavator
FX-8800P with Radeon R7	AMD FX-Series	AMD FX-Series	
Graphics	Processors	Processors for AIOs	Excavator
	AMD Embedded R-		a
RX-421ND	Series Processors	R-Series SOC	Excavator
	AMD Embaddad P		Lacavator
RX-421BD	Series Processore	R-Series SOC	Excavator
101-421DD	001001100005015	IC SCITCS SOC	LACAVAIOI

Model	Family	Line	uArch
	AMD Embedded R-		
RX-418GD	Series Processors	R-Series SOC	Excavator
A 111 M	AMD Embedded R-	A COMPANY OF THE OWNER	1.000
RX-416GD	Series Processors	R-Series SOC	Excavator
	AMD Embedded R-		1
RX-216TD	Series Processors	R-Series SOC	Excavator
	AMD Embedded R-		
RX-216GD	Series Processors	R-Series SOC	Excavator
	AMD Embedded G-	3rd Generation G-	1
GX-224IJ	Series Processors	Series SOC J Family	Excavator
OV ALCH	AMD Embedded G-	3rd Generation G-	The second second
GX-215JJ	Series Processors	Series SOC J Family	Excavator
	AMD Embedded G-	3rd Generation G-	La transmissione
GX-21/GI	Series Processors	Series SOC I Family	Excavator
CTL 100 CT	AMD Embedded G-		Excavator
GX-420GI	Series Processors		and the second second
GX-212H	AMD Embedded G-		Excavator
07-21255	AMD Embedded G-		Less out
GX-220IJ	Series Processors		Excavator
X3216	AMD Opteron	AMD Operton X3000-series	Excavator
X3418	AMD Opteron	AMD Operton X3000-series	Excavator
X3421	AMD Opteron	AMD Operton X3000-series	Excavator
	AMD Athlon		1011
Athlon X4 835	Processors		Excavator
111 121015	AMD Athlon		The second second
Athion X4 845	Processors		Excavator

<u>Exhibit D.1 – Preliminary Accused Product Identification for '519 Patent –</u> <u>AMD Family 12h Processors</u>

Model	Family	Line	uArch
	(main states and states and states)	AMD Athlon II	
641	AMD Athlon Processors	X4	Llano
638	AMD Athlon Processors	AMD Athlon II X4	Llano
631	AMD Athlon Processors	AMD Athlon II X4	Llano
631	AMD Athlon Processors	AMD Athlon II X4	Llano
620e	AMD Athlon Processors	AMD Athlon II X4	Llano
E2-3000M	AMD E-Series Processors	10 S	Llano
A4-3300M	AMD A-Series Processors		Llano
A4-3305M	AMD A-Series Processors	1	Llano
A4-3310MX	AMD A-Series Processors		Llano
A4-3320M	AMD A-Series Processors		Llano
A4-3330MX	AMD A-Series Processors		Llano
A6-3400M	AMD A-Series Processors		Llano
A6-3410MX	AMD A-Series Processors		Llano
A6-3420M	AMD A-Series Processors		Llano
A6-3430MX	AMD A-Series Processors		Llano
A8-3500M	AMD A-Series Processors		Llano
A8-3510MX	AMD A-Series Processors		Llano
A8-3520M	AMD A-Series Processors		Llano
A8-3530MX	AMD A-Series Processors		Llano
A8-3550MX	AMD A-Series Processors		Llano
Sempron X2 198	AMD Sempron Processors		Llano
Athlon II X2 221	AMD Athlon Processors		Llano
Athlon II X4 651	AMD Athlon Processors		Llano
Athlon II X4 651K	AMD Athlon Processors		Llano
E2-3200	AMD E-Series Processors	· · · · · · · · · · · · · · · · · · ·	Llano
A4-3300	AMD A-Series Processors		Llano
A4-3400	AMD A-Series Processors		Llano
A4-3420	AMD A-Series Processors		Llano

Model	Family	Line	uArch
A6-3500	AMD A-Series Processors		Llano
A6-3600	AMD A-Series Processors		Llano
A6-3620	AMD A-Series Processors		Llano
A6-3650	AMD A-Series Processors		Llano
A6-3670K	AMD A-Series Processors		Llano
A8-3800	AMD A-Series Processors		Llano
A8-3820	AMD A-Series Processors		Llano
A8-3850	AMD A-Series Processors		Llano
A8-3870K	AMD A-Series Processors		Llano

<u>Exhibit D.2 – Preliminary Accused Product Identification for '519 Patent –</u> <u>AMD Family 14h Processors</u>

Model	Family	uArch
G-Series T24L	AMD Embedded G-Series Processors	Bobcat
G-Series T30L	AMD Embedded G-Series Processors	Bobcat
G-Series T48L	AMD Embedded G-Series Processors	Bobcat
G-Series T16R	AMD Embedded G-Series Processors	Bobcat
G-Series T40R	AMD Embedded G-Series Processors	Bobcat
G-Series T40E	AMD Embedded G-Series Processors	Bobcat
G-Series T40N	AMD Embedded G-Series Processors	Bobcat
G-Series T40R	AMD Embedded G-Series Processors	Bobcat
G-Series T44R	AMD Embedded G-Series Processors	Bobcat
G-Series T48E	AMD Embedded G-Series Processors	Bobcat
G-Series T48N	AMD Embedded G-Series Processors	Bobcat
G-Series T52R	AMD Embedded G-Series Processors	Bobcat
G-Series T56E	AMD Embedded G-Series Processors	Bobcat
G-Series T56N	AMD Embedded G-Series Processors	Bobcat
C-50	C-Series	Bobcat
C-60	C-Series	Bobcat
C-70	C-Series	Bobcat
E-240	AMD E-Series Processors	Bobcat
E-300	AMD E-Series Processors	Bobcat

Model	Family	uArch
E-350	AMD E-Series Processors	Bobcat
E-450	AMD E-Series Processors	Bobcat
E1-1200	AMD E-Series Processors	Bobcat
E1-1500[23]	AMD E-Series Processors	Bobcat
E2-1800	AMD E-Series Processors	Bobcat
E2-2000[23]	AMD E-Series Processors	Bobcat
Z-01	Z-Series	Bobcat
Z-60[24]	Z-Series	Bobcat

<u>Exhibit D.3 – Preliminary Accused Product Identification for '519 Patent –</u> <u>AMD Family 15h Processors</u>

Model	Family	Line	uArch
7th Gen AMD			
PRO A4-4350B	AMD PRO A-Series	AMD PRO A-Series A4 APU	1.00
APU	Processors	for Laptops	Excavator+
7th Gen AMD	Contractor with		
PRO A6-7350B	AMD PRO A-Series	AMD PRO A-Series A6 APU	
APU	Processors	for Laptops	Excavator+
7th Gen A12	AMD A-Series	AMD A12-Series APU for	1. Jac. 11 1
9800 APU	Processors	Desktops	Excavator+
7th Gen A12	AMD A-Series	AMD A12-Series APU for	
9800E APU	Processors	Desktops	Excavator+
7th Gen A12	AMD A-Series	AMD A10-Series APU for	
9720P APU	Processors	Desktops	Excavator+
7th Gen A10	AMD A-Series	AMD A10-Series APU for	
9700 APU	Processors	Desktops	Excavator+
7th Gen A10	AMD A-Series	AMD A10-Series APU for	
9700E APU	Processors	Desktops	Excavator+
7th Gen A10-	AMD A-Series	AMD A10-Series APU for	1 1 1 1 1 1 1
9620P APU	Processors	Laptops	Excavator+
7th Gen A8 9600	AMD A-Series	AMD A8-Series APU for	
APU	Processors	Desktops	Excavator+
7th Gen A6 9550	AMD A-Series	AMD A6-Series APU for	1.5.1
APU	Processors	Desktops	Excavator+
7th Gen A6 9500	AMD A-Series	AMD A6-Series APU for	
APU	Processors	Desktops	Excavator+
7th Gen A6	AMD A-Series	AMD A6-Series APU for	
9500E APU	Processors	Desktops	Excavator+
7th Gen A12-	AMD A-Series	AMD A12-Series APU for	
9730P APU	Processors	Laptops	Excavator+
7th Gen A12-	AMD A-Series	AMD A12-Series APU for	
9700P APU	Processors	Laptops	Excavator+
7th Gen A10-	AMD A-Series	AMD A10-Series APU for	
9630P APU	Processors	Laptops	Excavator+
7th Gen A10-	AMD A-Series	AMD A10-Series APU for	
9600P APU	Processors	Laptops	Excavator+
7th Gen A9-9425	AMD A-Series	AMD A9-Series APU for	Excavator+

Model	Family	Line	uArch
APU	Processors	Laptops	
7th Gen A9 9420	AMD A-Series	AMD A9-Series APU for	
APU	Processors	Laptops	Excavator+
7th Gen A9 9410	AMD A-Series	AMD A9-Series APU for	
APU	Processors	Laptops	Excavator+
7th Gen A6-9225	AMD A-Series	AMD A6-Series APU for	
APU	Processors	Laptops	Excavator+
7th Gen A6 9220	AMD A-Series	AMD A6-Series APU for	
APU	Processors	Laptops	Excavator+
7th Gen A6-	AMD A-Series	AMD A6-Series APU for	1. The Part of the
9220C APU	Processors	Laptops	Excavator+
7th Gen A6 9210	AMD A-Series	AMD A6-Series APU for	
APU	Processors	Laptops	Excavator+
7th Gen A6-9200	AMD A-Series	AMD A6-Series APU for	
APU	Processors	Laptops	Excavator+
7th Gen A6	AMD A-Series	AMD A6-Series APU for	
9200e APU	Processors	Laptops	Excavator+
7th Gen A4-9120	AMD A-Series	AMD A4-Series APU for	
APU	Processors	Laptops	Excavator+
7th Gen	AMD A-Series	AMD A4-Series APU for	
A49120C APU	Processors	Laptops	Excavator+
7th Gen AMD	TOTAL REV WEITER	The second second second	
PRO A12-9800	AMD PRO A-Series	AMD PRO A-Series A12 APU	1.1.1.1.1.1.1.1
APU	Processors	for Desktops	Excavator+
7th Gen AMD		 Contract of a second sec	
PRO A12-9800E	AMD PRO A-Series	AMD PRO A-Series A12 APU	(inclusion) and
APU	Processors	for Desktops	Excavator+
7th Gen AMD			
PRO A10-9700	AMD PRO A-Series	AMD PRO A-Series A10 APU	1
APU	Processors	for Desktops	Excavator+
7th Gen AMD	and the second		
PRO A10-9700E	AMD PRO A-Series	AMD PRO A-Series A10 APU	
APU	Processors	for Desktops	Excavator+
7th Gen AMD			
PRO A8-9600	AMD PRO A-Series	AMD PRO A-Series A8 APU	Burn and
APU	Processors	for Desktops	Excavator+
7th Gen AMD			
PRO A6-9500	AMD PRO A-Series	AMD PRO A-Series A6 APU	
APU	Processors	for Desktops	Excavator+
7th Gen AMD	Section Section 1.		
PRO A6-9500E	AMD PRO A-Series	AMD PRO A-Series A6 APU	
APU	Processors	for Desktops	Excavator+
7th Gen AMD	AMD PRO A-Series	AMD PRO A-Series A12 APU	
PRO A12-9830B	Processors	for Laptops	Excavator+

Model	Family	Line	uArch
APU			
7th Gen AMD			2
PRO A12-9800B	AMD PRO A-Series	AMD PRO A-Series A12 APU	
APU	Processors	for Laptops	Excavator+
7th Gen AMD			
PRO A10-9730B	AMD PRO A-Series	AMD PRO A-Series A10 APU	
APU	Processors	for Laptops	Excavator+
7th Gen AMD			
PRO A10-9700B	AMD PRO A-Series	AMD PRO A-Series A10 APU	
APU	Processors	for Laptops	Excavator+
7th Gen AMD	AMD PRO A-Series	AMD PRO A-Series A8 APU	
PRO A8-9630B	Processors	for Laptops	Excavator+
7th Gen AMD			
PRO A8-9600B	AMD PRO A-Series	AMD PRO A-Series A8 APU	
APU	Processors	for Laptops	Excavator+
7th Gen AMD			
PRO A6-9500B	AMD PRO A-Series	AMD PRO A-Series A6 APU	
APU	Processors	for Laptops	Excavator+
7th Gen FX	AMD FX-Series	AMD FX-Series Processors for	
9830P APU	Processors	Laptops	Excavator+
7th Gen FX	AMD FX-Series	AMD FX-Series Processors for	
9800P APU	Processors	Laptops	Excavator+
7th Gen E2 9010	AMD E-Series	AMD E2-Series APU for	
APU	Processors	Laptops	Excavator+
6th Gen A10-	AMD A-Series	AMD A10-Series APU for	
8700P APU	Processors	Laptops	Excavator
6th Gen A8-	AMD A-Series	AMD A8-Series APU for	
8600P APU	Processors	Laptops	Excavator
6th Gen AMD			
PRO A12-8870	AMD PRO A-Series	AMD PRO A-Series A12 APU	
APU	Processors	for Desktops	Excavator
6th Gen AMD			
PRO A12-8870E	AMD PRO A-Series	AMD PRO A-Series A12 APU	
APU	Processors	for Desktops	Excavator
6th Gen AMD	Contraction and the second		
PRO A10-8850B	AMD PRO A-Series	AMD PRO A-Series A10 APU	
APU	Processors	for Desktops	Steamroller
6th Gen AMD		the second state of the second state of the	
PRO A10-8770	AMD PRO A-Series	AMD PRO A-Series A10 APU	
APU	Processors	for Desktops	Excavator
6th Gen AMD	2.0.00.000		
PRO A10-8770E	AMD PRO A-Series	AMD PRO A-Series A10 APU	
APU	Processors	for Desktops	Excavator

Model	Family	Line	uArch
6th Gen AMD PRO A10-8750B APU	AMD PRO A-Series Processors	AMD PRO A-Series A10 APU for Desktops	Steamroller
6th Gen AMD PRO A8-8650B APU	AMD PRO A-Series Processors	AMD PRO A-Series A8 APU for Desktops	Excavator
6th Gen AMD PRO A6-8570 APU	AMD PRO A-Series Processors	AMD PRO A-Series A6 APU for Desktops	Excavator
6th Gen AMD PRO A6-8570E APU	AMD PRO A-Series Processors	AMD PRO A-Series A6 APU for Desktops	Excavator
6th Gen AMD PRO A6-8550B APU	AMD PRO A-Series Processors	AMD PRO A-Series A6 APU for Desktops	Excavator
6th Gen AMD PRO A4-8350B APU	AMD PRO A-Series Processors	AMD PRO A-Series A4 APU for Desktops	Excavator
6th Gen AMD PRO A12-8830B APU	AMD PRO A-Series Processors	AMD PRO A-Series A12 APU for Laptops	Excavator
6th Gen AMD PRO A12-8800B APU	AMD PRO A-Series Processors	AMD PRO A-Series A12 APU for Laptops	Excavator
6th Gen AMD PRO A10-8780P APU	AMD PRO A-Series Processors	AMD PRO A-Series A10 APU for Laptops	Excavator
6th Gen AMD PRO A10-8730B APU	AMD PRO A-Series Processors	AMD PRO A-Series A10 APU for Laptops	Excavator
6th Gen AMD PRO A10-8700B APU	AMD PRO A-Series Processors	AMD PRO A-Series A10 APU for Laptops	Excavator
6th Gen AMD PRO A8-8600B APU	AMD PRO A-Series Processors	AMD PRO A-Series A8 APU for Laptops	Excavator
6th Gen AMD PRO A6-8530B APU	AMD PRO A-Series Processors	AMD PRO A-Series A6 APU for Laptops	Excavator
6th Gen AMD PRO A6-8500B APU	AMD PRO A-Series Processors	AMD PRO A-Series A6 APU for Laptops	Excavator
6th Gen FX- 8800P APU	AMD FX-Series Processors	AMD FX-Series Processors for Laptops	Excavator

Model	Family	Line	uArch
A10-7890K with			
Radeon R7			
Graphics and	AMD A-Series	AMD A10-Series APU for	
Wraith cooler	Processors	Desktops	Steamroller
A10-7870K with	AMD A-Series	AMD A10-Series APU for	
Radeon R7 Series	Processors	Desktops	Steamroller
A10-7870K with			
Radeon R7			
Graphics and	1997 - 1994 - 1997 - 1977 - 1997 - 19		
Near Silent	AMD A-Series	AMD A10-Series APU for	
Thermal Solution	Processors	Desktops	Steamroller
A10-7860K with	AMD A-Series	AMD A10-Series APU for	
Radeon R7 Series	Processors	Desktops	Steamroller
A10-7860K with			
Radeon R7			
Graphics and			
Near Silent	AMD A-Series	AMD A10-Series APU for	
Thermal Solution	Processors	Desktops	Steamroller
A10-7850K with	AMD A-Series	AMD A10-Series APU for	
Radeon R7 Series	Processors	Desktops	Steamroller
A10-7800 with	AMD A-Series	AMD A10-Series APU for	
Radeon R7 Series	Processors	Desktops	Steamroller
A10-7700K with	AMD A-Series	AMD A10-Series APU for	
Radeon R7 Series	Processors	Desktops	Steamroller
A10-6800B with			
Radeon HD	AMD A-Series	AMD A10-Series APU for	
8670D	Processors	Desktops	Piledriver
A10-6800K with			
Radeon HD	AMD A-Series	AMD A10-Series APU for	1
8670D	Processors	Desktops	Piledriver
A10-6790K with	110000000	2 John op o	
Radeon HD	AMD A-Series	AMD A10-Series APU for	1.0.2
8670D	Processors	Desktops	Piledriver
007012	AMD A-Series	AMD A10-Series APU for	Thearver
A10-6790B	Processors	Desktons	Piledriver
A10-6700 with	1100035015	Desktops	Thearver
Radeon HD	AMD A-Series	AMD A 10-Series APLI for	
8670D	Processors	Desktons	Diledriver
A10-6700T with	1100055015	DUSKIOPS	Theurver
Radeon HD	AMD A-Sorias	AMD A10-Series ADIT for	
8650D	Processors	Desktops	Diladrivar
	1100055015	Desktops	1 neurver
A8-/6/0K with			
Radeon R/	AMD A-Series	AMD A8-Series APU for	
Graphics and	Processors	Desktops	Steamroller

Model	Family	Line	uArch
Near Silent			
Thermal Solution			
	1		1
A8-7650K with	AMD A-Series	AMD A8-Series APU for	
Radeon R7 Series	Processors	Desktops	Steamroller
A8-7650K with			
Radeon R7			
Graphics and	AND A Contra	AMD AS Series ADU For	
Near Silent	AMD A-Series	AMD A8-Series APU for	C4
A 8 7600 mith	AMD A Carias	AMD AS Series ADU for	Steamroller
A8-7000 with	AMD A-Series	AMD A8-Series APU for	C4
Radeon R/ Series	AMD A Carrier	AMD A 10 Series A DU for	Steamroner
A 10 5900V	AMD A-Series	AMD A10-Series APU for	Dila dairea
A10-3800K	AMD A Series	AMD A 10 Series A DU for	Piledriver
110 5700	AMD A-Series	AMD ATO-Series APU for	Dila dairean
A10-3700	Processors	Desktops	Piledriver
A8-0000K Willi	AMD A Series	AMD AS Series ADU for	+
8570D	AIVID A-Series	AMD As-Selles APO IO	Diladrivar
6370D	AMD A Soriag	AMD AS Series ADU for	Pheuriver
18 6500P	Alvid A-Series	AMD As-Series AFU IOI	Diladrivar
A0-0300D	Processors	Desktops	Pheuriver
Ao-0300 Willi	AMD A Sorias	AMD AS Series ADU for	101
8570D	Processors	Desktops	Diladrivar
A8-6500T with	1100055015	Desktops	Theurver
Radeon HD	AMD A-Series	AMD A8-Series APU for	1.000
8550D	Processors	Desktons	Piledriver
A6-7470K with	AMD A-Series	AMD A6-Series APU for	Theuriver
Radeon R5 Series	Processors	Desktops	Steamroller
A6-7400K with	AMD A-Series	AMD A6-Series APU for	Steamoner
Radeon R5 Series	Processors	Desktops	Steamroller
A6-6420K with	110000000	20011000	
Radeon HD	AMD A-Series	AMD A6-Series APU for	
8470D	Processors	Desktops	Piledriver
A6-6400K with			
Radeon HD	AMD A-Series	AMD A6-Series APU for	1.1.1
8470D	Processors	Desktops	Piledriver
	AMD A-Series	AMD A6-Series APU for	
A6-5400K	Processors	Desktops	Piledriver
A4-7300 with			
Radeon HD	AMD A-Series	AMD A4-Series APU for	
8470D	Processors	Desktops	Piledriver
a subscription of	AMD A-Series	AMD A4-Series APU for	
A4-6320B	Processors	Desktops	Piledriver

Model	Family	Line	uArch
A4-6320 with			
Radeon HD	AMD A-Series	AMD A4-Series APU for	
8370D	Processors	Desktops	Piledriver
1. State 1.	AMD A-Series	AMD A4-Series APU for	
A4-6300	Processors	Desktops	Piledriver
	AMD A-Series	AMD A4-Series APU for	1.00
A4-6300B	Processors	Desktops	Piledriver
A4-6300 with	11222 T. T. T. T. T. T.		
Radeon HD	AMD A-Series	AMD A4-Series APU for	and a state of the
8370D	Processors	Desktops	Piledriver
	AMD FX-Series	AMD FX 8-Core Black	
FX-9590	Processors	Edition Processors	Piledriver
	AMD FX-Series	AMD FX 8-Core Black	
FX-9370	Processors	Edition Processors	Piledriver
FX-8370 with	AMD FX-Series	AMD FX 8-Core Black	
Wraith cooler	Processors	Edition Processors	Piledriver
A 1 - 1 - 1 - 1 - 1	AMD FX-Series	AMD FX 8-Core Black	11120
FX-8370E	Processors	Edition Processors	Piledriver
A10-7400P with	C. Strate Con		
Radeon R6	AMD A-Series	AMD A10-Series APU for	
Graphics	Processors	Laptops	Steamroller
	AMD FX-Series	AMD FX 8-Core Black	111111
FX-8370	Processors	Edition Processors	Piledriver
A10-7300 with		and the second second second second	1
Radeon R6	AMD A-Series	AMD A10-Series APU for	111111121
Graphics	Processors	Laptops	Steamroller
FX-8350 with	AMD FX-Series	AMD FX 8-Core Black	
Wraith cooler	Processors	Edition Processors	Piledriver
	AMD FX-Series	AMD FX 8-Core Black	
FX-8350	Processors	Edition Processors	Piledriver
	AMD FX-Series	AMD FX 8-Core Black	
FX-8320E	Processors	Edition Processors	Piledriver
	AMD FX-Series	AMD FX 8-Core Black	
FX-8320	Processors	Edition Processors	Piledriver
X. 7. 11 1 1 1 1	AMD FX-Series	AMD FX 8-Core Black	
FX-8310	Processors	Edition Processors	Piledriver
	AMD FX-Series	AMD FX 8-Core Black	-
FX-8300	Processors	Edition Processors	Piledriver
	AMD FX-Series		
FX-8170	Processors		Bulldozer
	AMD FX-Series	AMD FX 8-Core Black	
FX-8150	Processors	Edition Processors	Bulldozer
FX-8140	AMD FX-Series		Bulldozer

ProcessorsAMD FX-SeriesAMD FX 8-Core BlackFX-8120ProcessorsEdition ProcessorsEAMD FX-SeriesAMD FX-SeriesEFX-8100ProcessorsEFX-6350 withAMD FX-SeriesAMD FX 6-Core BlackWraith coolerProcessorsEdition ProcessorsA4-4020ProcessorsDesktopsProcessorsDesktopsPA4-4000ProcessorsDesktopsProcessorsDesktopsPA4-4000ProcessorsDesktopsProcessorsDesktopsPA4-4000ProcessorsDesktopsProcessorsDesktopsPA8-7200P withAMD A-SeriesAMD A8-Series APU forRadeon R5AMD A-SeriesAMD FX 6-Core BlackFX-6350ProcessorsEdition ProcessorsA8-7100 withRadeon R5AMD A-SeriesRadeon R5AMD A-SeriesAMD FX 6-Core BlackFX-6300ProcessorsEdition ProcessorsAMD FX-SeriesAMD FX 6-Core BlackFX-6300FX-6130ProcessorsEdition ProcessorsAMD FX-SeriesAMD FX 6-Core BlackFX-6130FX-6120ProcessorsEdition ProcessorsAMD FX-SeriesAMD FX 6-Core BlackFX-6120ProcessorsAMD FX-SeriesAMD FX 6-Core BlackFX-6120ProcessorsAMD FX-SeriesAMD FX 6-Core Black	Bulldozer Bulldozer 'iledriver 'iledriver
AMD FX-SeriesAMD FX 8-Core BlackFX-8120ProcessorsEAMD FX-SeriesFdition ProcessorsEFX-8100ProcessorsEFX-8100ProcessorsAMD FX 6-Core BlackFX-6350 withAMD FX-SeriesAMD FX 6-Core BlackWraith coolerProcessorsEdition ProcessorsA4-4020ProcessorsDesktopsA4-4000ProcessorsDesktopsA4-4000ProcessorsDesktopsA4-4000ProcessorsDesktopsA4-4000ProcessorsDesktopsA4-4000ProcessorsDesktopsA4-4000ProcessorsDesktopsA4-4000ProcessorsDesktopsA4-4000ProcessorsDesktopsA4-4000ProcessorsDesktopsA4-4000ProcessorsDesktopsA4-4000ProcessorsDesktopsA4-4000ProcessorsDesktopsA4-4000ProcessorsPA4-4000AMD A-SeriesAMD A4-Series APU forGraphicsProcessorsLaptopsProcessorsEdition ProcessorsPA8-7100 withRadeon R5AMD A-SeriesAMD FX-SeriesAMD FX 6-Core BlackPFX-6300ProcessorsEdition ProcessorsAMD FX-SeriesAMD FX 6-Core BlackPFX-6130ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackFX-6120<	Bulldozer Bulldozer Piledriver
FX-8120ProcessorsEdition ProcessorsEAMD FX-SeriesAMD FX-SeriesFX-8100ProcessorsEFX-8100ProcessorsAMD FX-SeriesAMD FX 6-Core BlackFXWraith coolerProcessorsEdition ProcessorsPAMD A-SeriesAMD A4-Series APU forPA4-4020ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsLaptopsPA8-7200P withRHID A-SeriesAMD FX 6-Core BlackFX-6350ProcessorsLaptopsSA8-7100 withRAMD FX-SeriesAMD FX 6-Core BlackFX-6300ProcessorsEdition ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackFFX-6130ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackFFX	Bulldozer Bulldozer Piledriver
AMD FX-Series ProcessorsEFX-8100ProcessorsEFX-6350 withAMD FX-SeriesAMD FX 6-Core Black Edition ProcessorsPAMD A-SeriesAMD A4-Series APU for DesktopsPA4-4020ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA8-7200P with Radeon R5AMD A-Series ProcessorsAMD A8-Series APU for LaptopsPA8-7100 with Radeon R5AMD A-Series ProcessorsAMD FX 6-Core Black Edition ProcessorsPA8-7100 with Radeon R5AMD A-Series ProcessorsAMD A8-Series APU for LaptopsPA8-7100 with Radeon R5AMD A-Series AMD FX-SeriesAMD A8-Series APU for LaptopsSFX-6300ProcessorsLaptopsSAMD FX-Series ProcessorsAMD FX 6-Core Black Edition ProcessorsPFX-6130ProcessorsBAMD FX-Series ProcessorsBFX-6120ProcessorsBAMD FX-Series ProcessorsBFX-6120ProcessorsAMD FX-Series ProcessorsBAMD FX-Series ProcessorsAMD FX 6-Core Black 	Bulldozer Piledriver Piledriver
FX-8100ProcessorsEFX-6350 withAMD FX-SeriesAMD FX 6-Core BlackWraith coolerProcessorsEdition ProcessorsPAMD A-SeriesAMD A4-Series APU forPA4-4020ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA8-7200P withRadeon R5AMD A-SeriesAMD A8-Series APU forGraphicsProcessorsLaptopsPAMD FX-SeriesAMD FX 6-Core BlackPFX-6350ProcessorsLaptopsPA8-7100 withRadeon R5AMD A-SeriesAMD A8-Series APU forGraphicsProcessorsLaptopsSA400 FX-SeriesAMD A8-Series APU forSFX-6300ProcessorsLaptopsSAMD FX-SeriesAMD FX 6-Core BlackFFX-6130ProcessorsEdition ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackFFX-6120ProcessorsBAMD FX-SeriesFX-6120ProcessorsBAMD FX-SeriesBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBAMD FX-SeriesAMD FX 6-Core BlackB<	Bulldozer <u>'iledriver</u> 'iledriver
FX-6350 with Wraith coolerAMD FX-Series ProcessorsAMD FX 6-Core Black Edition ProcessorsPAMD A-SeriesAMD A4-Series APU for DesktopsPA4-4020ProcessorsDesktopsPAMD A-SeriesAMD A4-Series APU for DesktopsPA4-4000ProcessorsDesktopsPA8-7200P with Radeon R5AMD A-SeriesAMD A8-Series APU for LaptopsPA8-7200P with Radeon R5AMD A-SeriesAMD A8-Series APU for LaptopsPA8-7100 with Radeon R5ProcessorsLaptopsPA8-7100 with Radeon R5AMD A-SeriesAMD FX 6-Core Black Edition ProcessorsPFX-6350ProcessorsLaptopsPA8-7100 with 	Piledriver Piledriver
Wraith coolerProcessorsEdition ProcessorsPAMD A-SeriesAMD A4-Series APU forAA4-4020ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA8-7200P withAMD A-SeriesAMD A4-Series APU forPRadeon R5AMD A-SeriesAMD A8-Series APU forPGraphicsProcessorsLaptopsPA8-7100 withAMD FX-SeriesAMD FX 6-Core BlackPRadeon R5AMD A-SeriesAMD A8-Series APU forPA8-7100 withAMD A-SeriesAMD A8-Series APU forPGraphicsProcessorsLaptopsSA8-7100 withAMD A-SeriesAMD A8-Series APU forPFX-6300ProcessorsLaptopsSAMD FX-SeriesAMD FX 6-Core BlackPFX-6300ProcessorsEdition ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackPFX-6130ProcessorsEdition ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackPFX-6120ProcessorsBAMD FX-SeriesBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBAMD FX-SeriesBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBAMD FX-SeriesAMD FX 6-Core BlackBAMD FX-SeriesAMD FX 6-Core B	viledriver
AMD A-SeriesAMD A4-Series APU forA4-4020ProcessorsDesktopsPAMD A-SeriesAMD A4-Series APU forPA4-4000ProcessorsDesktopsPA8-7200P withPA8-7200P withPRadeon R5AMD A-SeriesAMD A8-Series APU forPGraphicsProcessorsLaptopsPAMD FX-SeriesAMD FX 6-Core BlackPFX-6350ProcessorsEdition ProcessorsPA8-7100 withPAMD A-SeriesAMD A8-Series APU forRadeon R5AMD A-SeriesAMD A8-Series APU forPGraphicsProcessorsEdition ProcessorsPA8-7100 withPAMD FX-SeriesAMD FX 6-Core BlackFX-6300ProcessorsEdition ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackPFX-6100ProcessorsEdition ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackPFX-6120ProcessorsBAMD FX-SeriesBAMD FX-SeriesAMD FX 6-Core BlackPBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBAMD FX 6-Core BlackBAMD FX-SeriesAMD FX 6-Core BlackPBAMD FX-SeriesAMD FX 6-Core BlackBAMD FX-SeriesAMD FX 6-Core BlackBAMD FX-SeriesAMD FX 6-Core BlackBAMD FX-SeriesAMD FX 6-Core BlackBAMD FX-SeriesAMD FX 6-Core Black <td>Piledriver</td>	Piledriver
A4-4020ProcessorsDesktopsPAMD A-SeriesAMD A4-Series APU forA4-4000ProcessorsDesktopsPA4-4000ProcessorsDesktopsPA8-7200P withPRadeon R5AMD A-SeriesAMD A8-Series APU forPGraphicsProcessorsLaptopsPAMD FX-SeriesAMD FX 6-Core BlackPFX-6350ProcessorsEdition ProcessorsPA8-7100 withRadeon R5AMD A-SeriesAMD A8-Series APU forGraphicsProcessorsLaptopsSA4-7100 withRadeon R5AMD A-SeriesAMD A8-Series APU forGraphicsProcessorsLaptopsSAMD FX-SeriesAMD FX 6-Core BlackFFX-6300ProcessorsEdition ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackFFX-6130ProcessorsEdition ProcessorsBAMD FX-SeriesAMD FX-SeriesBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackFFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackF </td <td>Piledriver</td>	Piledriver
AMD A-SeriesAMD A4-Series APU forA4-4000ProcessorsDesktopsPA8-7200P withAMD A-SeriesAMD A8-Series APU forFRadeon R5AMD A-SeriesAMD A8-Series APU forPGraphicsProcessorsLaptopsPAMD FX-SeriesAMD FX 6-Core BlackFFX-6350ProcessorsEdition ProcessorsPA8-7100 withRadeon R5AMD A-SeriesAMD A8-Series APU forRadeon R5AMD AMD A-SeriesAMD A8-Series APU forFGraphicsProcessorsLaptopsSAMD FX-SeriesAMD FX 6-Core BlackFFX-6300ProcessorsEdition ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackFFX-6130ProcessorsEdition ProcessorsBAMD FX-SeriesAMD FX-SeriesBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsAMD FX 6-Core Black	iladairean
A4-4000ProcessorsDesktopsPA8-7200P withAMD A-SeriesAMD A8-Series APU forFRadeon R5AMD A-SeriesAMD A8-Series APU forPGraphicsProcessorsLaptopsPAMD FX-SeriesAMD FX 6-Core BlackFFX-6350ProcessorsEdition ProcessorsPA8-7100 withFAMD A8-Series APU forFRadeon R5AMD A-SeriesAMD A8-Series APU forFGraphicsProcessorsLaptopsSAMD FX-SeriesAMD FX 6-Core BlackPFX-6300ProcessorsEdition ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackPFX-6300ProcessorsEdition ProcessorsBFX-6130ProcessorsBAMD FX-SeriesBFX-6120ProcessorsBAMD FX-SeriesBAMD FX-SeriesAMD FX-SeriesBBFX-6120ProcessorsBAMD FX-SeriesBAMD FX-SeriesAMD FX-SeriesBAMD FX-SeriesFX-6120ProcessorsBAMD FX-SeriesBAMD FX-SeriesAMD FX-SeriesBAMD FX-SeriesBFX-6120ProcessorsAMD FX 6-Core BlackBAMD FX-SeriesAMD FX 6-Core BlackBAMD FX-SeriesAMD FX 6-Core BlackB	iladair
A8-7200P with Radeon R5AMD A-Series ProcessorsAMD A8-Series APU for LaptopsPGraphicsProcessorsLaptopsPAMD FX-SeriesAMD FX 6-Core BlackPFX-6350ProcessorsEdition ProcessorsPA8-7100 with 	neariver
Radeon R5AMD A-SeriesAMD A8-Series APU for LaptopsGraphicsProcessorsLaptopsPAMD FX-SeriesAMD FX 6-Core BlackFX-6350FX-6350ProcessorsEdition ProcessorsPA8-7100 withRadeon R5AMD A-SeriesAMD A8-Series APU forGraphicsProcessorsLaptopsSAMD FX-SeriesAMD FX-SeriesAMD FX 6-Core BlackFX-6300ProcessorsEdition ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackFX-6200FX-6200ProcessorsEdition ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackFX-6130FX-6130ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsAMD FX 6-Core Black	
GraphicsProcessorsLaptopsPAMD FX-SeriesAMD FX 6-Core BlackFX-6350ProcessorsPFX-6350ProcessorsEdition ProcessorsPA8-7100 withRadeon R5AMD A-SeriesAMD A8-Series APU forRGraphicsProcessorsLaptopsSAMD FX-SeriesAMD FX 6-Core BlackFX-6300PFX-6300ProcessorsEdition ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackFX-6200PFX-6200ProcessorsEdition ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackFX-6130PFX-6130ProcessorsBFX-6120BAMD FX-SeriesAMD FX-SeriesBBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBAMD FX-SeriesAMD FX 6-Core BlackBAMD FX-SeriesAMD FX 6-Core BlackBAMD FX-SeriesAMD FX 6-Core BlackB	
AMD FX-SeriesAMD FX 6-Core BlackFX-6350ProcessorsEdition ProcessorsPA8-7100 withRadeon R5AMD A-SeriesAMD A8-Series APU forGraphicsProcessorsLaptopsSAMD FX-SeriesAMD FX 6-Core BlackFX-6300FX-6300ProcessorsEdition ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackPFX-6300ProcessorsEdition ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackFFX-6130ProcessorsEdition ProcessorsBFX-6130ProcessorsBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBAMD FX-SeriesBFX-6120ProcessorsBAMD FX-SeriesBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core Black	iledriver
FX-6350ProcessorsEdition ProcessorsPA8-7100 withA8-7100 withAMD A-SeriesAMD A8-Series APU forRadeon R5AMD A-SeriesAMD A8-Series APU forSGraphicsProcessorsLaptopsSAMD FX-SeriesAMD FX 6-Core BlackFX-6300ProcessorsEdition ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackFX-6200ProcessorsEdition ProcessorsBFX-6130ProcessorsBFX-6130ProcessorsBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsAMD FX 6-Core BlackFX-6120ProcessorsAMD FX 6-Core Black	
A8-7100 with Radeon R5AMD A-SeriesAMD A8-Series APU for LaptopsGraphicsProcessorsLaptopsSAMD FX-SeriesAMD FX 6-Core BlackPFX-6300ProcessorsEdition ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackPFX-6200ProcessorsEdition ProcessorsBAMD FX-SeriesAMD FX-SeriesBFX-6130ProcessorsBFX-6130ProcessorsBFX-6120ProcessorsBAMD FX-SeriesBFX-6120ProcessorsBAMD FX-SeriesBFX-6120ProcessorsBAMD FX-SeriesBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackFX-6120ProcessorsFX-6120ProcessorsFX-6120ProcessorsAMD FX-SeriesAMD FX 6-Core Black	iledriver
Radeon R5 GraphicsAMD A-Series ProcessorsAMD A8-Series APU for LaptopsSAMD FX-SeriesAMD FX 6-Core BlackFX-6300ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackPPAMD FX-SeriesAMD FX 6-Core BlackPFX-6200ProcessorsEdition ProcessorsBAMD FX-SeriesAMD FX-SeriesBFX-6130ProcessorsBFX-6120ProcessorsBAMD FX-SeriesAMD FX-SeriesBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core BlackBFX-6120ProcessorsAMD FX 6-Core Black	
GraphicsProcessorsLaptopsSAMD FX-SeriesAMD FX 6-Core BlackFX-6300ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackPFX-6200ProcessorsEdition ProcessorsBAMD FX-SeriesAMD FX-SeriesBFX-6130ProcessorsBFX-6120ProcessorsBAMD FX-SeriesBAMD FX-SeriesBAMD FX-SeriesBFX-6120ProcessorsBAMD FX-SeriesBAMD FX-SeriesBFX-6120ProcessorsBAMD FX-SeriesBAMD FX-SeriesBAMD FX-SeriesBFX-6120ProcessorsFX-6120ProcessorsAMD FX-SeriesBAMD FX-SeriesBAMD FX-SeriesBAMD FX-SeriesBAMD FX-SeriesBAMD FX-SeriesAMD FX 6-Core Black	
AMD FX-SeriesAMD FX 6-Core BlackFX-6300ProcessorsEdition ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackEdition ProcessorsEFX-6200ProcessorsEdition ProcessorsEAMD FX-SeriesFX-6130ProcessorsEFX-6130ProcessorsBAMD FX-SeriesBFX-6120ProcessorsBAMD FX-SeriesBAMD FX-SeriesBFX-6120ProcessorsBAMD FX-SeriesBAMD FX-SeriesBFX-6120ProcessorsBAMD FX-SeriesAMD FX 6-Core Black	teamroller
FX-6300ProcessorsEdition ProcessorsPAMD FX-SeriesAMD FX 6-Core BlackFX-6200ProcessorsEdition ProcessorsEdition ProcessorsE	
AMD FX-SeriesAMD FX 6-Core BlackFX-6200ProcessorsEdition ProcessorsBAMD FX-SeriesProcessorsBFX-6130ProcessorsBAMD FX-SeriesBFX-6120ProcessorsBAMD FX-SeriesBAMD FX-SeriesBFX-6120ProcessorsBAMD FX-SeriesBAMD FX-SeriesBAMD FX-SeriesBAMD FX-SeriesB	iledriver
FX-6200ProcessorsEdition ProcessorsEAMD FX-SeriesBFX-6130ProcessorsBAMD FX-SeriesBFX-6120ProcessorsBAMD FX-SeriesBAMD FX-SeriesBAMD FX-SeriesBAMD FX-SeriesB	
AMD FX-Series B FX-6130 Processors B AMD FX-Series B FX-6120 Processors B AMD FX-Series B AMD FX-Series B AMD FX-Series B	Bulldozer
FX-6130 Processors E AMD FX-Series Processors B AMD FX-Series AMD FX-Series AMD FX 6-Core Black	
AMD FX-Series B FX-6120 Processors B AMD FX-Series AMD FX 6-Core Black	Bulldozer
FX-6120 Processors B AMD FX-Series AMD FX 6-Core Black	
AMD FX-Series AMD FX 6-Core Black	Bulldozer
FX 6100 Processors Edition Processors B	Bulldozer
AMD FX-Series AMD FX 4-Core Black	
FX-4350 Processors Edition Processors P	iledriver
AMD FX-Series AMD FX 4-Core Black	
FX-4320 Processors Edition Processors P	iledriver
AMD FX-Series AMD FX 4-Core Black	
FX-4300 Processors Edition Processors P	iledriver
AMD FX-Series AMD FX 4-Core Black	
FX-4170 Processors Edition Processors E	Bulldozer
AMD FX-Series	
FX-4150 Processors B	Bulldozer
AMD FX-Series AMD FX 4-Core Black	
FX-4130 Processors Edition Processors E	Bulldozer
AMD FX-Series	
FX-4120 Processors B	

Model	Family	Line	uArch
	AMD FX-Series	AMD FX 4-Core Black	
FX-4100	Processors	Edition Processors	Bulldozer
A6-8500P with		12 - CO. 12 - L. 12 - CO. 27	
Radeon R5	AMD A-Series	AMD A6-Series APU for	
Graphics	Processors	Laptops	Excavator
A6-7000 with			
Radeon R4	AMD A-Series	AMD A6-Series APU for	
Graphics	Processors	Laptops	Steamroller
A6-5350M with			
Radeon HD	AMD A-Series	AMD A6-Series APU for	
8450G	Processors	Laptops	Piledriver
A10-8700P with	100000000000000000000000000000000000000		
Radeon R6	AMD A-Series	AMD A10-Series APU for	
Graphics	Processors	AIOs	Excavator
7th Gen AMD			
Athlon X4 970	AMD Athlon Processors	AMD Athlon X4	Excavator
A8-8600P with			
Radeon R6	AMD A-Series	AMD A8-Series APU for	
Graphics	Processors	AIOs	Excavator
7th Gen AMD			
Athlon X4 950	AMD Athlon Processors	AMD Athlon X4	Excavator
7th Gen AMD			
Athlon X4 940	AMD Athlon Processors	AMD Athlon X4	Excavator
A6-8500P with			
Radeon R5	AMD A-Series	AMD A6-Series APU for	1
Graphics	Processors	AIOs	Excavator
830	AMD Athlon Processors	AMD Athlon X4	Steamroller
840	AMD Athlon Processors	AMD Athlon X4	Steamroller
880K with Near			
Silent Thermal			
Solution	AMD Athlon Processors	AMD Athlon X4	Steamroller
870K with Near			
Silent Thermal			
Solution	AMD Athlon Processors	AMD Athlon X4	Steamroller
860K	AMD Athlon Processors	AMD Athlon X4	Steamroller
A10-6800B with	Local All All Contract	AMD Business Class - Quad-	
Radeon HD	AMD A-Series	Core A10-Series APU for	
8670D	Processors	Desktops	Piledriver
860K with Near			
Silent Thermal			
Solution	AMD Athlon Processors	AMD Athlon X4	Steamroller
A10-6790B with	AMD A-Series	AMD Business Class - Quad-	
Radeon HD	Processors	Core A10-Series APU for	Piledriver

Model	Family	Line	uArch
8670D		Desktops	
835	AMD Athlon Processors	AMD Athlon X4	Excavator
845 with Near Silent Thermal Solution	AMD Athlon Processors	AMD Athlon X4	Excavator
A8-6500B with Radeon HD 8570D	AMD A-Series Processors	AMD Business Class - Quad- Core A8-Series APU for Desktops	Piledriver
760K	AMD Athlon Processors	AMD Athlon X4	Piledriver
750	AMD Athlon Processors	AMD Athlon X4	Piledriver
A6-6420B with Radeon HD 8470D	AMD A-Series Processors	AMD Business Class - Dual- Core A6-Series APU for Desktops	Piledriver
750K	AMD Athlon Processors	AMD Athlon X4	Piledriver
A6-6400B with Radeon HD 8470D	AMD A-Series Processors	AMD Business Class - Dual- Core A6-Series APU for Desktops	Piledriver
740	AMD Athlon Processors	AMD Athlon X4	Piledriver
6386 SE	AMD Opteron	AMD Opteron 6300 Series Processor	Piledriver
6380	AMD Opteron	AMD Opteron 6300 Series Processor	Piledriver
A10 PRO-7850B with Radeon R7 Graphics	AMD PRO A-Series Processors	AMD PRO A-Series A10 APU for Desktops	Steamroller
6378	AMD Opteron	AMD Opteron 6300 Series Processor	Piledriver
6376	AMD Opteron	AMD Opteron 6300 Series Processor	Piledriver
A10 PRO-7800B with Radeon R7 Graphics	AMD PRO A-Series Processors	AMD PRO A-Series A10 APU for Desktops	Steamroller
A8 PRO-7600B with Radeon R7 Graphics	AMD PRO A-Series Processors	AMD PRO A-Series A8 APU for Desktops	Steamroller
6370P	AMD Opteron	AMD Opteron 6300 Series Processor	Piledriver
A6 PRO-7400B with Radeon R5 Graphics	AMD PRO A-Series Processors	AMD PRO A-Series A6 APU for Desktops	Steamroller
6366 HE	AMD Opteron	AMD Opteron 6300 Series Processor	Piledriver

Model	Family	Line	uArch
A4 PRO-7350B with Radeon R5 Graphics	AMD PRO A-Series Processors	AMD PRO A-Series A4 APU for Desktops	Steamroller
6348	AMD Opteron	AMD Opteron 6300 Series Processor	Piledriver
A4 PRO-7300B with Radeon HD 8470D	AMD PRO A-Series Processors	AMD PRO A-Series A4 APU for Desktops	Piledriver
6344	AMD Opteron	AMD Opteron 6300 Series Processor	Piledriver
A10 PRO-7350B with Radeon R6 Graphics	AMD PRO A-Series Processors	AMD PRO A-Series A10 APU for Laptops	Steamroller
6338P	AMD Opteron	AMD Opteron 6300 Series Processor	Piledriver
6328	AMD Opteron	AMD Opteron 6300 Series Processor	Piledriver
A8 PRO-7150B with Radeon R5 Graphics	AMD PRO A-Series Processors	AMD PRO A-Series A8 APU for Laptops	Steamroller
6320	AMD Opteron	AMD Opteron 6300 Series Processor	Piledriver
A6 PRO-7050B with Radeon R4 Graphics	AMD PRO A-Series Processors	AMD PRO A-Series A6 APU for Laptops	Steamroller
6308	AMD Opteron	AMD Opteron 6300 Series Processor	Piledriver
6287 SE	AMD Opteron	AMD Opteron 6200 Series Processor	Bulldozer
6284 SE	AMD Opteron	AMD Opteron 6200 Series Processor	Bulldozer
FX-7600P with Radeon R7 Graphics	AMD FX-Series Processors	AMD FX-Series Processors for Laptops	Steamroller
6282 SE	AMD Opteron	AMD Opteron 6200 Series Processor	Bulldozer
FX-7500 with Radeon R7 Graphics	AMD FX-Series Processors	AMD FX-Series Processors for Laptops	Steamroller
6278	AMD Opteron	AMD Opteron 6200 Series Processor	Bulldozer
6276	AMD Opteron	AMD Opteron 6200 Series Processor	Bulldozer

Model	Family	Line	uArch
FX-8800P with			
Radeon R7	AMD FX-Series	AMD FX-Series Processors for	
Graphics	Processors	AIOs	Excavator
2.6		AMD Opteron 6200 Series	1.
6274	AMD Opteron	Processor	Bulldozer
		AMD Opteron 6200 Series	
6272	AMD Opteron	Processor	Bulldozer
		AMD Opteron 6200 Series	
6262 HE	AMD Opteron	Processor	Bulldozer
		AMD Opteron 6200 Series	La Callera
6230 HE	AMD Opteron	Processor	Bulldozer
	1. S.	AMD Opteron 6200 Series	and the second
6238	AMD Opteron	Processor	Bulldozer
	100000	AMD Opteron 6200 Series	
6234	AMD Opteron	Processor	Bulldozer
		AMD Opteron 6200 Series	
6220	AMD Opteron	Processor	Bulldozer
		AMD Opteron 6200 Series	
6212	AMD Opteron	Processor	Bulldozer
		AMD Opteron 6200 Series	
6204	AMD Opteron	Processor	Bulldozer
		AMD Opteron 4300 Series	
4386	AMD Opteron	Processor	Piledriver
		AMD Opteron 4300 Series	
43GK HE	AMD Opteron	Processor	Piledriver
		AMD Opteron 4300 Series	
4376 HE	AMD Opteron	Processor	Piledriver
		AMD Opteron 4300 Series	
4365	AMD Opteron	Processor	Piledriver
		AMD Opteron 4300 Series	
4340	AMD Opteron	Processor	Piledriver
	a a construction of the second	AMD Opteron 4300 Series	
4334	AMD Opteron	Processor	Piledriver
		AMD Opteron 4300 Series	
4332 HE	AMD Opteron	Processor	Piledriver
		AMD Opteron 4300 Series	
43CX EE	AMD Opteron	Processor	Piledriver
		AMD Opteron 4300 Series	
4310 EE	AMD Opteron	Processor	Piledriver
		AMD Opteron 4200 Series	
4284	AMD Opteron	Processor	Bulldozer
1.02		AMD Opteron 4200 Series	
4280	AMD Opteron	Processor	Bulldozer
4276 HE	AMD Opteron	AMD Opteron 4200 Series	Bulldozer

Model	Family	Line	uArch
		Processor	
		AMD Opteron 4200 Series	
4274 HE	AMD Opteron	Processor	Bulldozer
		AMD Opteron 4200 Series	
42MX EE	AMD Opteron	Processor	Bulldozer
	NUSS CON	AMD Opteron 4200 Series	
4256 EE	AMD Opteron	Processor	Bulldozer
	and the second second	AMD Opteron 4200 Series	
4240	AMD Opteron	Processor	Bulldozer
115	and the second second	AMD Opteron 4200 Series	
4238	AMD Opteron	Processor	Bulldozer
		AMD Opteron 4200 Series	200
4234	AMD Opteron	Processor	Bulldozer
	1100 0	AMD Opteron 4200 Series	
4230 HE	AMD Opteron	Processor	Bulldozer
	and the second sec	AMD Opteron 4200 Series	
4228 HE	AMD Opteron	Processor	Bulldozer
a de la composición de	data setter -	AMD Opteron 4200 Series	2.2.2.2
4226	AMD Opteron	Processor	Bulldozer
		AMD Opteron 4200 Series	
42DX EE	AMD Opteron	Processor	Bulldozer
		AMD Opteron 3300 Series	distant of the
3380	AMD Opteron	Processor	Piledriver
	the state of the second second	AMD Opteron 3300 Series	1.0
3365	AMD Opteron	Processor	Piledriver
a state state		AMD Opteron 3300 Series	
3350 HE	AMD Opteron	Processor	Piledriver
dia		AMD Opteron 3300 Series	
3320 EE	AMD Opteron	Processor	Piledriver
		AMD Opteron 3200 Series	
3280	AMD Opteron	Processor	Bulldozer
and the second	and the second second	AMD Opteron 3200 Series	2000
3260 HE	AMD Opteron	Processor	Bulldozer
	1100 0	AMD Opteron 3200 Series	
3250 HE	AMD Opteron	Processor	Bulldozer
	AMD Embedded R-		1.1.1
RX-421ND	Series Processors	R-Series SOC	Excavator
	AMD Embedded R-		
RX-421BD	Series Processors	R-Series SOC	Excavator
	AMD Embedded R-		
RX-418GD	Series Processors	R-Series SOC	Excavator
10.00	AMD Embedded R-		
RX-416GD	Series Processors	R-Series SOC	Excavator

Model	Family	Line	uArch
	AMD Embedded R-		
RX-216TD	Series Processors	R-Series SOC	Excavator
	AMD Embedded R-	a succession and a succession of the succession	
RX-216GD	Series Processors	R-Series SOC	Excavator
	AMD Embedded R-		
RX-427NB	Series Processors	2nd Generation R-Series APU	Steamroller
	AMD Embedded R-		
RX-427BB	Series Processors	2nd Generation R-Series APU	Steamroller
	AMD Embedded R-		
RX-425BB	Series Processors	2nd Generation R-Series APU	Steamroller
	AMD Embedded R-		
RX-225FB	Series Processors	2nd Generation R-Series APU	Steamroller
	AMD Embedded R-		
RX-219NB	Series Processors	2nd Generation R-Series APU	Steamroller
	AMD Embedded G-	3rd Generation G-Series SOC	2001
GX-224IJ	Series Processors	J Family	Excavator
CN ALCH	AMD Embedded G-	3rd Generation G-Series SOC	F
GX-215JJ	Series Processors	J Family	Excavator
CTT ALECT	AMD Embedded G-	3rd Generation G-Series SOC 1	-
GX-21/GI	Series Processors	Family	Excavator
CV 120CI	AMD Embedded G-		Excavator
GA-420GI	Series Processors		
GX-21211	AMD Embedded G-		Excavator
GA-21255	AMD Embedded G		1
GX-22011	Series Processors		Excavator
GA 22015	AMD Embedded B-		-
R-252F	Series Processors		Piledriver
1 2521	AMD Embedded R-		Theativer
R-260H	Series Processors		Piledriver
11 20011	AMD Embedded R-		Theartyer
R-268D	Series Processors		Piledriver
11 2002	AMD Embedded R-		- incurren
R-272F	Series Processors		Piledriver
<u></u>	AMD Embedded R-		
R-452L	Series Processors		Piledriver
	AMD Embedded R-		
R-460H	Series Processors		Piledriver
	AMD Embedded R-		I mean ver
R-460L	Series Processors		Piledriver
R-460L	Series Processors		Piledriver

Model	Family	Line	uArch
10.00	AMD Embedded R-		1.4.1.1
R-464L	Series Processors		Piledriver
X3216	AMD Opteron	AMD Operton X3000-series	Excavator
X3418	AMD Opteron	AMD Operton X3000-series	Excavator
X3421	AMD Opteron	AMD Operton X3000-series	Excavator
A10-5750M	AMD A-Series Processors		Piledriver
A10-4600M	AMD A-Series Processors		Piledriver
A8-5550M	AMD A-Series Processors		Piledriver
A8-4500M	AMD A-Series Processors		Piledriver
A6-5350M	AMD A-Series Processors		Piledriver
A6-4400M	AMD A-Series Processors		Piledriver
A4-5150M	AMD A-Series Processors		Piledriver
A4-4300M	AMD A-Series Processors		Piledriver
A10-5757M	AMD A-Series Processors		Piledriver
A10-5745M	AMD A-Series Processors		Piledriver
A10-4655M	AMD A-Series Processors		Piledriver
A8-5557M	AMD A-Series Processors		Piledriver
A8-5545M	AMD A-Series Processors		Piledriver
A8-4555M	AMD A-Series Processors		Piledriver
A6-5357M	AMD A-Series Processors		Piledriver
A6-5345M	AMD A-Series Processors		Piledriver
A6-4455M	AMD A-Series Processors		Piledriver
A4-5145M	AMD A-Series		Piledriver

Model	Family	Line	uArch
	Processors		
A4-4355M	AMD A-Series Processors		Piledriver
Athlon X2 450	AMD Athlon Processors		Steamroller
Athlon X4 830	AMD Athlon Processors		Steamroller
Athlon X4 840	AMD Athlon Processors		Steamroller
Athlon X4 860K	AMD Athlon Processors		Steamroller
Athlon X4 870K	AMD Athlon Processors		Steamroller
Athlon X4 880K	AMD Athlon Processors		Steamroller
Athlon X4 835	AMD Athlon Processors		Excavator
Athlon X4 845	AMD Athlon Processors		Excavator

<u>Exhibit D.4 – Preliminary Accused Product Identification for '519 Patent –</u> <u>AMD 16h Product Family</u>

Model	Family	Line	uArch
A6-6310 with Radeon	AMD A-Series	AMD A6-Series APU for	
R4 Graphics	Processors	Desktops	Jaguar+
A6-5200 with Radeon	AMD A-Series	AMD A6-Series APU for	
HD 8400	Processors	Desktops	Jaguar
A4-5100 with Radeon	AMD A-Series	AMD A4-Series APU for	
HD 8330	Processors	Desktops	Jaguar
A4-5000 with Radeon	AMD A-Series	AMD A4-Series APU for	12.1.1
HD 8330	Processors	Desktops	Jaguar
A10 Micro-6700T with	AMD A-Series	AMD A10-Series APU	
Radeon R6 Graphics	Processors	for Laptops	Jaguar+
	AMD A-Series		
A6 Micro 6500T	Processors		Jaguar+
A8-7410 with Radeon	AMD A-Series	AMD A8-Series APU for	
R5 Graphics	Processors	Laptops	Jaguar+
A8-6410 with Radeon	AMD A-Series	AMD A8-Series APU for	
R5 Graphics	Processors	Laptops	Jaguar+
A6-7310 with Radeon	AMD A-Series	AMD A6-Series APU for	
R4 Graphics	Processors	Laptops	Jaguar+
A6-6310 with Radeon	AMD A-Series	AMD A6-Series APU for	
R4 Graphics	Processors	Laptops	Jaguar+
A6-5200M with Radeon	AMD A-Series	AMD A6-Series APU for	
HD 8400	Processors	Laptops	Jaguar
A4-7210 with Radeon	AMD A-Series	AMD A4-Series APU for	
R3 Graphics	Processors	Laptops	Jaguar+
A4 Micro-6400T with	AMD A-Series	AMD A4-Series APU for	
Radeon R3 Graphics	Processors	Laptops	Jaguar+
A4-6210 with Radeon	AMD A-Series	AMD A4-Series APU for	
R3 Graphics	Processors	Laptops	Jaguar+
A4-5100 with Radeon	AMD A-Series	AMD A4-Series APU for	
HD 8330	Processors	Laptops	Jaguar
A4-5000 with Radeon	AMD A-Series	AMD A4-Series APU for	1000
HD 8330	Processors	Laptops	Jaguar
1.1. (250)	AMD A-Series		+2
A4-6250J	Processors		Jaguar+

Model	Family	Line	uArch
	AMD A-Series		4000
A6-6310	Processors		Jaguar+
A8-6410 with Radeon R5 Graphics	AMD A-Series Processors	AMD A8-Series APU for AIOs	Jaguar+
A6-7310 with Radeon	AMD A-Series	AMD A6-Series APU for	0
R4 Graphics	Processors	AIOs	Jaguar+
A4-7210 with Radeon	AMD A-Series	AMD A4-Series APU for	
R3 Graphics	Processors	AIOs	Jaguar+
X1150	AMD Onteron	AMD Opteron X1100 Series Processors	Iaouar
AA PRO-3350B with	AMD PRO A-Series	AMD PRO A-Series A4	Jaguar
Radeon R4 Graphics	Processors	APU for Lantons	Taonar+
A4 PRO-3340B with	1100050015	The o for Euptops	Juguar
Radeon HD 8240	AMD PRO A-Series	AMD PRO A-Series A4	1
Graphics	Processors	APU for Laptops	Jaguar
Athlon 5370 APU with		AMD Athlon Ouad-Core	
Radeon R3 Series	AMD Athlon Processors	APU	Jaguar
Athlon 5350 APU with		AMD Athlon Quad-Core	0
Radeon R3 Series	AMD Athlon Processors	APU	Jaguar
Athlon 5150 APU with		AMD Athlon Quad-Core	1.0
Radeon R3 Series	AMD Athlon Processors	APU	Jaguar
Sempron 3850 APU		AMD Sempron Quad-	10 m
with Radeon R3 Series	AMD Sempron	Core APU	Jaguar
Sempron 2650 APU		AMD Sempron Dual-Core	1
with Radeon R3 Series	AMD Sempron	APU	Jaguar
E2-7110 with Radeon	AMD E-Series	AMD E2-Series APU for	1.00
R2 Graphics	Processors	Laptops	Jaguar+
E2-7110 with Radeon	AMD E-Series	AMD E2-Series APU for	
R2 Graphics	Processors	Laptops	Jaguar+
E2-6110 with Radeon	AMD E-Series	AMD E2-Series APU for	+
R2 Graphics	Processors	Laptops	Jaguar+
E2-3800 with Radeon	AMD E-Series	AMD E2-Series APU for	Timeter
HD 8280	Processors	Laptops	Jaguar
	AIVID E-Series	AND E2-Series APU IOF	Income
F2-7110 with Dadoon	AMD E-Series	AMD F2-Series ADI for	Jaguar
R? Graphics	Processors	AND L2-Selles AFU IOF	Iamar+
F1-7010 with Radeon	AMD F-Series	AMD F1-Series APII for	Jaguar
R2 Graphics	Processors	Laptons	Jaouar+
F1 Micro-6200T with	AMD F-Series	AMD F1-Series APII for	Juguur .
Radeon R? Graphics	Processors	Lantons	Jaouar+
E1-6010 with Radeon	AMD E-Series	AMD E1-Series APU for	Juguur
R2 Graphics	Processors	Laptops	Jaguar+

Model	Family	Line	uArch
10 CON	AMD E-Series	AMD E1-Series APU for	
E1-6015	Processors	Laptops	Jaguar+
E1-2500 with Radeon	AMD E-Series	AMD E1-Series APU for	
HD 8240	Processors	Laptops	Jaguar
E1-2200 with Radeon	AMD E-Series	AMD E1-Series APU for	-
HD 8210	Processors	Laptops	Jaguar
E1-2100 with Radeon	AMD E-Series	AMD E1-Series APU for	
HD 8210	Processors	Laptops	Jaguar
E1-7010 with Radeon	AMD E-Series	AMD E1-Series APU for	
R2 Graphics	Processors	AIOs	Jaguar
		AMD Opteron X2100	
AMD Opteron X2170	AMD Opteron	Series APU	Jaguar
AMD Opteron X2150		AMD Opteron X2100	0
APU	AMD Opteron	Series APU	Jaguar
	AMD Embedded G-	2nd Generation G-Series	0
GX-424CC	Series Processors	SOC	Jaguar+
	AMD Embedded G-	2nd Generation G-Series	- ugua
GX-420MC	Series Processors	SOC	Tamar+
GIT 120101C	AMD Embedded G	2nd Generation G-Series	Juguar
GY-412TC	Series Processors	SOC	Tamar+
0A-41210	AMD Embaddad C	2nd Constantion G Series	Jaguar
CV 412UC	AND Embedded G-	211d Generation G-Series	Tomort
UA-41211C	Series Flocessols		Jaguar
OV HAVO	AMD Embedded G-	2nd Generation G-Series	-
GX-410VC	Series Processors	SOC	Jaguar+
And a state of the	AMD Embedded G-	2nd Generation G-Series	2
GX-224PC	Series Processors	SOC	Jaguar+
	AMD Embedded G-	2nd Generation G-Series	2.1.1
GX-222GC	Series Processors	SOC	Jaguar+
	AMD Embedded G-	2nd Generation G-Series	
GX-216HC	Series Processors	SOC	Jaguar+
	AMD Embedded G-	2nd Generation G-Series	
GX-212JC	Series Processors	SOC	Jaguar+
A Taken and a second second	AMD Embedded G-	2nd Generation G-Series	
GX-210JC	Series Processors	SOC	Jaguar+
	AMD Embedded G-	1st Generation G-Series	
GX-420CA	Series Processors	SOC	Jaguar
	AMD Embedded G-	1st Generation G-Series	0
GX-416RA	Series Processors	SOC	Jaguar
	AMD Embedded G-	1st Generation G-Series	O
GX-415GA	Series Processors	SOC	Iamar
011 113011	AMD Embaddad C	1st Constain G Series	Jaguai
GY-411GA	Series Processors	SOC	Inoner
UA-411UA	Series Processors	300	Jaguar

Model	Family	Line	uArch
	AMD Embedded G-	1st Generation G-Series	
GX-218TF	Series Processors	SOC	Jaguar
	AMD Embedded G-	1st Generation G-Series	
GX-217GA	Series Processors	SOC	Jaguar
	AMD Embedded G-	1st Generation G-Series	
GX-210UA	Series Processors	SOC	Jaguar
	AMD Embedded G-	1st Generation G-Series	12
GX-210JA	Series Processors	SOC	Jaguar
	AMD Embedded G-	1st Generation G-Series	
GX-210HA	Series Processors	SOC	Jaguar
	AMD Embedded G-	1st Generation G-Series	
GX-209HA	Series Processors	SOC	Jaguar
	AMD Embedded G-	1st Generation G-Series	
GX-208VF	Series Processors	SOC	Jaguar
	AMD Embedded G-	110000000000000000000000000000000000000	
GX-218GL	Series Processors	G-Series LX SOC	Jaguar+
	AMD Embedded G-		
GX-215GL	Series Processors	G-Series LX SOC	Jaguar+
	AMD Embedded G-		0
GX-210KL	Series Processors	G-Series LX SOC	Jaguar+
	AMD Embedded G-		0
GX-210HL	Series Processors	G-Series LX SOC	Jaguar+
	AMD Embedded G-		0
GX-216HC	Series Processors		Jaguar+
	AMD Embedded G-		0
GX-222GC	Series Processors		Jaguar+
	AMD Embedded G-		
GX-424CC	Series Processors		Jaguar+
	AMD Embedded G-		
GX-208JL	Series Processors		Jaguar+
	AMD Embedded G-		Bonn
GX-210HL	Series Processors		Taouar+
OIT LIVIIL	AMD Embedded G-		Juguar
GX-210II	Series Processors		Taouar+
GA 2103L	AMD A-Series		Juguar
A6-1450	Processors		Jaguar
	AMD A-Series		
A4-1350	Processors		Jaguar
	AMD A-Series		0
A4-1250	Processors		Jaguar
	AMD A-Series		
A4-1200	Processors		Jaguar

Model	Family	Line	uArch
Playstation 4 APU			Jaguar
Playstation 4 Slim APU			Jaguar
Playstation 4 Pro APU			Jaguar
Xbox One APU].	<u></u>	Jaguar
Xbox One S APU			Jaguar
Xbox one X APU			Jaguar

<u>Exhibit D.5 – Preliminary Accused Product Identification for '519 Patent –</u> <u>Products Containing Zen or Zen+ Cores</u>

Model	Family	Line	uArch
AMD Athlon 240GE	AMD Athlon Processors	AMD Athlon Desktop Processors with Radeon Vega Graphics	Zen
AMD Athlon 220GE	AMD Athlon Processors	AMD Athlon Desktop Processors with Radeon Vega Graphics	Zen
AMD Athlon 200GE	AMD Athlon Processors	AMD Athlon Desktop Processors with Radeon Vega Graphics	Zen
AMD Ryzen 7 3750H	AMD Ryzen Processors	AMD Ryzen 7 Mobile Processors with Radeon RX Vega Graphics	Zen+
AMD Ryzen 7 3700U	AMD Ryzen Processors	AMD Ryzen 7 Mobile Processors with Radeon RX Vega Graphics	Zen+
AMD Ryzen 5 3550H	AMD Ryzen Processors	AMD Ryzen 5 Mobile Processors with Radeon Vega Graphics	Zen+
AMD Ryzen 5 3500U	AMD Ryzen Processors	AMD Ryzen 5 Mobile Processors with Radeon Vega Graphics	Zen+
AMD Ryzen 3 3300U	AMD Ryzen Processors	AMD Ryzen 3 Mobile Processors with Radeon Vega Graphics	Zen+
AMD Ryzen 3 3200U	AMD Ryzen Processors	AMD Ryzen 3 Mobile Processors with Radeon Vega Graphics	Zen+
AMD Athlon 300U	AMD Athlon Processors	AMD Athlon Mobile Processors with Radeon Vega Graphics	Zen
AMD Ryzen Threadripper 2990WX	AMD Ryzen Processors	AMD Ryzen Threadripper Processors	Zen+
AMD Ryzen Threadripper	AMD Ryzen Processors	AMD Ryzen Threadripper Processors	Zen+

Model	Family	Line	uArch
2970WX			1
AMD Ryzen	11		100
Threadripper	AMD Ryzen	AMD Ryzen Threadripper	
2950X	Processors	Processors	Zen+
AMD Ryzen			
Threadripper	AMD Ryzen	AMD Ryzen Threadripper	
2920X	Processors	Processors	Zen+
AMD Ryzen 7	AMD Ryzen	AMD Ryzen 7 Desktop	
2700X	Processors	Processors	Zen+
AMD Ryzen 7	AMD Ryzen	AMD Ryzen 7 Desktop	Lien
2700	Processors	Processors	Zen+
AMD Byzen 7	AMD Ruzen	AMD Ryzen 7 Deskton	Zen
2700F Processor	Processors	Processors	7en+
AMD Ryzon 5	AMD Ruzon	AMD Ryzen 5 Destton	ZCII
2600V	Drocessors	Processors	Zont
AMD Dyran 5	AMD Duron	AMD Byzon 5 Dostton	Zell
AMD Kyzen 5	AIVID Ryzen	AMD Ryzen 5 Desktop	Zant
AMD Darman 5	A MD Daman	AMD Parton 5 Dealston	Zen+
AMD Ryzen 5	AMD Ryzen	AMD Ryzen 5 Desktop	Zent
2000E	AND	Processors	Zen+
AMD Ryzen 5	AMD Ryzen	AMD Ryzen 5 Desktop	7.001
2500X	Processors	Processors	Zen+
AMD Ryzen 5			
2400G with		AMD Ryzen 5 Desktop	4-1-1-1-1
Radeon RX Vega	AMD Ryzen	Processors with Radeon Vega	-
11 Graphics	Processors	Graphics	Zen
AMD Ryzen 5			1.000
2400GE with	Verile Section	AMD Ryzen 5 Desktop	
Radeon RX Vega	AMD Ryzen	Processors with Radeon Vega	5.5
11 Graphics	Processors	Graphics	Zen
AMD Ryzen 3	AMD Ryzen	AMD Ryzen 3 Desktop	
2300X	Processors	Processors	Zen+
AMD Ryzen 3		and the second	
2200G with	10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	AMD Ryzen 3 Desktop	
Radeon Vega 8	AMD Ryzen	Processors with Radeon Vega	100
Graphics	Processors	Graphics	Zen
AMD Ryzen 3			
2200GE with	13-6-53	AMD Ryzen 3 Desktop	
Radeon Vega 8	AMD Ryzen	Processors with Radeon Vega	
Graphics	Processors	Graphics	Zen
7.00000.00		AMD Ryzen 7 Mobile	
AMD Ryzen 7	AMD Ryzen	Processors with Radeon RX	1.00
2800H	Processors	Vega Graphics	Zen
AMD Ryzen 5	AMD Ryzen	AMD Ryzen 5 Mobile	
2600H	Processors	Processors with Radeon Vega	Zen
200011	1100055015	1 IUCESSUIS WILL RAUEUL Vega	LCII

Model	Family	Line	uArch
		Graphics	
AMD Ryzen 7 2700U	AMD Ryzen Processors	AMD Ryzen 7 Mobile Processors with Radeon RX Vega Graphics	Zen
AMD Ryzen 5 2500U	AMD Ryzen Processors	AMD Ryzen 5 Mobile Processors with Radeon Vega Graphics	Zen
AMD Ryzen 3 2300U	AMD Ryzen Processors	AMD Ryzen 3 Mobile Processors with Radeon Vega Graphics	Zen
AMD Ryzen 3 2200U	AMD Ryzen Processors	AMD Ryzen 3 Mobile Processors with Radeon Vega Graphics	Zen
AMD Ryzen Threadripper 1950X	AMD Ryzen Processors	AMD Ryzen Threadripper Processors	Zen
AMD Ryzen Threadripper 1920X	AMD Ryzen Processors	AMD Ryzen Threadripper Processors	Zen
AMD Ryzen Threadripper 1900X	AMD Ryzen Processors	AMD Ryzen Threadripper Processors	Zen
AMD Ryzen 7	AMD Ryzen	AMD Ryzen 7 Desktop	Zen
1800X	Processors	Processors	
AMD Ryzen 7	AMD Ryzen	AMD Ryzen 7 Desktop	Zen
1700X	Processors	Processors	
AMD Ryzen 7	AMD Ryzen	AMD Ryzen 7 Desktop	Zen
1700 Processor	Processors	Processors	
AMD Ryzen 5	AMD Ryzen	AMD Ryzen 5 Desktop	Zen
1600X	Processors	Processors	
AMD Ryzen 5	AMD Ryzen	AMD Ryzen 5 Desktop	Zen
1600	Processors	Processors	
AMD Ryzen 5	AMD Ryzen	AMD Ryzen 5 Desktop	Zen
1500X	Processors	Processors	
AMD Ryzen 5	AMD Ryzen	AMD Ryzen 5 Desktop	Zen
1400	Processors	Processors	
AMD Ryzen 3	AMD Ryzen	AMD Ryzen 3 Desktop	Zen
1300X	Processors	Processors	
AMD Ryzen 3	AMD Ryzen	AMD Ryzen 3 Desktop	Zen
1200	Processors	Processors	
AMD Ryzen 7	AMD Ryzen PRO	AMD Ryzen 7 PRO Desktop	Zen+
PRO 2700X	Processors	Processors	
AMD Ryzen 7	AMD Ryzen PRO	AMD Ryzen 7 PRO Desktop	Zen+

Model	Family	Line	uArch
PRO 2700	Processors	Processors	
AMD Ryzen 7 PRO 1700X Processor	AMD Ryzen PRO Processors	AMD Ryzen 7 PRO Desktop	Zen
AMD Ryzen 7 PRO 1700	AMD Ryzen PRO	AMD Ryzen 7 PRO Desktop Processors	Zen
AMD Ryzen 5 PRO 2600	AMD Ryzen PRO Processors	AMD Ryzen 5 PRO Desktop Processors	Zen+
AMD Ryzen 5 PRO 1600	AMD Ryzen PRO Processors	AMD Ryzen 5 PRO Desktop Processors	Zen
AMD Ryzen 5 PRO 1500	AMD Ryzen PRO Processors	AMD Ryzen 5 PRO Desktop Processors	Zen
AMD Ryzen 7 PRO 2700U	AMD Ryzen PRO Processors	AMD Ryzen 7 PRO Mobile Processors with Radeon Vega Graphics	Zen
AMD Ryzen 5 PRO 2400G with Radeon Vega 11 Graphics	AMD Ryzen PRO Processors	AMD Ryzen 5 PRO Desktop Processors with Radeon Vega Graphics	Zen
AMD Ryzen 5 PRO 2400GE with Radeon Vega 11 Graphics	AMD Ryzen PRO Processors	AMD Ryzen 5 PRO Desktop Processors with Radeon Vega Graphics	Zen
AMD Ryzen 3 PRO 1300	AMD Ryzen PRO Processors	AMD Ryzen 3 PRO Desktop Processors	Zen
AMD Ryzen 5 PRO 2500U	AMD Ryzen PRO Processors	AMD Ryzen 5 PRO Mobile Processors with Radeon Vega Graphics	Zen
AMD Ryzen 3 PRO 2200G with Radeon Vega 8 Graphics	AMD Ryzen PRO Processors	AMD Ryzen 3 PRO Desktop Processors with Radeon Vega Graphics	Zen
AMD Ryzen 3 PRO 2200GE with Radeon Vega 8 Graphics	AMD Ryzen PRO Processors	AMD Ryzen 3 PRO Desktop Processors with Radeon Vega Graphics	Zen
AMD Ryzen 3 PRO 1200	AMD Ryzen PRO Processors	AMD Ryzen 3 PRO Desktop Processors	Zen
AMD Ryzen 3 PRO 2300U	AMD Ryzen PRO Processors	AMD Ryzen 3 PRO Mobile Processors with Radeon Vega Graphics	Zen
AMD EPYC 7601 AMD EPYC	AMD EPYC	AMD EPYC 7000 Series	Zen
7551P	AMD EPYC	AMD EPYC 7000 Series	Zen

Model	Family	Line	uArch
AMD EPYC 7551	AMD EPYC	AMD EPYC 7000 Series	Zen
AMD EPYC 7501	AMD EPYC	AMD EPYC 7000 Series	Zen
AMD EPYC 7451	AMD EPYC	AMD EPYC 7000 Series	Zen
AMD EPYC			
7401P	AMD EPYC	AMD EPYC 7000 Series	Zen
AMD EPYC 7401	AMD EPYC	AMD EPYC 7000 Series	Zen
AMD EPYC	1.001.000		1
7351P	AMD EPYC	AMD EPYC 7000 Series	Zen
AMD EPYC 7351	AMD EPYC	AMD EPYC 7000 Series	Zen
AMD EPYC 7301	AMD EPYC	AMD EPYC 7000 Series	Zen
AMD EPYC 7281	AMD EPYC	AMD EPYC 7000 Series	Zen
AMD EPYC 7261	AMD EPYC	AMD EPYC 7000 Series	Zen
AMD EPYC 7251	AMD EPYC	AMD EPYC 7000 Series	Zen
AMD Athlon 240GE	AMD Athlon Processors	AMD Athlon Desktop Processors with Radeon Vega Graphics	Zen
AMD Athlon 220GE	AMD Athlon Processors	AMD Athlon Desktop Processors with Radeon Vega Graphics	Zen
AMD Athlon 200GE	AMD Athlon Processors	AMD Athlon Desktop Processors with Radeon Vega Graphics	Zen
AMD Athlon PRO 200GE	AMD Athlon PRO Processors	AMD Athlon PRO Desktop Processors with Radeon Vega Graphics	Zen
AMD EPYC	AMD EPYC		
Embedded 3251	Embedded Processors	EPYC Embedded SOC	Zen
AMD EPYC	AMD EPYC		12.0
Embedded 3201	Embedded Processors	EPYC Embedded SOC	Zen
AMD EPYC	AMD EPYC		-
Embedded 3151	Embedded Processors	EPYC Embedded SOC	Zen
AMDEPYC	AMDEPYC		7
AMD Demon	AMD Demon	EPTC Embedded SOC	Zen
AMD Ryzen	AMD Ryzen		
	Embedded v-series	V Series V1000	Zan
MD Dyzon	AMD Duzon	v-Series v 1000	Zen
Finhedded	Embedded V-corries		
V1756B	Processors	V-Series V1000	Zen
AMD Ryzen Embedded V1605B	AMD Ryzen Embedded V-series	V-Series V1000	Zan

Model	Family	Line	uArch
AMD Ryzen Embedded	AMD Ryzen Embedded V-series		
V1202B	Processors	V-Series V1000	Zen
V1202B	Ryzen Embedded		Zen
V1605B	Ryzen Embedded	1 X	Zen
V1756B	Ryzen Embedded	1	Zen
V1807B	Ryzen Embedded		Zen
3101	Epyc Embedded	1 X	Zen
3151	Epyc Embedded		Zen
3201	Epyc Embedded		Zen
3251	Epyc Embedded		Zen
3301	Epyc Embedded	4 10 4	Zen
3351	Epyc Embedded		Zen
3401	Epyc Embedded	11 2.	Zen
3451	Epyc Embedded		Zen