UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

25235	7590	07/26/2006		EXAMINER		
HOGAN &	HARTSON	LLP	3	THOMA	S, SHANE M	
		SUITE 1500		ART UNIT	PAPER NUMBER	
1200 SEVEN DENVER, C	NTEENTH ST CO 80202	Г -	3	2186 DATE MAILED: 07/26/2	006	

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929

TITLE OF INVENTION: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	\$0	\$1700	10/26/2006

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED</u>. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:	If the SMALL ENTITY is shown as NO:
A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.	A. Pay TOTAL FEE(S) DUE shown above, or
B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or	B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PTOL-85 (Rev. 07/06) Approved for use through 04/30/2007.

Page 1 of 3

Petitioners Amazon Ex. 1010, p. 292 of 399

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: <u>Mail</u> Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

		or <u>Fax</u> (:	571)-273-2885		
INSTRUCTIONS: This form should be used appropriate. All further correspondence includii indicated unless corrected below or directed of maintenance fee notifications.	for transmitting the ISS ng the Patent, advance of herwise in Block 1, by (UE FEE and PUBLICA orders and notification o a) specifying a new cor	TION FEE (if requi f maintenance fees w respondence address;	red). Blocks 1 through 5 sl ill be mailed to the current and/or (b) indicating a sepa	nould be completed where correspondence address as rate "FEE ADDRESS" for
CURRENT CORRESPONDENCE ADDRESS (Note: Use B	lock 1 for any change of address)	p	pers. Each additional	mailing can only be used fo s certificate cannot be used f paper, such as an assignme of mailing or transmission.	r domestic mailings of the or any other accompanying nt or formal drawing, must
25235 7590 07/26	5/2006				
HOGAN & HARTSON LLP ONE TABOR CENTER, SUITE 15 1200 SEVENTEENTH ST DENVER, CO 80202	00	I S au tr	hereby certify that thi ates Postal Service w Idressed to the Mail ansmitted to the USPT	ificate of Mailing or Trans s Fee(s) Transmittal is being ith sufficient postage for firs Stop ISSUE FEE address TO (571) 273-2885, on the d	t class mail in an envelope above, or being facsimile ate indicated below.
DENVER, CO 80202		L			(Depositor's name)
		Ļ			(Signature)
		L			(Date)
APPLICATION NO. FILING DATE		FIRST NAMED INVENTO	DR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200 06/16/2004		Daniel Poznanovic		SRC028	5929
TITLE OF INVENTION: SYSTEM AND M RECONFIGURABLE HARDWARE	METHOD OF ENHANG	CING EFFICIENCY A	ND UTILIZATION	OF MEMORY BANDWI	DTH IN
APPLN. TYPE SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DU	E PREV. PAID ISSUE	FEE TOTAL FEE(S) DUE	DATE DUE
nonprovisional NO	\$1400	\$300	\$0	\$1700	10/26/2006
EXAMINER	ART UNIT	CLASS-SUBCLASS	7		
THOMAS, SHANE M	2186	711-137000	_		
 Change of correspondence address or indicatio CFR 1.363). Change of correspondence address (or Cha Address form PTO/SB/122) attached. "Fee Address" indication (or "Fee Address PTO/SB/47; Rev 03-02 or more recent) attach Number is required. 	ange of Correspondence	(1) the names of up or agents OR, alterna(2) the name of a sin registered attorney o	gle firm (having as a r agent) and the name torneys or agents. If r	attorneys 1 member a 2 s of up to	
 ASSIGNEE NAME AND RESIDENCE DATA PLEASE NOTE: Unless an assignee is ident recordation as set forth in 37 CFR 3.11. Comp (A) NAME OF ASSIGNEE Please check the appropriate assignee category or 	ified below, no assignee pletion of this form is NO	data will appear on the T a substitute for filing a (B) RESIDENCE: (CIT	patent. If an assigne n assignment. 'Y and STATE OR C	OUNTRY)	
to The following for(a) are submitted:	AL N	h Doumont of Fac(c); (P)	eace first reapply an	y previously paid issue fee s	(hours chous)
 4a. The following fce(s) are submitted: 	4	A check is enclosed		y previously paid issue lee	snown above)
Publication Fee (No small entity discount p		Payment by credit of	ard. Form PTO-2038	is attached.	
Advance Order - # of Copies		The Director is here overpayment, to De	by authorized to charge posit Account Numbe	the required fee(s), any dent dent dent dent dent dent dent dent	ficiency, or credit any a extra copy of this form).
5. Change in Entity Status (from status indicated a. Applicant claims SMALL ENTITY statu	is. See 37 CFR 1.27.	b. Applicant is no lo	onger claiming SMAL	L ENTITY status. See 37 CF	FR 1.27(g)(2).
NOTE: The Issue Fee and Publication Fee (if req interest as shown by the records of the United Sta	uired) will not be accepte tes Patent and Trademark	d from anyone other than Office.	the applicant; a regis	tered attorney or agent; or th	e assignee or other party in
Authorized Signature			Date		
Typed or printed name			Registration N	0	
This collection of information is required by 37 C an application. Confidentiality is governed by 35 submitting the completed application form to the this form and/or suggestions for reducing this bu Box 1450, Alexandria, Virginia 22313-1450. DC Alexandria, Virginia 22313-1450. Under the Paperwork Reduction Act of 1995, no p					

OMB 0651-0033

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

	28	· · · · · · · · · · · · · · · · · · ·	UNITED STATES DEPAR United States Patent and T Address: COMMISSIONER FC P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	Trademark Office
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929
25235 759	00 07/26/2006		EXAM	INER
HOGAN & HAR	TSON LLP		THOMAS,	SHANE M
ONE TABOR CEN	TER, SUITE 1500		ART UNIT	PAPER NUMBER
1200 SEVENTEEN DENVER, CO 8020			2186 DATE MAILED: 07/26/2000	5

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b) (application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 0 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 0 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

PTOL-85 (Rev. 07/06) Approved for use through 04/30/2007.

Page 3 of 3

Petitioners Amazon Ex. 1010, p. 294 of 399

Ap	plication No.	Applicant(s)
10	/869,200	POZNANOVIC ET AL.
Notice of Allowability	aminer	Art Unit
Sh	ane M. Thomas	2186
The MAILING DATE of this communication appears Il claims being allowable, PROSECUTION ON THE MERITS IS (OR erewith (or previously mailed), a Notice of Allowance (PTOL-85) or o IOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHT of the Office or upon petition by the applicant. See 37 CFR 1.313 and	REMAINS) CLOSED in this ther appropriate communica rs. This application is subje	s application. If not included ation will be mailed in due course. THIS
. This communication is responsive to <u>RCE / Amendment filed 6</u>	/15/2006.	
2. X The allowed claim(s) is/are <u>1,4-12,15-23 (renumbered 1-19)</u> .		
 Acknowledgment is made of a claim for foreign priority under a) All All b) Some* c) None c) The second sec	35 U.S.C. § 119(a)-(d) or (f).
1. Certified copies of the priority documents have been set of the priority documents	en received.	
2. Certified copies of the priority documents have been	en received in Application N	o
3. Copies of the certified copies of the priority docum	ents have been received in	this national stage application from the
International Bureau (PCT Rule 17.2(a)).		1076 000
* Certified copies not received:		
Applicant has THREE MONTHS FROM THE "MAILING DATE" of th noted below. Failure to timely comply will result in ABANDONMENT THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		eply complying with the requirements
. A SUBSTITUTE OATH OR DECLARATION must be submitted INFORMAL PATENT APPLICATION (PTO-152) which gives re		
. CORRECTED DRAWINGS (as "replacement sheets") must be	submitted.	
(a) [] including changes required by the Notice of Draftsperson's	Patent Drawing Review (P	TO-948) attached
1) 🗋 hereto or 2) 🗋 to Paper No./Mail Date		
(b) including changes required by the attached Examiner's Am Paper No./Mail Date	endment / Comment or in t	he Office action of
Identifying indicia such as the application number (see 37 CFR 1.84(c each sheet. Replacement sheet(s) should be labeled as such in the h		
B. DEPOSIT OF and/or INFORMATION about the deposit of attached Examiner's comment regarding REQUIREMENT FOR		
Attachment(s)		
Notice of References Cited (PTO-892)	and the second second	nal Patent Application (PTO-152)
. Notice of Draftperson's Patent Drawing Review (PTO-948)	 Interview Summ Paper No./Mail 	
 Information Disclosure Statements (PTO-1449 or PTO/SB/08), Paper No./Mail Date 	7. Examiner's Ame	
 Examiner's Comment Regarding Requirement for Deposit of Biological Material 	8. 🛛 Examiner's Stat	tement of Reasons for Allowance
	9. 🗌 Other	
285		
J.S. Patent and Trademark Office PTOL-37 (Rev. 7-05) Notice	of Allowability	Part of Paper No./Mail Date 200607

Petitioners Amazon Ex. 1010, p. 295 of 399 Application/Control Number: 10/869,200 Art Unit: 2186

REASONS FOR ALLOWANCE

Claims 1,4-12, and 15-23 are allowable over the prior art of record.

The following is an examiner's statement of reasons for allowance:

As per independent claims 1,11, and 17, the prior art of record does not teach or suggest, either alone or in combination, the every limitation of each claim. Specifically the prior art of record does not teach in combination a reconfigurable processor with a data prefetch unit only fetching computational data required by an algorithm in addition to a first memory and the prefetch unit being configurable to conform to the requirements (needs) of a particular algorithm where the data prefetch unit is configured to match format and location of the in the second memory (claim 1). Further regarding claims 11 and 17, the prior art of record does not teach the prefetch unit operating independent and in parallel with the logic blocks that are using computational data with the data prefetch unit only transferring data necessary for computations. Further regarding claim 17, the prior art of record does not specifically teach a computation unit, prefetch unit, and data access unit all being configurable in order to conform to the needs of an algorithm implemented on the computational unit.

Gibson et al. (U.S. Patent No. 6,507,898) teaches a reconfigurable cache controller but does not teach each limitation of the independent claims of Applicant.

Howard et al. (U.S. Patent Application Publication No. 2005/0044327) teaches a reconfigurable processor that may be reconfigured based on the algorithm being run (¶52 and ¶90).

Page 2

Petitioners Amazon Ex. 1010, p. 296 of 399 Application/Control Number: 10/869,200 Art Unit: 2186

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shane M. Thomas whose telephone number is (571) 272-4188. The examiner can normally be reached on M-F 8:30 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt M. Kim can be reached on (571) 272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Shane M. Thomas

MATTHEW KIN

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100

Petitioners Amazon Ex. 1010, p. 297 of 399

Notice of References Cited	Application/Control No. 10/869,200	Applicant(s)/Patent Under Reexamination POZNANOVIC ET AL.		
Nonce of References Ched	Examiner	Art Unit		
	Shane M. Thomas 2186		Page 1 of 1	

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	А	US-6,507,898	01-2003	Gibson et al.	711/168
*	в	US-2005/0044327	02-2005	Howard et al.	711/147
	С	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	н	US-			
	1	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
1	S					
	т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	υ	67
	v	
	w	
	x	

A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)


Notice of References Cited

Part of Paper No. 20060724

Petitioners Amazon Ex. 1010, p. 298 of 399




Applicant(s)/Patent under Reexamination POZNANOVIC ET AL.	
Art Unit	
2186	
	Reexamination POZNANOVIC ET AL. Art Unit



Part of Paper No. 20060724

Petitioners Amazon Ex. 1010, p. 299 of 399



SEARCHED										
Class Subclass Date Examin										
711	170	7/24/2006	SMT							
177										

INTERFERENCE SEARCHED											
Class	Subclass	Date	Examiner								
	Search (see	7/24/2006	SMT								

10/15/2005	SMT
10/15/2005	SMT
7/24/2006	SMT
7/24/2006	SMT
7/24/2006	SMT
	10/15/2005 7/24/2006 7/24/2006

Part of Paper No. /0060724

Index of Claims									1(E:	0/86 xam	iner	00					POZNANOVIC ET AL. Art Unit 2186												
		1	R	eie	ecte	ed]		_	. (Thro	ugh	nur	ner			[homa	lected]		21		pea	1	7		
		=	-		we	-			÷			ance	1			_	N I			erence		A 0			ecte		-		
		L	I		-		 			_		10				_]						_		_
CI	aim	-			-	Date				-		laim	+	-		Da	ite				aim	\vdash			Date) 			-
Final	Original	1/5/05	7/6/05	10/15/05	3/17/06	7/24/06					Final	Original								Final	Original								
	1	V		1	1	=						51									101				-				
	44	1			-	-	-			_		52 53	-	-			-				102	+	-	-	-		-	-	-
	4	V		1	1	=	-			-	\vdash	54	T			+	+		++		103	+	+	+	+		-	+	-
	5	1	1	1	V	=						55									105			_	-				
	6	1	V	1	V		-		-	_		56 57		-						┥┝	106	+	-	-	-		-	-	-
	8	V	-	_	V	-	-					58									108			-	-	-			
	9	1	V	V	V		_	_				59		_							109						_		
	10	1			V		-		+	_	-	60 61	+-	-		-	+	-	++		110	$\left \right $		+	-	_	-		-
	12	1	V		V	=						62		-							112			1	-	-	-		
	13					_					_	63						-			113			-	_	_			
	14	V	V	T	J	=		\square	+	-		64 65		\square	\square	-		-			114			-	-		+	-	-
	16	1	V	V	V	=						66									116								
	17	V	V		V							67					-				117		-	-			-		_
	18	V	1		V	=	-	-	+	-	-	68 69		-		+	-	-			118		+		+			+	-
	20	1			V	-						70									120				T				
	21	1	V			=	_	_	-			71	+	-	_	-	-		++		121		-	+-				-	4
	23	V		V		=			+	-		73							++	┥┝	122	+	-	+			-	+	-
	-24		1									74									124		_						
_	25 26		-	_	-	-	-		-	_		75				_		-		┥┝──	125 126	$\left \right $			-	_	-	-	_
	20	-	-		1				+	\neg		77							\vdash	1 ⊢	120				1			-	1
	28											78					1				128			_					
_	29 30	-		_	-	-	-		-	-	-	79 80		-	-	+	+				129		-		-		-	+	-
	31	-		_			-		-			81		-							131			+	-				
	32					_	_					82				-	_				132			_					_
-	33	-	\vdash			-	-	\square	+	-	-	83 84		\vdash				-			133 134			+	-	-	+		-
	35	-		-								85					1				135		-					-	
	36								-			86		_				_			136			-			_	_	1
-	37 38	-	-	-	-	-	-	-	-	-	-	87		-	-		-		\square		137 138		_	-				-	-
_	39											89									139							-	
	40				-	-	_		-			90					_				140		_	-				-	
	41	-	-	-	-	-	-	-	-	-		91 92		\vdash		+	+	-		{ }	141		-	+	-		-		-
	43					-						93	1								143			1	T				
	44	-	_	_	-				1	_	_	94		-	-						144		-	-					
	45	-	-	-	-	-	-	\vdash	+	-	+	95 96		-	-	+	-	-	++	┥┝─	145		-	+	+		+	+	-
	47						-					97									147								
	48	-	-	_	-				1		_	98			-				\square		148		_	-					
-	49 50	-		-	-	-	-	-	-+	-	-	99		-	-		-	-			149	+		-	+		-	-	-

Part of Paper No. 20060724

Petitioners Amazon Ex. 1010, p. 301 of 399

OPETENT AND TRACAD
Constant On COMMON

Bib Data Sheet

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Addrew: COMMISSIONER FOR PATENTS PO. Bos 1450 Alexandra, Virginia 22313-1450 www.uppe.gov

BIBDATASHEET

CONFIRMATION NO. 5929

FILING OR 371(c) ATTORNEY DATE **GROUP ART UNIT** CLASS SERIAL NUMBER DOCKET NO. 06/16/2004 10/869,200 711 2186 SRC028 RULE APPLICANTS Daniel Poznanovic, Colorado Springs, CO; David E. Caliga, Colorado Springs, CO; Jeffrey Hammes, Colorado Springs, CO; ** CONTINUING DATA ************************* YES SANT 7/24/06 This appln claims benefit of 60/479,339 06/18/2003 ** FOREIGN APPLICATIONS ********************** NONE IF REQUIRED, FOREIGN FILING LICENSE GRANTED ** 08/04/2004 Foreign Priority claimed Ves Kno STATE OR SHEETS TOTAL INDEPENDENT 35 USC 119 (a-d) conditions U yes no D Met after COUNTRY DRAWING CLAIMS CLAIMS met Shan The 9K CO 12 24 4 Verified and Examiner's Signature Acknowledged Initials ADDRESS 25235 TITLE System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware All Fees 1.16 Fees (Filing) 1.17 Fees (Processing Ext. of FILING FEE FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT time) RECEIVED for following: 928 No. ____ 1.18 Fees (Issue) Other Credit

7/24/2006 12:23 PM



Application/Control No. 10/869,200	Applicant(s)/Patent under Reexamination POZNANOVIC ET AL.
Examiner	Art Unit
Shane M. Thomas	2186

			4			15	SSUE	C	LAS	SIF	ICAT	ION	J		110.0				
			OR	GINAL				Г					TIONAL	CLAS	SIFICAT	ION			
-		LASS			S	UBCLA	SS	T		CL	AIMED					NON-CL	AIMED		
		711				170		G	06	F	12		/00					1	
		c	ROSS R	EFEREN	ICES														
CLA	ss	-	BCLASS			S PER E	BLOCK)	1				1						1	
71	1	154	1					1				1						1	
												1						1	
							110051					1						1	
			_				277					1						1	
			10-11 1					T				1						1	
S			homas				P			XAM	NER		٦			s Allov	ved: 1	9	
							gan	1	1000k	en 9	119þE	2			D.G. Claim(c)			.G. t Fig.
(Le	gal Ins	trumer	nts Exan	niner)	(Date)		(Primary	Exam	uner)		(Date)	4		Find		5)			
														_	1				4
	laim	s renu	mbere	d in th	e sam	e ord	er as pr	esen	ted by	appl	icant	□c	PA		Пт	.D.		□R	.1.47
Final	Original		Final	Original		Final	Original		Final	Original		Final	Original		Final	Original		Final	Original
1	1	1	-	31			61			91	1 1		121		-	151		-	181
	2	1		32			62			92	1 1		122			152	(a)		182
	3]		33			63			93] [123			153			183
2	4	4		34			64			94	{ }		124			154			184
3	5	-	-	35 36			65 66			95 96	4 }		125 126			155 156			185 186
5	7	4	-	37	S - S	6	67			97	1 1		120		<u> </u>	150			187
6	8	1		38			68		-	98	1 1		128			158			188
7	9	1		39			69			99	1 1		129			159			189
8	10]	-	40	1		70			100	1 [130			160			190
9	11			41			71			101] [131			161			191
10	12	4		42			72			102	4 4		132			162			192
	13	4		43			73			103	4 4		133			163	2	-	193
11	14 15	-	-	44			74			104	4 4		134			164			194
11	15	-		45 46			75 76			105	1 1		135 136		-	165 166			195 196
13	17	1		40			77			107	1 1	_	137			167			197
14	18	1		48			78			108	1 1		138			168			198
15	19	1		49			79			109	11		139			169			199
16	20	1		50			80			110	1 1		140			170			200
17	21]		51			81			111] [141			171			201
18	22	-		52			82			112	[142			172			202
19	23	-		53			83			113			143			173			203
	24	-		54			84			114	{ }		144			174	25		204
	25	-	-	55	-	<u> </u>	85			115	{ }		145			175			205
-	26	-	-	56 57			86 87			116 117			146 147		<u>(*)</u>	176			206
-	28	1		58	1		88			118	1 1		147			178			207
	29	1		59			89			119	1 1		149			179			209
	30	1		60	1		90			120	1 1		150			180			210

Part of Paper No. 20060724

Petitioners Amazon Ex. 1010, p. 303 of 399

PTO/SB/08a (08-03) Approved for use through 07/31/2006. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

	Application Number		10869200		
	Filing Date		2004-06-16		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor	Danie	el Poznanovic et al.		
(Not for submission under 37 CFR 1.99)	Art Unit		2186		
	Examiner Name	Thom	nas, Shane M.		
	Attorney Docket Numb	er	SRC028		

		~			U.S.I	PATENTS			Remove	
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue D)ate	Name of Pate of cited Docu	entee or Applicant ment	Releva		ines where es or Relevant
	1	6076152		2000-06	6-13	Huppenthal et	al.			
	2	6247110		2001-06	6-12	Huppenthal et	al.			
	3	6356963		2002-0:	3-12	Parks				
	4	6594736		2003-06	6-15	Parks				
If you wis	h to ac	d additional U.S. Pater	nt citatio	n inform	ation pl	ease click the	Add button.		Add	
		r	U.S.P	ATENT	APPLIC	CATION PUBL			Remove	
Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publica Date	ition	Name of Pate of cited Docu	Releva	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear		
	1									
If you wis	h to ac	d additional U.S. Publis	shed Ap	plication	n citation	n information p	lease click the Ade	d button	Add	
				FOREIC	GN PAT	ENT DOCUM	ENTS		Remove	
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ²		Kind Code4	Publication Date	Name of Patented Applicant of cited Document	e or F	vhere Rele	or Relevant

EFS Web 1.0.1

Petitioners Amazon Ex. 1010, p. 304 of 399

INFORMATION DISCLOSURE Application Number 10869200 Filing Date 2004-06-16 First Named Inventor Daniel Poznanovic et al. Art Unit 2186 Examiner Name Thomas, Shane M. Attorney Docket Number SRC028

							<u>~</u>	(2)		
	1									
If you wis	h to ao	dd add	itional Fore	eign Pa	atent Documen	t citation	information p	ease click the Add butto	n Add	
					NON-PATE	NT LITE	ERATURE DO	CUMENTS	Remove	
Examiner Initials*	Cite No	(bool	k, magazine	e, jourr		posium,	catalog, etc), o	the article (when approp date, pages(s), volume-i		T5
	1									
If you wis	h to ao	dd add	itional non-	patent	t literature docu	ument ci	tation informat	ion please click the Add	button Add	4
					E	XAMINE	R SIGNATUR	E		
Examiner	Signa	ature						Date Considered		
								ormance with MPEP 609 with next communication		
Standard ST ⁴ Kind of doo	F.3). ³ F cument	For Japa by the a	inese patent d	locumer	nts, the indication of	of the year	of the reign of the	r office that issued the docum Emperor must precede the se idard ST.16 if possible. ⁵ Appl	erial number of the patent do	cument.

	Application Number		10869200		
INFORMATION DISCLOSURE	Filing Date		2004-06-16		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	First Named Inventor Daniel		el Poznanovic et al.		
(Not for submission under 37 CFR 1.99)	Art Unit		2186		
(Examiner Name	Thom	nas, Shane M.		
	Attorney Docket Numb	er	SRC028		

		GERTIFICATION	STATEMENT							
Plea	Please see 37 CFR 1.97 and 1.98 to make the appropriate selection(s):									
	That each item of information contained in the information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(1).									
OF	R									
	foreign patent of after making rea any individual de	information contained in the information di fice in a counterpart foreign application, and sonable inquiry, no item of information conta esignated in 37 CFR 1.56(c) more than thr 37 CFR 1.97(e)(2).	d, to the knowledge of the ined in the information dis	e person signing the certification closure statement was known to						
\checkmark	See attached cer	rtification statement.								
	Fee set forth in 3	7 CFR 1.17 (p) has been submitted herewith								
	None									
		SIGNAT	URE							
A signature of the applicant or representative is required in accordance with CFR 1.33, 10.18. Please see CFR 1.4(d) for the form of the signature.										
Sig	nature	/william j. kubida/	Date (YYYY-MM-DD)	2006-10-05						
Nar	ne/Print	William J. Kubida	Registration Number	29664						
pub 1.14 app	This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1 hour to complete, including gathering, preparing and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S.									

Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

Privacy Act Statement

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether the Freedom of Information Act requires disclosure of these record s.
- A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspections or an issued patent.
 - 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

EFS-Web Attorney Docket No. SRC028 Client/Matter No. 80404.0033.001

Serial No. 10/869,200Art Unit: 2186Application of: Daniel Poznanovic, David E. Caliga,
and Jeffrey HammesConfirmation No.: 5929Filed: June 16, 2004Customer No.: 25235Examiner: THOMAS, Shane M.Customer No.: 25235Attorney Docket No. SRC028For: SYSTEM AND METHOD OF ENHANCING
EFFICIENCY AND UTILIZATION OF MEMORY
BANDWIDTH IN RECONFIGURABLE HARDWARE

INFORMATION DISCLOSURE STATEMENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

UNDER 37 C.F.R. § 1.97

MAIL STOP ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.97(i), please place the attached Form PTO/SB/08A of the listed patents and non-patent publications in the above-referenced file. In submitting these references, no representation is made or implied that the references are or are not material to the examination of this application.

A Notice of Allowance was mailed in this case on July 26, 2006. The Issue Fee is due October 26, 2006, but has not yet been paid.

This Information Disclosure Statement is filed with no request for consideration of these references. Accordingly, no fee is believed due. However, any fee associated herewith may be charged to Deposit Account No. 50-1123.

0/An 2006

Respectfully submitted

William J. Kubida, Reg. No. 29,664 HOGAN & HARTSON LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5909 Tel (303) 899-7333 Fax

IIICS - 080404/000033 - 84974 v1

Electronic Acknowledgement Receipt							
EFS ID:	1241254						
Application Number:	10869200						
Confirmation Number:	5929						
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE						
First Named Inventor:	Daniel Poznanovic						
Customer Number:	25235						
Filer:	William J. Kubida/Julie Lange						
Filer Authorized By:	William J. Kubida						
Attorney Docket Number:	SRC028						
Receipt Date:	06-OCT-2006						
Filing Date:	16-JUN-2004						
Time Stamp:	17:50:02						
Application Type:	Utility						
International Application Number:							

Payment information:

Submitted with Payment no

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part	Pages
1	Information Disclosure Statement (IDS) Filed	SRC028IDSform.pdf	720846	no	4

Warnings:					
Information:		î			
2	Transmittal letter	DOC200.PDF	10564	no	1
Warnings:		1		Į	
Information:					
		Total Files Size (in bytes):	7	'31410	
New Application	st Card, as described in MPEF ons Under 35 U.S.C. 111	, 503.			
37 CFR 1.53(b)	-(d) and MPEP 506), a Filing R	plication includes the necessar eceipt (37 CFR 1.54) will be issu Il establish the filing date of the	led in due cour		

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: <u>Mail</u> Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450

						exandria, Virg 1)-273-2885	ginia 2	22313-14	50		
appropriate. All further	form should be used correspondence includi ed below or directed ot ttions.	ng the P	atent, advance o	rders and notification	of m	naintenance fees	will be	mailed to	the currer	nt corre	spondence address as
CURRENT CORRESPONE	ENCE ADDRESS (Note: Use B		my change of address)		Fee(appape	s) Transmittal. Th	nis certi al pape	ficate cann r, such as a	ot be used in assignm	for any nent or	nestic mailings of the y other accompanying formal drawing, must a EFS-Web
1200 SEVENTI	ARTSON LLP EENTER, SUITE 15 EENTH ST	5/2006 500			I her State addr trans	reby certify that t	his Feel	e of Mailin (s) Transm fficient pos ISSUE FI 71) 273-288	ittal is heir	smissio	
DENVER, CO	30202					Ju	lie 🛛	Lange			(Depositor's name)
							X		\leq		(Signature)
						18 (02	Aspe	200	96	(Date)
APPLICATION NO.	FILING DATE			FIRST NAMED INVEN	FOR		ATTO	ORNEY DO	CKET NO.	СО	NFIRMATION NO.
10/869,200	06/16/2004			Daniel Poznanovi	3			SRC02	8	-1100	5929
TITLE OF INVENTIO RECONFIGURABLE F	DN: SYSTEM AND M ARDWARE	4ETHOI	O OF ENHANC	CING EFFICIENCY	ANI	D UTILIZATIO	N OF	МЕМОЛҮ	BANDV	VIDTH	IN
APPLN. TYPE	SMALL ENTITY	ISS	UE FEE DUE	PUBLICATION FEE D	UE	PREV. PAID ISSU	JE FEE	TOTAL	FEE(S) DU	Е	DATE DUE
nonprovisional	NO		\$1400	\$300		\$0		\$	1700		10/26/2006
EXAN	IINER	1	ART UNIT	CLASS-SUBCLASS							
THOMAS,	SHANE M		2186	711-137000							
CFR 1.363). Change of corresp Address form PTO/S "Fee Address" inc	ication (or "Fee Address 2 or more recent) attach	nge of C " Indicat	Correspondence	 For printing on t the names of u or agents OR, alter the name of a s registered attorney registered patent listed, no name wil 	p to nativ ingle or ap attor	3 registered pate vely, e firm (having as gent) and the nar meys or agents. If	nt attor a memb	bera 2 ^M up to	ichae	1 C.	Kubida Martensen rtson LLP
 ASSIGNEE NAME A PLEASE NOTE: Un recordation as set fort (A) NAME OF ASSI 	less an assignee is ident h in 37 CFR 3.11. Comp	ified bel	ow, no assignee	data will appear on th	e pa an a	atent. If an assignment.			elow, the	docume	ent has been filed for
SRC Com	outers, Inc.			Colorado	Sp	orings, Co	lora	do			
Please check the appropr		categori	es (will not be pr	inted on the patent) :		Individual 🖲 C	orporat	ion or othe	r private g	roup en	tity Government
4a. The following fee(s) S Issue Fee S Publication Fee (N Advance Order -	lo small entity discount p	permitted		 Payment of Fee(s): (1) A check is enclose Payment by credit The Director is here overpayment, to D 	ed. card	d. Form PTO-203	8 is atta	ached.			
5. Change in Entity Sta	tus (from status indicated s SMALL ENTITY statu		7 CFR 1 27	b. Applicant is no	long	er claiming SMA	LL EN	TITY statu	S	TFR 1 2	97(g)(2)
NOTE: The Issue Fee an interest as shown by the											
Authorized Signature	X	- X	Luly	2		Date 10	r L		in a	2.004	é
Typed or printed nam		J.	KUBISA			Registration 1	-	29,0			
This collection of inform an application. Confiden submitting the complete this form and/or suggesti Box 1450, Alexandria, V Alexandria, Virginia 223	ation is required by 37 C iality is governed by 35 I application form to the ons for reducing this bur	FR 1.31 U.S.C. 1 USPTO den_sho	1. The informatio 22 and 37 CFR . Time will vary	n is required to obtain 1.14. This collection is depending upon the in	or re estin	etain a benefit by mated to take 12 dual case. Any c	the pub minutes	lic which is s to comple ts on the ar	to file (an te, includi nount of t	nd by th ng gath ime you	e USPTO to process) aering, preparing, and a require to complete

PTOL-85 (Rev. 07/06) Approved for use through 04/30/2007.

OMB 0651-0033 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Electronic Patent Application Fee Transmittal							
Application Number:	10	869200					
Filing Date:	16	-Jun-2004					
Title of Invention: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE							
First Named Inventor/Applicant Name: Daniel Poznanovic							
Filer:	W	illiam J. Kubida/Ju	lie Lange				
Attorney Docket Number:	SF	RC028					
Filed as Large Entity							
Utility Filing Fees							
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)		
Basic Filing:							
Pages:							
Claims:							
Miscellaneous-Filing:							
Petition:							
Patent-Appeals-and-Interference:							
Post-Allowance-and-Post-Issuance:							
Utility Appl issue fee		1501	1	1400	1400		
Publ. Fee- early, voluntary, or normal		1504	1	300	300		

Petitioners Amazon Ex. 1010, p. 312 of 399

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Extension-of-Time:				
Miscellaneous:				
	Tota	al in USD	(\$)	1700

Electronic Acknowledgement Receipt						
EFS ID:	1260781					
Application Number:	10869200					
International Application Number:						
Confirmation Number:	5929					
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE					
First Named Inventor/Applicant Name:	Daniel Poznanovic					
Customer Number:	25235					
Filer:	William J. Kubida/Julie Lange					
Filer Authorized By:	William J. Kubida					
Attorney Docket Number:	SRC028					
Receipt Date:	18-OCT-2006					
Filing Date:	16-JUN-2004					
Time Stamp:	17:29:10					
Application Type:	Utility					

Payment information:

Submitted with Payment	yes				
Payment was successfully received in RAM	\$1700				
RAM confirmation Number	475				
Deposit Account	501123				
The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows: Charge any Additional Fees required under 37 C.F.R. Section 1.16 and 1.17					

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part /.zip	Pages (if appl.)
1	Issue Fee Payment Recorded	DOC270.PDF	163656	no	1
Warnings:					7
Information:	L				
2	Fee Worksheet (PTO-875)	fee-info.pdf	8362	no	2
Warnings:					
Information:	(-		
		Total Files Size (in bytes):	1	72018	
characterize similar to a l <u>New Applica</u> If a new app 37 CFR 1.53 shown on th <u>National Sta</u> If a timely su	wedgement Receipt evidences red ad by the applicant, and including Post Card, as described in MPEP ations Under 35 U.S.C. 111 lication is being filed and the appl (b)-(d) and MPEP 506), a Filing Re his Acknowledgement Receipt will ge of an International Application ubmission to enter the national sta 371 and other applicable requirem	page counts, where applica 503. lication includes the necess ceipt (37 CFR 1.54) will be i establish the filing date of under 35 U.S.C. 371 age of an international appl	able. It serves as e sary components fo issued in due cours the application.	vidence of or a filing d se and the c at with the c	receipt ate (see date

	ted States Patent a	ND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box, 1450 Alexandria, Virginia 223 www.uspto.gov	Trademark Office OR PATENTS
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929
25235	7590 10/19/2006		EXAM	INER
	HARTSON LLP		THOMAS,	SHANE M
ONE TABOR 1200 SEVEN	CENTER, SUITE 1500 TEENTH ST	141 1	ART UNIT	PAPER NUMBER
DENVER, C	O 80202		2186	
		14	DATE MAILED: 10/19/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
Supplemental Notice of Allowability	10/869,200 Examiner	POZNANOVIC ET AL.
320	Shane M. Thomas	2186
The MAILING DATE of this communication a Ill claims being allowable, PROSECUTION ON THE MERITS erewith (or previously mailed), a Notice of Allowance (PTOL IOTICE OF ALLOWABILITY IS NOT A GRANT OF PATEN f the Office or upon petition by the applicant. See 37 CFR 1	S IS (OR REMAINS) CLOSED in -85) or other appropriate commun T RIGHTS. This application is su .313 and MPEP 1308.	this application. If not included nication will be mailed in due course. THIS
This communication is responsive to <u>IDS filed 10/6/200</u>	06, after Notice of Allowance.	
. X The allowed claim(s) is/are <u>1,4-12 and 15-23 (renumber</u>	ered 1-19).	2
 Acknowledgment is made of a claim for foreign priorit a) All b) Some* c) None of the: 	ty under 35 U.S.C. § 119(a)-(d) or	r (f).
1. Certified copies of the priority documents h		
2. Certified copies of the priority documents h	100 E S S EV 100 E	
 Copies of the certified copies of the priority International Bureau (PCT Rule 17.2(a)). 	documents have been received	In this national stage application from the
* Certified copies not received:		
Applicant has THREE MONTHS FROM THE "MAILING DA' noted below. Failure to timely comply will result in ABANDO THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		a reply complying with the requirements
A SUBSTITUTE OATH OR DECLARATION must be su INFORMAL PATENT APPLICATION (PTO-152) which		
. CORRECTED DRAWINGS (as "replacement sheets")	must be submitted.	
(a) including changes required by the Notice of Drafts		(PTO-948) attached
1) hereto or 2) to Paper No./Mail Date		in the Office action of
(b) including changes required by the attached Exami Paper No./Mail Date	ner's Amenament / Comment or i	in the Onice action of
Identifying indicia such as the application number (see 37 Cl each sheet. Replacement sheet(s) should be labeled as such		
 DEPOSIT OF and/or INFORMATION about the de attached Examiner's comment regarding REQUIREME 		
Attachment(s)	5 🗍 Notice of Infr	ormal Patent Application
. □ Notice of Draftperson's Patent Drawing Review (PTO-94	48) 6. 🗌 Interview Su	mmary (PTO-413),
. ☑ Information Disclosure Statements (PTO/SB/08),	Paper No./M 7. 🗌 Examiner's A	Amendment/Comment
Paper No./Mail Date <u>10/06/2006</u> Examiner's Comment Regarding Requirement for Depo of Biological Material	sit 8. 🗌 Examiner's S	Statement of Reasons for Allowance
of Biological Material	9. 🗌 Other	
		A
	*	PIERRE BATAILLE PRIMARY EXAMINER 10/12

Petitioners Amazon Ex. 1010, p. 317 of 399

PTO/SB/08a (08-03) Approved for use through 07/31/2006, OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	Application Number		10869200	
	Filing Date		2004-06-16	
	First Named Inventor	Dan	iel Poznanovic et al.	
	Art Unit		2186	
	Examiner Name	Thor	mas, Shane M.	
	Attorney Docket Numb	ber	SRC028	

	94 - Fai			U.S	PATENTS			Remove	
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue Date	Name of Pat of cited Doc	tentee or Applicant ument	Releva	Columns,Lines where nt Passages or Relev Appear	
5m	1	6076152		2000-06-13	Huppenthal e	et al.		*	
5m	2 [.]	6247110		2001-06-12	Huppenthal e	et al.			
	-9	-6356963		-2002-03-12	Parks				
Sm	-4	6594736		2003-06-15	Parks				
If you wisl	n to ac	dd additional U.S. Pate	nt citatio	n information	please click the	Add button.		Add	
			U.S.P	ATENT APPL	ICATION PUB	LICATIONS		Remove	
Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publication Date	Name of Pat of cited Doct	entee or Applicant ument	Releva	Columns,Lines where nt Passages or Relev Appear	
	1								
If you wisl	n to ac	d additional U.S. Publ	ished Ap	plication citati	on information	please click the Ad	d button	Add	
				FOREIGN PA	TENT DOCUM	IENTS	lare*	Remove	- 145 2
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ²		Publication Date	Name of Patente Applicant of cited Document	e or F	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear	TS

EFS Web 1.0.1

INFORMATION DISCLOSURE	Application Number		10869200	
	Filing Date		2004-06-16	
	First Named Inventor Daniel Pozna		el Poznanovic et al.	
STATEMENT BY APPLICANT	Art Unit		2186	
(Not for submission under 37 CFR 1.99)	Examiner Name	Thor	nas, Shane M.	
	Attorney Docket Numb	ber	SRC028	

	1		
lf you wist	n to a	dd additional Foreign Patent Document citation information please click the Add button Add	
		NON-PATENT LITERATURE DOCUMENTS Remove	
Examiner Initials*	Cite No	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.	T2
	1		
If you wish	n to a	dd additional non-patent literature document citation information please click the Add button Add	
Examiner	Signa	ature Man Achan Date Considered 10/12/06	
citation if r ¹ See Kind C Standard ST ⁴ Kind of doc	odes o .3). ³ f	nitial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a conformance and not considered. Include copy of this form with next communication to applicant.	ment



UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION NO.	ISSUE DATE	PATENT NO.	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	12/12/2006	7149867	SRC028	5929

25235 7590 11/22/2006 HOGAN & HARTSON LLP ONE TABOR CENTER, SUITE 1500 1200 SEVENTEENTH ST DENVER, CO 80202

ISSUE NOTIFICATION

The projected patent number and issue date are specified above.

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment is 0 day(s). Any patent to issue from the above-identified application will include an indication of the adjustment on the front page.

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (571)-272-4200.

APPLICANT(s) (Please see PAIR WEB site http://pair.uspto.gov for additional applicants):

Daniel Poznanovic, Colorado Springs, CO; David E. Caliga, Colorado Springs, CO; Jeffrey Hammes, Colorado Springs, CO;

Petitioners Amazon Ex. 1010, p. 320 of 399

PTO/SB/44 (04-0
Approved for use through 04/30/2007. OMB 0651-003
Patent and Trademark Office, U.S. DEPARTMENT OF COMMERC
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number
(Also Form PTO-105

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page __1__ of __1__

PATENT NO: 7,149,867 APPLICATION NO.: 10/869,200 ISSUE DATE: Dec. 12, 2006 INVENTOR(S): Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 12, line 43, insert "first" after "coupled to the"

Column 12, line 57, insert "second" after "between the"

Column 13, line 6, "a" should be --the--

Column 14, line 4, the second occurrence of "the" should be --a--

Mailing Address of Sender: William J. Kubida Hogan & Hartson _{LLP} One Tabor Center 1200 17th Street, Suite 1500 Denver, CO 80202

Send to: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

\\\C5 - 080404/000033 - 68994 v1

Electronic Acl	knowledgement Receipt	
EFS ID:	1601087	
Application Number:	10869200	
International Application Number:		
Confirmation Number:	5929	
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	
First Named Inventor/Applicant Name:	Daniel Poznanovic	
Customer Number:	25235	
Filer:	William J. Kubida/Julie Lange	
Filer Authorized By:	William J. Kubida	
Attorney Docket Number:	SRC028	
Receipt Date:	16-MAR-2007	
Filing Date:	16-JUN-2004	
Time Stamp:	21:01:40	
Application Type:	Utility	

Payment information:

Submitted with Payment	no

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part /.zip	Pages (if appl.)
1		DOC001.PDF	24153	yes	3

	Multipart Description/PDF files in .zip description					
	Document Description	Start	End			
	Miscellaneous Incoming Letter	1	2			
	Request for Certificate of Correction	3	3			
Warnings:		al la la				
Information:						
	Total Files Size (in byte	s): 24	153			

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

Attorney Docket No.: SRC028 Client/Matter No: 80404.0033.001 EFS-Web

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Name of Patentee:

Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes

Patent No.: 7,149,867

Issued: Dec. 12, 2006

Title: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

ATTENTION: Certificate of Corrections Branch Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

REQUEST FOR CERTIFICATE OF CORRECTION OF PATENT FOR PTO Mistake (37 C.F.R. 1.322(a))

DEAR SIR:

An error appears in this patent. The error is a formatting mistake by the PTO. The error occurred in good faith. Correction thereof does not involve such changes in the patent as would constitute new matter or would require reexamination.

Attached hereto in duplicate is form PTO-1050, with at least one copy being suitable for printing.

\\\CS - 080404/000033 - 88994 v1

Petitioners Amazon Ex. 1010, p. 324 of 399 Please send the certificate to:

William J. Kubida Hogan & Hartson LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, CO 80202

Although no fee is believed due, any fee deficiency associated with this transmittal may be charged to Deposit Account 50-1123.

Date: 16 March 2007

Respectfully submitted,

B

William J. Kubida, Reg. No. 29,664 Hogan & Hartson LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5909 Tel (303) 899-7333 Fax

\\\CS - 080404/000033 - 88994 v1

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.: 7,149,867 B2APPLICATION NO.: 10/869200DATED: December 12, 2006INVENTOR(S): Daniel Poznanovic, David E. Caliga and Jeffrey Hammes

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 12, line 43, insert -- first-- after "coupled to the"

Column 12, line 57, insert --second-- after "between the"

Column 13, line 6, "a" should be --the--

Column 14, line 4, the second occurrence of "the" should be --a--.

Signed and Sealed this

Page 1 of 1

Twenty-fourth Day of April, 2007

JON W. DUDAS Director of the United States Patent and Trademark Office

> Petitioners Amazon Ex. 1010, p. 326 of 399

PATENT **EFS-Web** Attorney Docket No. SRC028 Client/Matter No. 80404.0033.001

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE Serial No. 10/869,200 Art Unit: 2186 Application of: Daniel Poznanovic, David E. Caliga, Confirmation No.: 5929 and Jeffrey Hammes Examiner: THOMAS, Shane M. Filed: June 16, 2004 Attorney Docket No. SRC028 Customer No.: 25235 SYSTEM AND METHOD OF ENHANCING For: EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97

MAIL STOP AMENDMENT Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.97(i), please place the attached Form 1449 and the enclosed copy of the listed non-patent reference in the above-referenced file. In submitting these references, no representation is made or implied that the references are or are not material.

This Information Disclosure Statement is filed with no request for consideration of this reference. Accordingly, no fee is believed due. However, any fee associated herewith may be charged to Deposit Account No. 50-1223.

YT 2008

Respectfully submitted.

William J. Kubida, Reg. No. 29,664 HOGAN & HARTSON LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5909 Tel (303) 899-7333 Fax

Doc code :IDS

Doc description: Information Disclosure Statement (IDS) Filed

INFORMATION DISCLOSURE

STATEMENT BY APPLICANT

(Not for submission under 37 CFR 1.99)

					U.S.	PATENTS				
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue [Date	Name of Par of cited Doc	tentee or Applicant ument	Pages,Columns,Line Relevant Passages o Figures Appear		
	1	5941981		1999-08	8-24	Tran Thang M	1.	Abstract, fig. 1; col. 2, l col. 3, line 6 - 18; col. 4		
If you wisl	h to a	dd additional U.S. Pate	ent citatio	n inform	nation pl	ease click the	Add button.			
			U.S.P	ATENT	APPLI	CATION PUB				
Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publica Date	ation	Name of Pat of cited Doci	tentee or Applicant ument	Pages,Columns,Line Relevant Passages o Figures Appear		
	1									
If you wisl	n to a	dd additional U.S. Publ					·	l button.		
		1	r	FOREI	GN PAT	ENT DOCUN	MENTS			T
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ²		Kind Code4	Publication Date	Name of Patentee Applicant of cited Document	e or Where Relevan Passages or R Figures Appea	it elevant	T5
	1									
lf you wish	n to ac	dd additional Foreign P	atent Do	cument	citation	information p	lease click the Add	button		
			NON	PATE		RATURE DO	CUMENTS			
Examiner Initials*	Cite No	Include name of the a (book, magazine, jour							item	T5

PTO/SB/08a (08-08) Approved for use through 08/31/2008. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

> 10869200 2004-06-16

Daniel Poznanovic et al.

2186

Thomas, Shane M.

SRC028

Application Number

First Named Inventor

Attorney Docket Number

Examiner Name

Filing Date

Art Unit

EFS Web 2.1.4

	Application Number		10869200	
	Filing Date		2004-06-16	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	First Named Inventor Daniel Poznanovic et al.		el Poznanovic et al.	
	Art Unit		2186	
	Examiner Name	Thon	nas, Shane M.	
	Attorney Docket Num	ber	SRC028	

	1	HAUCK S. ED, Association for Computing Machinery: "Configuration Prefetch for Single Context Reconfigurable Coprocessors", ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA '98, Monterey, CA, New York, NY, ACM, US, vol. 6th Conf., XP000883989, ISBN: 978-0-89791-978-4, Feb. 22-24, 1998, the whole document.					
If you wis	sh to ad	dd additional non-patent literature do	ocument citation information please click the Add	button			
			EXAMINER SIGNATURE				
Examiner Signature		iture	Date Considered				
			r or not citation is in conformance with MPEP 609 nclude copy of this form with next communication				
Standard S Kind of do	T.3). ³ F cument	or Japanese patent documents, the indicatio	GOV or MPEP 901.04. ² Enter office that issued the docume n of the year of the reign of the Emperor must precede the se he document under WIPO Standard ST.16 if possible. ⁵ Applie	rial number of the patent documen			

	Application Number		10869200	
	Filing Date		2004-06-16	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	First Named Inventor Danie		aniel Poznanovic et al.	
	Art Unit		2186	11111-21-11312
	Examiner Name	Thor	nas, Shane M.	
	Attorney Docket Num	ber	SRC028	

CERTIFICAT	TION STATEMENT	
Please see 37 CFR 1.97 and 1.98 to make the appropriate se	lection(s):	
That each item of information contained in the informat from a foreign patent office in a counterpart foreign ap information disclosure statement. See 37 CFR 1.97(e)(1)	plication not more than three	
OR		
That no item of information contained in the information foreign patent office in a counterpart foreign application after making reasonable inquiry, no item of information of any individual designated in 37 CFR 1.56(c) more than statement. See 37 CFR 1.97(e)(2).	, and, to the knowledge of the contained in the information d	he person signing the certification lisclosure statement was known to
See attached certification statement.		
Fee set forth in 37 CFR 1.17 (p) has been submitted here	ewith.	
None		
	NATURE	
A signature of the applicant or representative is required in action of the signature.	cordance with CFR 1.33, 10.	18. Please see CFR 1.4(d) for the
Signature	Date (YYYY-MM-DD)	2008-08-13
Name/Print WILLIAM J. KUSIDA	Registration Number	2008-08-13 29664
This collection of information is required by 37 CFR 1.97 and 7 public which is to file (and by the USPTO to process) an applic 1.14. This collection is estimated to take 1 hour to complete, i application form to the USPTO. Time will vary depending upor require to complete this form and/or suggestions for reducing to Patent and Trademark Office, U.S. Department of Commerce, FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND	cation. Confidentiality is gove ncluding gathering, preparing n the individual case. Any co this burden, should be sent to P.O. Box 1450, Alexandria, N	f ired to obtain or retain a benefit by the erned by 35 U.S.C. 122 and 37 CFR and submitting the completed mments on the amount of time you the Chief Information Officer, U.S. /A 22313-1450. DO NOT SEND

VA 22313-1450.

Tel. +31 (0)70 340-2040 Fax +31 (0)70 340-3016 For any questions about this communication: Tel∴+31 (0)70 340 45 00
this communication:
n
05.06.08

Communication

The European Patent Office herewith transmits as an enclosure the supplementary European search report under Article 153(7) EPC for the above-mentioned European patent application.

If applicable, copies of the documents cited in the European search report are attached.

Additional set(s) of copies of the documents cited in the European search report is (are) enclosed as well.

Refund of the search fee

If applicable under Article 9 Rules relating to fees, a separate communication from the Receiving Section on the refund of the search fee will be sent later.



EPO Form 1507.4 12.07

Petitioners Amazon Ex. 1010, p. 331 of 399



European Patent Office

SUPPLEMENTARY EUROPEAN SEARCH REPORT

Application Number EP 04 77 6806

Category	Citation of document with in of relevant pass	dication, where appropriate, ages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (IPC)
x	US 5 941 981 A (TRA 24 August 1999 (1999 * abstract; figure * column 2, line 31 * column 3, line 6 * column 4, line 10	9-08-24) 1 * - line 59 * - line 18 *	1–15	INV. G06F12/00
A	1 May 2003 (2003-05- * paragraphs [0010]	PAULRAJ DOMINIC [US]) -01) - [0012], [0022] - 0028]; figures 4-6 *	1–15	
Α	MACHINERY: "CONFIG SINGLE CONTEXT RECO COPROCESSORS" ACM/SIGDA INTERNATIO PROGRAMMABLE GATE A MONTEREY, CA, FEB. [ACM/SIGDA INTERNAT FIELD PROGRAMMABLE NY : ACM, US, vol. 6TH CONF, 22 February 1998 (19 65-74, XP000883989 ISBN: 978-0-89791-9	DNAL SYMPOSIUM ON FIEL RRAYS. FPGA '98. 22 - 24, 1998; IONAL SYMPOSIUM ON GATE ARRAYS], NEW YORK 998-02-22), pages 78-4		TECHNICAL FIELDS SEARCHED (IPC) G06F
	* the whole documen			
	The supplementary search repor set of claims valid and available			
	Place of search The Hague	Date of completion of the search 28 May 2008	Jar	Examper don, Stéphan
X : part Y : part docu A : tech O : non	ATEGORY OF CITED DOCUMENTS icularly relevant if taken alone icularly relevant if combined with anoth ument of the same category inological background written disclosure imediale document	T : theory or princ E : earlier patent (after the filling ; r document cited L : document cited	ple underlying the locument, but publicate d in the application f for other reasons	invention Ished on, or

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 04 77 6806

This annex lists the patent family membersrelating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way lable for these particulars which are merely given for the purpose of information.

28-05-2008

F	Patent document ed in search report		Publication date		Patent family member(s)	Publication date
US	5941981	A	24-08-1999	NONE		
US	2003084244	A1	01-05-2003	WO	03038626 A2	08-05-200
			icial Journal of the Euro			

Petitioners Amazon Ex. 1010, p. 333 of 399 Bitte beachten Sie, dass angeführte Nichtpatentliteratur (wie z. B. wissenschaftliche oder technische Dokumente) je nach geltendem Recht dem Urheberrechtsschutz und/oder anderen Schutzarten für schriftliche Werke unterliegen könnte. Die Vervielfältigung urheberrechtlich geschützter Texte, ihre Verwendung in anderen elektronischen oder gedruckten Publikationen und ihre Weitergabe an Dritte ist ohne ausdrückliche Zustimmung des Rechtsinhabers nicht gestattet.

Veuillez noter que les ouvrages de la littérature non-brevets qui sont cités, par exemple les documents scientifiques ou techniques, etc., peuvent être protégés par des droits d'auteur et/ou toute autre protection des écrits prévue par les législations applicables. Les textes ainsi protégés ne peuvent être reproduits ni utilisés dans d'autres publications électroniques ou imprimées, ni rediffusés sans l'autorisation expresse du titulaire du droit d'auteur.

Please be aware that cited works of non-patent literature such as scientific or technical documents or the like may be subject to copyright protection and/or any other protection of written works as appropriate based on applicable laws. Copyrighted texts may not be copied or used in other electronic or printed publications or re-distributed without the express permission of the copyright holder.

XS CPRTENFRDE

BNSDOCID: <XS ____2006100103CF_1 >

Petitioners Amazon Ex. 1010, p. 334 of 399 XP-000883989

Configuration Prefetch for Single Context Reconfigurable Coprocessors

Scott Hauck

P.D. 22. 02.98 p. 65-74 = 10 Bozzgooo

Department of Electrical and Computer Engineering Northwestern University Evanston, IL 60208-3118 USA hauck@ece.nwu.edu

Abstract

Current reconfigurable systems suffer from a significant overhead due to the time it takes to reconfigure their hardware. In order to deal with this overhead, and increase the power of reconfigurable systems, it is important to develop hardware and software systems to reduce or eliminate this delay. In this paper we propose one technique for significantly reducing the reconfiguration latency: the prefetching of configurations. By loading a configuration into overlap the reconfiguration with useful computation. We demonstrate the power of this technique, and propose an algorithm for automatically adding prefetch operations into reconfigurable applications. This results in a significant decrease in the reconfiguration overhead for these applications.

1 Introduction

When FPGAs were first introduced in the mid 1980s they were viewed as a technology for replacing standard gate arrays for some applications. In these first generation systems, a single configuration is created for the FPGA, and this configuration is the only one loaded into the FPGA. A second generation soon followed, with FPGAs that could use multiple configurations, but reconfiguration was done relatively infrequently [Hauck97a]. In such systems, the time to reconfigure the FPGA was of little concern.

Many of the most exciting applications being developed with FPGAs today involve run-time reconfiguration [Hauck97a]. In such systems the configuration of the FPGAs may change multiple times in the course of a computation, reusing the silicon resources for several different parts of a computation. Such systems have the potential to make more effective use of the chip resources than even standard ASICs, where fixed hardware may only be used in a portion of the computation. However, the advantages of run-time reconfiguration do not come without a cost. By requiring multiple reconfigurations to complete a

Permission to make digital/hard copies of all or part of this material for personal or classroom use is granted without fee provided that the copies are not made or distributed for profit or commercial advantage, the copyright notice, the title of the publication and its date appear, and notice is given that copyright is hy permission of the ACM. Inc. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires specific permission and/or fee.

FPGA 98 Monterey CA USA Copyright 1998 ACM 0-89791-978-5/98/01..55.00 computation, the time it takes to reconfigure the FPGA becomes a significant concern. In most systems the FPGA must sit idlewhile it is being reconfigured, wasting cycles that could otherwise be performing useful work. For example, applications on the DISC and DISC II system have spent 25% (Withlin96) to 71% [Wirhlin95] of their execution time performing reconfiguration.

It is obvious from these overhead numbers that reductions in the amount of cycles wasted to reconfiguration delays can have a significant impact on the performance of run-time reconfigured systems. For example, if an application spends 50% of its time in reconfiguration, and we were somehow able to reduce the overhead per reconfiguration by a factor of 2, we would reduce the application's runtime by at least 25%. In fact, the performance improvement could be even higher than this. Specifically, consider the case of an FPGA used in conjunction with a host processor, with only the most time-critical portions of the code mapped into reconfigurable logic. An application developed for such a system with a given reconfiguration delay may be unable to take advantage of some optimizations because the speedups of the added functionality are outweighed by the additional reconfiguration delay required to load the functionality into the FPGA. However, if we can reduce the reconfiguration delay, more of the logic might profitably be mapped into the reconfigurable logic, providing an even greater performance improvement. For example, in the UCLA ATR work the system wastes more than 75% of its cycles in reconfiguration [Villasenor96, Villasenor97]. This overhead has limited the optimizations explored with the algorithm, since performance optimizations to the computation cycles will yield only limited improvement in the overall runtimes. This has kept the researchers from using higher performance FPGA families and other optimizations which can significantly reduce the computation cycles required.

Because of the potential for improving the performance of reconfigurable systems, developing techniques for reducing the reconfiguration delay is an important research area. In this paper we consider one method for reducing this overhead, the overlapping of computation with reconfiguration via the prefetching of FPGA configurations.

2 Configuration Prefetch

Run-time reconfigured systems use multiple configurations in the FPGA(s) in the system during a single computation. In current systems the computation is allowed to run until a configuration that is not currently loaded is required to continue the computation. At that point, the computation is stalled while the

new configuration is loaded. These stall cycles represent an overhead to the computation, increasing runtimes without performing useful work on the actual computation.

A simple method to reduce or eliminate this reconfiguration overhead is to begin loading the next configuration before it is actually required. Specifically, in systems with multiple contexts (Bolotski94), partial run-time reconfigurability [Hutchings95], or tightly coupled processors [DeHon94, Razdan94, Wittig96, Hauck97b] it is possible to load a configuration into all or part of the FPGA while other parts of the system continue computing. In this way, the reconfiguration latency is overlapped with useful computations, hiding the reconfiguration overhead. We will call the process of preloading a configuration before it is actually required configuration prefetching.

The challenge in configuration prefetching is determining far enough in advance which configuration will be required next. Many computations (especially those found in general-purpose computations) can have very complex control flows, with multiple execution paths branching off from any point in the computation, each potentially leading to a different next configuration. At a given point in the computation it can be difficult to decide which configuration will be required next. Even worse, the decision of which configuration to prefetch may need to be done hundreds or thousands of cycles in advance if we wish to hide the entire reconfiguration delay. In a system where it takes a thousand cycles to load a configuration, if we do not begin fetching the configuration at least a thousand cycles in advance we will be unable to hide the entire reconfiguration latency.

Not only is it necessary to decide which configuration to load far in advance of a configuration's actual use, it is also important to correctly guess which configuration will be required. In order to load a configuration, configuration data that is already in the FPGA must be overwritten. An incorrect decision on what configuration to load can not only fail to reduce the reconfiguration delay, but in fact can greatly increase the reconfiguration overhead when compared to a non-prefetching system. Specifically, the configuration that is required next may already be loaded, and an incorrect prefetch may require the system to have to reload the configuration that should have simply been retained in the FPGA, adding reconfiguration cycles where none were required in the non-prefetch case.

Note that prefetching has already been used successfully in other domains. Standard processors can use prefetching to load data into the processor's caches, or load data from disk into the processor's memory However, the demands of configuration prefetching are quite different than those of other prefetching domains In the case of prefetching data from disks into memory. or from memory into the processor's cache, the system can look for regular access patterns in order to predict the next required data For configurations, the calling pattern will be extremely irregular. Because of this, new algorithms for determining how to best perform prefetching in reconfigurable systems must be developed in order to make this a viable approach to reducing the reconfiguration overhead.

In this paper, we will demonstrate the potential of prefetching for reconfigurable systems, and present a new algorithm for

automatically determining how this prefetching should be performed We first present a simple model of a reconfigurable system that can allow us to experiment with configuration prefetching. We then develop an upper bound on the improvements possible from configuration prefetching under this model via an (unachievable) optimal prefetching algorithm. Finally, we present a new algorithm for configuration prefetching which can provide significant decreases in the per-reconfiguration latency in reconfigurable systems. To the best of our knowledge, this is the first configuration prefetch algorithm developed for reconfigurable computing.

3 Reconfigurable System Model

In order to explore the potential of configuration prefetching, we will assume a reconfigurable computing architecture similar to that of the PRISC system [Razdan94]. This system will allow us to easily measure the benefits of configuration prefetch, while representing one of the most difficult systems for which to develop prefetching algorithms. In our experiments, we assume that the reconfigurable computing system consists of a standard microprocessor coupled with a reconfigurable coprocessor. This coprocessor is capable of implementing custom instructions for arbitrary computations. While the coprocessor can support multiple configurations for a given application, we assume that it is only capable of holding one computation at a time. In order to use the reconfigurable coprocessor to compute a different computation a new configuration must be loaded, which takes a fixed latency before it is ready for operation. The actual reconfiguration latency will be varied in our experiments to demonstrate the sensitivity of prefetching to reconfiguration latency, yet each individual experiment will have a fixed latency for all reconfigurations.

In normal operation, the processor executes instructions until a call to the reconfigurable coprocessor is found. These calls to the reconfigurable coprocessor (RFUOPs) contain the ID of the configuration required to compute the desired function. At this point, the coprocessor checks to see if the proper configuration is loaded. If it is not, the host processor is stalled while the configuration is loaded. Once the configuration is loaded (or immediately if the proper configuration was already present), the reconfigurable coprocessor executes the desired computation in a single clock cycle. Once a configuration is loaded it is retained for future executions, only being unloaded when some other coprocessor call or prefetch operation specifies a different configuration.

In order to avoid this latency, a program running on this reconfigurable system can insert prefetch operations into the code executed on the host processor. These prefetch instructions are executed just like any other instructions, occupying a single slot in the processor's pipeline The prefetch instruction specifies the ID of a specific configuration that should be loaded into the coprocessor If the desired configuration is already loaded, or is in the process of being loaded by some other prefetch instruction. this prefetch instruction becomes a NO-OP. If the specified configuration is not present, the coprocessor trashes the current configuration and begins loading the configuration specified. At this point the host processor is free to perform other computations.

Petitioners Amazon Ex. 1010, p. 336 of 399




Figure 1. Experimental setup for the prefetch tests. Source code is augmented with calls to the reconfigurable coprocessor (RFUOPs) by the RFU picker. This code then has prefetch instructions inserted into it. The performance of a given set of RFUOPs and PREFETCHes is measured by the simulator.

overlapping the reconfiguration of the coprocessor with other useful work. Once the next call to the coprocessor occurs, it can take advantage of the loading performed by prefetch instruction. If this coprocessor call requires the configuration specified by the last prefetch operation, it will either have to perform no reconfiguration if the coprocessor has had enough time to load the entire configuration, or only require a shorter stall period as the remaining reconfiguration is done. Obviously, if the prefetch instruction specified a different configuration than was required by the coprocessor call, the processor will have to be stalled for the entire reconfiguration delay to load the correct configuration. Because of this, an incorrect prefetch operation can not only fail to save reconfiguration time, it can in fact increase the overhead due to the reconfigurable coprocessor. This occurs both in the wasted cycles of the useless prefetch operations, as well as the potential to overwrite the configuration that is in fact required next, causing a stall to reload a configuration that should have been retained in the reconfigurable coprocessor.

For simplicity we assume that the coprocessor can implement arbitrary code sequences, but these code sequences must not have any sequential dependencies. This is enforced by requiring that the code sequences mapped to the reconfigurable coprocessor appear sequentially in the executable, have a single entry point and a single exit point, and have no backwards edges. Note that while assuming a reconfigurable coprocessor could implement any such function is optimistic, it provides a reasonable testbed with properties similar to reconfigurable systems that have been proposed [Razdan94, Wittig96, Hauck97b].

4 Experimental Setup

In order to investigate the impact of prefetching on the reconfiguration overhead in reconfigurable systems, we have tested prefetching on some standard software benchmarks from the SPEC benchmark suite [Spec95]. Note that these applications

have not been optimized for reconfigurable systems, and may not be as accurate in predicting exact performance as would real applications for reconfigurable systems. However, such real applications are not in general available for experimentation. Also, applications of reconfigurable systems are tailored to a specific system, and can be carefully optimized in reaction to a specific reconfiguration overhead. These applications may change significantly if they were mapped to a system with a much higher or lower reconfiguration delay, with different portions of the source code mapped to the reconfigurable logic. Thus, we feel that the only feasible way to investigate optimizations to the reconfiguration system is to use current, general-purpose applications, and make reasonable assumptions in order to mimic the structure of future reconfigurable system.

In order to conduct these experiments, we must perform three steps. First, some method must be developed to choose which portions of the software algorithms should be mapped to the reconfigurable coprocessor. Second, a prefetch algorithm must be developed to automatically insert prefetch operations into the source code. Third, a simulator of the reconfigurable system must be employed to measure the performance of these applications Each of these three steps will be described in paragraphs that follow.

The first step in the experiments is to choose which portions of the source code should be mapped to the reconfigurable coprocessor (these mappings will be referred to as RFUOPs here). As mentioned before, in this paper we will assume that arbitrary code sequences can be mapped to the reconfigurable logic as long as they have a single entry and a single exit point and have no backward branches or jumps. This ensures that only combinational code sequences are considered. This is a somewhat conservative assumption, since in many reconfigurable systems it is possible to implement loops and other sequential control flow operations in the reconfigurable logic.

Petitioners Amazon Ex. 1010, p. 337 of 399 One complexity in deciding which portions of the source code should be mapped to the reconfigurable logic is to find that set of mappings that provide the best performance improvement in the face of a potentially substantial delay for each reconfiguration. In general this is a complex problem, and one we do not attempt to solve here. Our solution is to simply find all potential mappings to the reconfigurable logic, and then simulate the impact of including each candidate. This is done by repeatedly calling the reconfigurable system simulator, and assuming optimal prefetching (both of which are described later in this paper). Our algorithm then greedily chooses the candidate which provides the best performance improvement, and retests the remaining candidates These retests examine the impact of including any one candidate in with the already chosen candidates. This repeats until the simulator determines that there is at most a potential 1% improvement available in the remaining candidates. In this way a reasonable set of RFUOPs can be developed which produces a significant performance improvement even when reconfiguration delay is taken into consideration. The result of this operation is to create a file that specifies which portion of the source executable should be mapped into RFUOPs, and which can be given to the simulator to compute the delays seen in the target reconfigurable system

The simulator we have developed takes in an executable for a Sun SPARCstation, a specification of the location of RFUOPs and PREFETCH instructions in the executable, and a parameter that specifies the number of cycles it takes to reconfigure the coprocessor. This simulator is developed from the SHADE simulator [Cmelik93a]. This allows us to track the cycle-by-cycle operation of the system, and get exact cycle counts. Note that only one program can be executed at a time, and operating system calls are not instrumented, so context switch effects and the potential to overlap reconfiguration with cycles in the operating system are not considered. This simulator reports the reconfiguration time and overall performance for the application under both normal and optimal prefetching, as well as performance assuming no prefetching occurs at all. These numbers are used to measure the impact of the various prefetching lechniques.

Note that for simplicity we model reconfiguration costs as a single delay constant. Issues such as latency verses bandwidth in the reconfiguration system, conflicts between configuration load and other memory accesses in systems which use a single memory port, and other concerns-are Tgnored. Such effects can be considered to simply increase the average delay for each configuration load, and thus should not significantly impact the accuracy of the results. We consider a very wide range of reconfiguration overheads, from 10 cycles to 10,000 per reconfiguration. This delay range should cover most systems that are likely to be constructed, including the very long delays found in current systems, as well as very short delays that might be achieved by future highly cached architectures.

The remaining component of the experimental setup is the prefetch insertion program. This algorithm decides where prefetch instructions should be inserted into the executable given the set of RFUOPs determined by the RFU picker. The specific algorithm used will be described in a later section. The prefetch

insertion program takes in the specification of RFUOPs from the RFU picker, as well as a control flow graph for the executable, and produces a file for the simulator that specifies the PREFETCH locations. Note that in a production system both the RFU picker and the prefetch insertion program would directly modify the executable. However, in order to allow us to use a standard processor simulator to simulate the reconfigurable system this information is maintained in a separate file.

5 Optimal Prefetch

In order to measure the potential prefetching has to reduce reconfiguration overhead in reconfigurable systems, we have developed the *Optimal Prefetch* concept. Optimal Prefetch represents the best any prefetch algorithm could hope to do, given the architectural assumptions and choice of RFUOPs presented earlier.

In Optimal Prefetching, instead of choosing specific locations for prefetch operations we assume that prefetch operations occur only when necessary, and occur as soon as possible. Specifically, whenever an RFUOP is encountered in the code, we determine what RFUOP was last called. If it was the same RFUOP it is assumed that no PREFETCH instructions occurred in between the RFUOPs since the correct RFUOP will simply remain in the coprocessor, requiring no reconfiguration. If the last RFUOP was different than the current call, it is assumed that a PREFETCH operation for the current call occurred directly after the last RFUOP. This yields the greatest possible overlap of computation with reconfiguration.

	?? PREFETCH ??
03a2c	ble 0x3a28 ! Branch to RFUOP 56
03a30	nop
03a34	ld [%fp - 0x10], %o0
03a38	subcc %00, 0, %g0
03a3c	ble 0x3a60 ! Branch beyond RFUOP 60
03a40	D.COL

Figure 2. Example of the optimism of the Optimal Prefetch technique: Once RFUOP 56 in line 3a28 is executed, there are multiple possible next RFUOPs which might be encountered. If the branch at 3a2c is taken, RFUOP 56 is executed again, and no intermediate prefetch cycle occurs. If neither the branch at 3a2c nor at 3a3c is taken, RFUOP 60 is the next to occur, and it is assumed that a PREFETCH 60 occurs right after the call of RFUOP 56, overlapping 6 cycles of computation with the reconfiguration. No fixed prefetching scheme could achieve both results for the code sequence shown.

It is important to realize that the Optimal Prefetch technique, while providing a bound on the potential of prefetching, potentially produces results better than what could possibly be

BNSDOCID. <XP 883989A j >

Petitioners Amazon Ex. 1010, p. 338 of 399

Benchmark	Latency	No Prefetching	Optimal Prefetching	Ratio
Co	10	6,239,090	2,072,560	33.2%
	100	6,860,700	1,031,739	15.0%
	1,000	2,520,000	225,588	9.0%
	10,000	1,030,000	314,329	30.5%
Compress	10	344,840	63,403	18.4%
	100	127,100	46.972	37.09
	1,000	358,000	289,216	80.8%
	10,000	520,000	12.535	2.4%
Li	10	6,455,840	958,890	14.99
	100	4,998,800	66,463	1.3%
	1,000	55,000	21,325	38.89
	10,000	330,000	43,092	13.19
Perl	10	4,369,880	656,210	15.09
	100	3,937,600	398,493	10.19
	1,000	3,419.000	9,801	0.3%
	10,000	20,000	2	0.09
Fpppp	10	2,626,180	1,415,924	53.99
	100	11,707,000	6.927.877	59.29
2	1,000	19,875,000	5,674,064	28.59
	10,000	370,000	4,485	1.2%
Swim	10	600.700	265.648	44.29
	100	10,200	4,852	47.69
	1,000	91,000	79,905	87.89
	10,000	330,000	43,019	13.09
Cumulative	10		5.	26.2
	100			16.6
	1,000			16.5
	10,000			2.39
	All		C#	11.44

Table 1. The results of Optimal Prefetch on the benchmark programs. Each benchmark is tested at four different perreconfiguration delay values. The "No Prefetch" and "Optimal Prefetch" columns report the total number of cycles spent stalling the processor while the coprocessor is reconfigured, plus the number of cycles spent on PREFETCH opcodes. The ratio column lists the ratio of Optimal Prefetching delays to No Prefetching delays. "All" is the average of all benchmarks at all reconfiguration delays considered.

uone by an arrual prefetching algorithm. As shown in Figure 2, Optimal Prefetching may assume that a prefetch instruction occurs at a given point in the code during some portions of the execution, while the same location does not contain a prefetch at other times. However, the bound provided by Optimal Prefetching is useful to demonstrate the limits of configuration prefetching.

As can be seen in Table 1, optimal prefetching has the potential to significantly reduce reconfiguration times. This ranges from an average factor of almost 4 for reconfigurable systems with a 10 cycle reconfiguration delay, to a factor of almost 44 for systems

with a reconfiguration delay of 10,000 cycles. Averaged across the reconfiguration delays considered, this produces a reduction in reconfiguration delay of 88 6%, or a factor of almost 9.

It is important to realize that the reductions in reconfiguration delay shown in Table 1 represent only an upper bound on what is possible within the architecture described in this paper. It is unlikely that any actual prefetching algorithm will be able to achieve improvements quite as good as the Optimal Prefetch technique suggests. In the next section, we will present an algorithm for configuration prefetch. This algorithm determines

Petitioners Amazon Ex. 1010, p. 339 of 399




Figure 3. An example for the prefetch insertion algorithm (left), and the same example with the subroutine at instructions 3-5 removed (right).

specific locations where prefetch instructions should be inserted in order to overlap computation with reconfiguration.

6 Prefetch Insertion

In the previous sections we have proposed the concept of configuration prefetch, and have demonstrated that this technique has the potential to significantly reduce the reconfiguration overhead in reconfigurable systems, thus improving the performance of these systems. In this section we detail a specific algorithm which has the capability to realize some of these potential gains.

The challenge in developing a prefetch algorithm is to statically determine which RFUOP is the next to be needed at some point in the code. This decision must be done as far in advance of the RFUOP's execution as possible, so that most or all of the reconfiguration can be overlapped with useful computations. However, the earlier the PREFETCH operation occurs the more complicated the control flow between the PREFETCH and the RFUOP, increasing the likelihood that the wrong configuration will be loaded. In fact, from a given point in the code there may be many different RFUOPs that might occur mext, since subsequent branches may lead to many different RFUOPs. Thus, at best we can hope to make an educated guess as to what configuration should be loaded, hoping that on average this prefetch will reduce the reconfiguration overhead as much as possible.

Our prefetch insertion algorithm starts with a control flow graph for the benchmark being considered. This graph contains information on the potential execution paths within the program, and thus forms the basis for determining which RFUOP will occur next. In a production system this control flow graph would be extracted from the source code. In our experimental system we construct the control flow graph from the executable via information provided by the SpixTools [Cmelik93b] code profiler. as well as some additional information from the simulator. The insertion algorithm also takes the locations of RFUOPs produced by the RFU picker.

The basis of our algorithm is a directed shortest-path algorithm on the control flow graph, starting from each RFUOP location. This is based upon the belief that the RFUOP that can be reached in the least number of clock cycles is the RFUOP configuration that should be loaded. We determine for each instructions in the executable which RFUOP can be reached in the shortest number of steps. Note that we only consider forward arcs in the control flow graph from an instruction to an RFUOP, or alternatively backward edges from RFUOP to preceding instructions, since this corresponds to the direction of control flow. This closest RFUOP is assumed to own the instruction, in that we will insert PREFETCH operations such that that RFUOP will either be present in the coprocessor when that instruction is executed, or will begin prefetching it at this time.

Once we determine which RFUOP owns each instruction, we have broken the code into swnership regions, where each region given RFUOP For elignide in the code segment in Figure 3 left. instructions 01-06 are in RFUCP 1" ownership region, while instructions 08-10 are in RFUOP 2's owned by region. The next step in our prefetch insertion algorithm is to add PREFETCH operations before any instruction in one ownership region which has a direct predecessor in another ownership region. This PREFETCH operation will prefetch whichever RFUOP owns that instruction. Thus, in Figure 3 left we would insen a single PREFETCH operations, and that would be a prefetch for RFUOP 2 just before Instruction 08. Prefetches for RFUOP 1 would appear somewhere before Instruction 01 and Instruction 02, although their exact placement would depend on the exact control flow In this way, we have multiple cycles in which to prefetch RFUOP 1, while we will change to prefetching RFUOP 2 once it becomes clear that that is the next RFUOP to occur, which

Petitioners Amazon Ex. 1010, p. 340 of 399

Benchmark	Latency	No Prefetching	Basic Prefetch	(Bas/No)	Pruned Prefetch	(Pru/No)	(Pru/Opt)
Go	10	6,239,090	3,134,360	50.2%	2,862,128	45.9%	138.1%
	100	6,860,700	4,126,293	60.1%	2,989,912	43.6%	289 85
	1,000	2,520,000	2,599,305	103.1%	996,300	39.5%	441.6%
	10.000	1,030,000	5,562,593	540.1%	706,611	68.6%	224.89
Compress	10	344,840	86,284	25.0%	78.284	22.7%	123.59
	100	127,100	78,821	62.0%	78,821	52.0%	167.89
	1,000	358,000	311.677	87.1%	311,651	87.1%	107.89
	10,000	520,000	1,156,939	222.5%	263,213	50.6%	2099.84
نا	10	6,455,840	2,043,246	31.6%	1,929,195	29.9%	201.29
	100	4,998,800	3,209,090	64.2%	2,395,041	47.9%	3603.64
	1,000	55,000	6,898,414	12542.6%	42,082	76.5%	197.39
	10,000	330,000	150.720	45.7%	1 50,720	45.7%	349.89
Perl	10	4,369,880	1,873,472	42.9%	1,579,463	36.1%	240.74
	100	3,937,600	2,241,365	56.9%	1,965,287	49.9%	493.24
	1,000	3,419,000	5,616,728	164.3%	2,015,812	59.0%	20567.44
	10,000	20,000	5,715	28.6%	5,714	28.6%	285700.0
Fpppp	10	2,626,180	1,505,906	57.3%	1,490,467	56.8%	105.39
	100	11,707,000	7,660,039	65.4%	7,656,892	65.4%	110.5
	1,000	19,875.000	11,782,888	59.3%	5,805,461	29.2%	102.34
	10,000	370,000	79,616,610	21518.0%	350,002	94.6%	7803.8
Swim	10	600,700	325,339	54.2%	324,589	54.0%	122.24
	100	10,200	139,174	1364.5%	5,573	54.6%	114.94
	1,000	91,000	4,004,510	4400.6%	81,265	89.3%	101.7
	10,000	330,000	41,995,371	12725.9%	56,126	17.0%	130.5
Cumulative	10			41.8%		38.9%	148.3
	100			103.3%		53.4%	321.2
	1,000		x	411.1%		58.6%	355.24
	10,000			591.8%		44.0%	1906.5
	All			180.0%		48.1%	423.8

Table 2. The results of the prefetching algorithm on the benchmark programs. Each benchmark is tested at four different perreconfiguration delay values. The "Basic Prefetch" and "Pruned Prefetch" columns report the total number of cycles spent stalling the processor while the coprocessor is reconfigured, plus the number of cycles spent on PREFETCH opcodes. The ratio of prefetch to non-prefetch latency is also reported. The final column lists the ratio of Pruned Prefetch to Optimal Prefetch. "All" is the average of all benchmarks at all reconfiguration delays considered.

happens when we branch to Instruction 08. Note that an RFUOP is considered to be owned by itself, and thus if Instruction 07 is in REFUOP 1's ownership region we will not waste a PREFETCH by inserting it before Instruction 07, while if Instruction 07 is owned by some other RFUOP we would insert a PREFETCH for that RFUOP at this location.

There is one refinement to this initial prefetch insertion algorithm that can be important to creating the best prefetching. The issue is that subroutine calls may combine multiple different regions of the control flow graph, creating "false paths". Specifically, imagine that Instructions 03-05 represent a subroutine in the software, called by Instructions 01 and 02. If we use the algorithm just discussed, RFUOP 1 would be considered to own Instruction 02, even though there may be no execution path that would lead from Instruction 02 to RFUOP 1 without passing through some other RFUOP. The solution to this is simple: we replace most subroutine calls in the control flow graph with control flow edges from the instruction just after the subroutine call to the corresponding instruction just after the call, and this edge has a "length" (used in the shortest path algorithm) equal to the shortest execution path through that subroutine. Thus, if

3

Instructions 03-05 in Figure 3 left were in fact a subroutine, we would remove these instructions, and replace them with a control flow arc from Instruction 01 to Instruction 06, and another arc from Instruction 02 to Instruction 08, with both of them having a length of 4 (Figure 3 right). Normal arcs have a length of 1. In this way, Instruction 01 would be owned by RFUOP 1, and Instruction 02 would be owned by RFUOP 2, giving each of them a much longer time to prefetch their configurations without sacrificing any accuracy in the prefetching decisions.

In order 10 do this simplification of the control flow graph we classify procedures as pure or impure. Any subroutine that does not contain an RFUOP, and does not call any impure subroutines. is considered pure. All others are considered impure. This distinction is important, because we do not want to remove any impure subroutines from the control flow graph. The reason for this is that an impure subroutine will contain RFUOPs which should block the ownership regions of RFUOPs following this subroutine call. For example, assume that Instructions 03-05 in Figure 3 left are a subroutine, and Instruction 04 is in fact an RFUOP 3 instruction. In this case, it should be clear that Instructions 01 and 02 should be owned by RFUOP 3, since that will always be the next RFUOP encountered after these instructions. However, if we remove this subroutine from the control flow graph we would not discover this fact. To deal with this, we only remove pure subroutines from the control flow graph, leaving all impure subroutines as is. Our algorithm would then properly label Instructions OI and O2 as being owned by RFUOP3 and prefetch accordingly. The classification of subroutines as pure or impure can be made by a very simple search of the control flow graph.

As shown in Table 2, the prefetching algorithm as described so far (referred to here as the "Basic Prefetch" algorithm) does a reasonable job of prefetching in most cases, but can do a poor job in others. For example, the Basic Prefetch algorithm reduces the reconfiguration overhead by 58% on average for systems with a reconfiguration delay of 10 cycles, but can in fact increase the reconfiguration delay of 10 cycles. The problem is that the algorithm sometimes makes poor decisions for some prefetch placements, causing the coprocessor to unload the configuration that is in fact the next one needed in the system. Obviously, something must be done to improve the consistency of the algorithm's results.

Our solution is to use a profiler-based pruning of the prefetch operations. We maintain statistics, on a per PREFETCH operation basis, of whether the outcome of that PREFETCH operation was beneficial or not. In those cases where it begins loading the configuration that is in fact the next RFUOP to be called, we credit it with the number of cycles saved. If it is the first RFUOP to overwrite the configuration that is required next, we reduce it's benefit by the number of cycles the system has to stall while reloading that configuration (note that a subsequent PREFETCH of the proper configuration can reduce this penalty). Finally, we also reduce the PREFETCH's benefit by the total number of times that prefetch operation is executed, since every time a PREFETCH operation is executed the processor must waste a cycle performing this operation. All of these statistics are easy to maintain, and could be reported by techniques similar to those found in prof, gprof, and other program profilers.

The information gathered on a per PREFETCH basis measures the effect this instruction has on the operation of the system. We go through these statistics and remove ("prune") any PREFETCH instruction that has a net loss on the operation of the system. This operation is similar to the performance optimization performed on standard software algorithms, with the added benefit that it can be easily automated, requiring no user intervention. Note that the pruning of one PREFETCH operation can cause another PREFETCH to have a negative impact on the system operation. For example, in between two calls to the same RFUOP there may be two different PREFETCH operations for other RFUOPs. During the first pruning step the first PREFETCH operation would be penalized for unloading the RFUOP, and would be removed. At this point, the second PREFETCH is responsible for overwriting the RFUOP that should have been retained. Our solution is to run the pruning process iteratively, continuing to remove PREFETCH operations that have a negative impact on the system operation. Note that this takes at most a handful of pruning cycles.

As can be seen in Table 2, when we combine our original prefetch insertion algorithm with a pruning step ("Pruned Prefetch"), we get a much more consistent result. This greatly improves the performance of the prefetching algorithm, providing an overall 52% reduction in reconfiguration overhead when compared to the base case of no prefetching. While this is not nearly as good as the 89% improvement suggested by the Optimal Prefetch technique, it is important to realize that the Optimal Prefetch numbers may not be achievable by any static configuration prefetch algorithm. With the algorithm described here, we are capable of providing a significant reduction in the reconfiguration overhead of reconfigurable systems. As shown in Table 3, this speedup has a direct impact on the runtime of the reconfigurable system, providing a 10% reduction in overall runtime over the case of no prefetching.

7 Conclusions

In this paper we have introduced the concept of configuration prefetch for reconfigurable systems. By adding instructions into the code of an application, configurations for a reconfigurable coprocessor can be loaded in advance. This allows the overlapping of computation and reconfiguration, reducing the reconfiguration overhead of reconfigurable systems. We have also developed an algorithm which can automatically determine the placement of these prefetch operations, avoiding burdening the user with the potentially difficult task of placing these operations by hand. Finally, we have developed the Optimal Prefetch technique, which provides a bound on the potential improvement realizable via configuration prefeich. The results indicate that these techniques can reduce the reconfiguration overhead of reconfigurable systems by more than a factor of two. which will have a direct impact on the performance of reconfigurable systems.

We believe that such techniques will become even more critical for more advanced reconfigurable systems. When one considers

Benchmark	Latency	Basic Prefetch	Pruned Prefetch	Optimal Prefetch
Go	10	82.4%	80.8%	76.49
	100	89.5%	85.1%	77.69
	1.000	100.3%	93.8%	90.79
	10,000	118.5%	98.7%	97.19
Compress	10	87 4%	87.0%	86.39
	100	97.9%	97.9%	96.59
	1.000	98.2%	98.2%	97.39
	10,000	119.5%	92.1%	84.59
L	10	79.2%	78.7%	74.19
	100	92.6%	89.2%	79.69
	1,000	134.3%	99.9%	99.89
	10,000	99.1%	99.1%	98.69
Perl	10	83.8%	81.9%	75,99
	100	90.5%	88.9%	80.14
	1,000	111.6%	92.6%	82.04
	10,000	99.9%	99.9%	99.99
Fpppp	10	79.2%	78.9%	77.64
	100	80.0%	80.0%	76.34
	1,000	84.0%	72.2%	72.04
	10,000	205.9%	100.0%	99.59
Swim	10	84.4%	84.4%	81.14
	100	106.7%	99.8%	99.79
	1.000	293.3%	99.5%	99.59
	10,000	1732.8%	89.3%	88.89
Cumulative	10	82.7%	81.9%	78.49
	100	92.5%	89.9%	84.59
	1,000	124.0%	92.2%	89.69
	10,000	192.0%	96.4%	94.59
	All	116.2%	89.9%	86.69

Table 3. Relative performance numbers for different prefetch techniques. The numbers represent the ratio of the total runtime (execution plus reconfiguration time) under the specified prefetch technique to the delay with no prefetching. "All" is the average of all benchmarks at all reconfiguration delays considered.

techniques such as partial Run-Time Reconfiguration [Hutchings95] or multiple contexts [Bolotski94], this greatly increases the amount of computation available to overlap with the reconfiguration, since prefetching can be overlapped with other computations in the reconfigurable logic. We plan to explore the application of prefetching to such advanced systems in our future work.

Acknowledgments

This research has been sponsored in part by a grant from the Defense Advanced Research Projects Agency, and a grant from the National Science Foundation.

References

- [Bolotski94] M. Bolotski, A. DeHon, T. F. Knight Jr., "Unifying FPGAs and SIMD Arrays", 2nd International ACM/SIGDA Workshop on Field-Programmable Gate Arrays, 1994.
- [Cmelik93a] R. F. Cmelik, Introduction to Shade, Sun Microsystems Laboratories, Inc., February, 1993.
- [Cmelik93b] R. F. Cmelik, "SpixTools Introduction and User's Manual", SMLI TR93-6, February, 1993

BNSDOCID: <XP_____883969A_1_>

Petitioners Amazon Ex. 1010, p. 343 of 399

- [DeHon94] A. DeHon, "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century", IEEE Workshop on FPGAs for Custom Computing Machines, pp. 31-39, 1994.
- [Hauck97a] S. Hauck, "The Roles of FPGAs in Reprogrammable Systems", submitted to Proceedings of the IEEE, 1997.
- [Hauck97b] S. Hauck, T. W. Fry, M. M. Hosler, J. P. Kao, "The Chimaera Reconfigurable Functional Unit", IEEE Symposium on FPGAs for Custom Computing Machines, 1997.
- [Hutchings95] B. L. Hutchings, M. J. Wirthlin, "Implementation Approaches for Reconfigurable Logic Applications", in W. Moore, W. Luk, Eds., Lecture Notes in Computer Science 975 - Field-Programmable Logic and Applications, London: Springer, pp. 419-428, 1995.
- [Razdan94] R. Razdan, PRISC: Programmable Reduced Instruction Set Computers, Ph.D. Thesis, Harvard University, Division of Applied Sciences, 1994.

- [Spec95] SPEC CPU95 Benchmark Suite, Standard Performance Evaluation Corp., Manassas, VA, 1995.
- [Villasenor96] J. Villasenor, B. Schoner, K.-N. Chia, C. Zapata, H. J. Kim, C. Jones, S. Lansing, B. Mangione-Smith, "Configurable Computing Solutions for Automatic Target Recognition", IEEE Symposium on FPGAs for Custom Computing Machines, pp. 70-79, 1996.
- [Villasenor97] J. Villasenor, Personal Communications, 1997.
- [Wirthlin95] M. J. Wirthlin, B. L. Hutchings, "A Dynamic Instruction Set Computer", IEEE Symposium on FPGAs for Custom Computing Machines, pp. 99-107, 1995.
- [Wirthlin96] M. J. Wirthlin, B. L. Hutchings, "Sequencing Run-Time Reconfigured Hardware with Software", ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 122-128, 1996.
- [Wittig96] R. Wittig, P. Chow, "OneChip: An FPGA Processor with Reconfigurable Logic", IEEE Symposium on FPGAs for Custom Computing Machines, 1996.

74

:

BNSDOCID: <XP_____883989A__1>

Petitioners Amazon Ex. 1010, p. 344 of 399

Electronic Acknowledgement Receipt				
EFS ID:	3806167			
Application Number:	10869200			
International Application Number:				
Confirmation Number:	5929			
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE			
First Named Inventor/Applicant Name:	Daniel Poznanovic			
Customer Number:	25235			
Filer:	William J. Kubida/Julie Lange			
Filer Authorized By:	William J. Kubida			
Attorney Docket Number:	SRC028			
Receipt Date:	19-AUG-2008			
Filing Date:	16-JUN-2004			
Time Stamp:	17:39:18			
Application Type:	Utility under 35 USC 111(a)			

Payment information:

Submitted with Payment		no	no				
File Listing:							
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)		
		DOC054.PDF	60647	Ves	4		
1		DOC034.PDF	9ad95e65d8c889ad17b6a787bb23c023e5a 2d777	yes	4		

	Multip	art Description/PDF files in	zip description		
	Document De:	Start	End		
	Information Disclosure	Information Disclosure Statement Letter			į
	Information Disclosure Stater	nent (IDS) Filed (SB/08)	2	4	
Warnings:	¢				
Information					
2	Foreign Reference	DOC052.PDF	52578	no	4
-	, and a second sec	Docusznich	483c68d61cdf9d33c70d3647c09b2e80a5c 1d15d		
Warnings:	•				
Information	1				
2		DOCALE DDE	233575		10
3	NPL Documents	DOC055.PDF	f36a0ebb84e8d70d3ca57a5115fcbde50f58 ee04	no	10
Warnings:	1		1	S: I :	
Information	l				
		Total Files Size (in bytes)	34	46800	
This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503. New Applications Under 35 U.S.C. 111 If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application. National Stage of an International Application under 35 U.S.C. 371 If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course. New International Application Filed with the USPTO as a Receiving Office If a new international application is being filed and the international application includes the necessary components for an international filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.					

PATENT EFS-Web Attorney Docket No. SRC028 Client/Matter No. 80404.0033.001

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE Serial No. 10/869,200 Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes Filed: June 16, 2004 Attorney Docket No. SRC028 For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97

MAIL STOP AMENDMENT Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.97(i), please place the attached Form 1449 and the enclosed copy of the listed non-patent reference in the above-referenced file. In submitting these references, no representation is made or implied that the references are or are not material.

This Information Disclosure Statement is filed with no request for consideration of this reference. Accordingly, no fee is believed due. However, any fee associated herewith may be charged to Deposit Account No. 50-1223.

3 Sptr. 6 2009

Respectfully submitted,

Michael/C. Martensen, Reg. No. 46,901 HOGAN & HARTSON LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5910 Tel (303) 899-7333 Fax

11/CS - 080404/000033 - 117744 v1

Petitioners Amazon Ex. 1010, p. 347 of 399 Doc code: IDS

Doc description: Information Disclosure Statement (IDS) Filed

PTO/SB/08a (07-09) Approved for use through 07/31/2012. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	Application Number		10869200	
	Filing Date		2004-06-16	
	First Named Inventor Dan		Poznanovic	
	Art Unit		2186	
	Examiner Name	Thom	as, Shane M	
	Attorney Docket Num	ber	SRC028	

			ALC: N	U.S	PATENTS		a na an	
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue Date	Name of Par of cited Doc	tentee or Applicant ument	Pages,Columns,Lines when Relevant Passages or Relev Figures Appear	
	1							
If you wisl	h to a	dd additional U.S. Pate	nt citatio	n information p	lease click the	Add button.		
			U.S.P	ATENT APPL	CATION PUB	LICATIONS		
Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publication Date		e of Patentee or Applicant red Document Pages,Columns,Lines Relevant Passages o Figures Appear		
	1							
If you wisl	h to a	dd additional U.S. Publ	ished Ap	plication citation	on information	please click the Ade	d button.	
				FOREIGN PA	TENT DOCUM	MENTS		
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ²		Publication 4 Date	Name of Patentee Applicant of cited Document	where Pelevant	T5
	1							
If you wish	h to a	dd additional Foreign P	l atent Do	cument citatio	l n information p	lease click the Add	button	1
			NON	I-PATENT LIT	ERATURE DC	CUMENTS		
Examiner Initials*	Cite No		rnal, seria	al, symposium	catalog, etc),		ppropriate), title of the item ume-issue number(s),	T2

EFS Web 2.1.16

	Application Number		10869200	
	Filing Date		2004-06-16	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	First Named Inventor Danie		niel Poznanovic	
	Art Unit		2186	
	Examiner Name	Thon	nas, Shane M	
	Attorney Docket Numl	ber	SRC028	

	1	Japanese Office Action for JPN application r	no. 517452/2006, English translation mailed June 16, 2009, pgs. 24.	
	2		valuation of OCHANOMIZ-1", Special Interest Group on Information I Interest Group on Computer Architecture Report, Information Processing I SIG Notes 93(71), pp. 57-64.	
If you wish	n to ac	dd additional non-patent literature docum	ent citation information please click the Add button	
		EXA	MINER SIGNATURE	
Examiner	Signa	ature	Date Considered	
			ot citation is in conformance with MPEP 609. Draw line through a e copy of this form with next communication to applicant.	
Standard ST 4 Kind of doo	.3). ³ F ument	For Japanese patent documents, the indication of th	or MPEP 901.04. ² Enter office that issued the document, by the two-letter code (Wi e year of the reign of the Emperor must precede the serial number of the patent docu ument under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark	ument.

Mailed June 16, 2009

NOTICE OF GROUNDS OF REJECTION

Patent Application No.	517453/2006		
Drafting Date	June 9, 2009		
Patent Office Examiner	Toshio MISAKA (4178 5B		
Attorney	Mr. Hisao Fukami (et al.)		
Applied Provision	Paragraph 2 of Article 29, Article 36		

2

The present application is recognized as rejected on the following grounds. It is required that any remarks be submitted within three months from the date on which the present NOTICE was mailed.

GROUNDS

1. It is recognized that, because the invention described in Claim(s) of SCOPE OF CLAIMS FOR PATENT of the present application could have been invented readily by a person having ordinary knowledge in the field of the art to which the present invention pertains prior to the filing of the present application based on the invention as described in the following publication(s) distributed or the invention as made available to the public through electric telecommunication lines in Japan and/or foreign countries prior to the filing of the present application, a patent cannot be granted thereto under the provision of Paragraph 2 of Article 29 of the Patent Law.

2. It is recognized that the present application does not satisfy the conditions prescribed in Paragraph 6 (ii) of Article 36 of the Patent Law because of the defectiveness of the description in SCOPE OF CLAIMS FOR PATENT on the following points.

Petitioners Amazon Ex. 1010, p. 350 of 399 3. It is recognized that the present application does not satisfy the conditions prescribed in Paragraph 6 (i) of Article 36 of the Patent Law because of the defectiveness of the description in SCOPE OF CLAIMS FOR PATENT on the following points.

REMARKS

[LIST OF CITED REFERENCES]

1. NAKAZATO Gaku et al., "Architecture and evaluation of OCHANOMIZ-1", Special Interest Group on Information Processing Society of Japan Report, Special Interest Group on Computer Architecture Report, Information Processing Society of Japan, September 20, 1993, IPSJ SIG Notes 93(71), pp.57-64

[Ground 1] (Paragraph 2 of Article 29)

[Claims] 1-8 [Cited Reference] 1 [Notes]

Cited Reference 1 discloses a processor system including a plurality of scalar processors, a main memory and an external agent configured by using an FPGA and having a Global Structure Pre-Fetch mechanism, wherein said Global Structure Pre-Fetch mechanism included in said external agent is configured to receive information about structure data (base address, size, stride, and the like) from the scalar processor, obtain data from the main memory based on the provided information and store the data in a local buffer memory (see, in particular, the descriptions in 2, 3.1, Figs. 1 and 2).

The scalar processor, the main memory and the local buffer memory in the invention disclosed in Cited Reference 1 correspond to "logic block," "first memory"

Petitioners Amazon Ex. 1010, p. 351 of 399 and "second memory" in the invention claimed in claim 1 of the present application.

Furthermore, the Global Structure Pre-Fetch mechanism of the external agent in the invention disclosed in Cited Reference 1 corresponds to "data prefetch unit" in the invention claimed in claim 1 of the present application because the Global Structure Pre-Fetch mechanism operates independent of and in parallel with the scalar processor to prefetch the requested structure data.

Cited Reference 1 does not disclose the format of the structure data stored in the local buffer memory by the Global Structure Pre-Fetch mechanism included in the external agent. Those skilled in the art, however, would have readily arrived at configuring the structure data format on the local buffer memory to conform to a request from the logic block.

Therefore, the invention claimed in claims 1-8 of the present application would have been readily made by those skilled in the art, based on the invention disclosed in Cited Reference 1.

[Claims] 9-12

[Cited Reference] 1

[Notes]

The scalar processor, the main memory and the local buffer memory in the invention disclosed in Cited Reference 1 correspond to "logic block," "common memory" and "second memory" in the invention claimed in claim 9 of the present application.

Therefore, the invention claimed in claims 9-12 of the present application would have been readily made by those skilled in the art, based on the invention disclosed in Cited Reference 1.

[Claims] 13-19 [Cited Reference] 1

· 3 ·

Petitioners Amazon Ex. 1010, p. 352 of 399

[Notes]

The scalar processor and the main memory in the invention disclosed in Cited Reference 1 correspond to "computational unit" and "data access unit" and "memory" in the invention claimed in claim 13 of the present application.

Therefore, the invention claimed in claims 13-19 of the present application would have been readily made by those skilled in the art, based on the invention disclosed in Cited Reference 1.

[Ground 2] (Paragraph 6 (ii) of Article 36)

(1) Claim 1 recites "a reconfigurable processor that instantiates an algorithm as hardware," "computational data required by the algorithm," "configured to conform to needs of the algorithm," and "configured to match format and location of data in the second memory." Although these recitations specifies the processor, the data and the like in terms of their functions, properties and the like, their concrete structure is not clear.

The same is applied as well to the recitations "data required for computations by the algorithm," "configured to conform to needs of the algorithm" and "match format and location of data in the second memory" of claim 9.

The same is applied as well to the recitations "configured to conform to needs of an algorithm implemented on the computational unit" and "transfer only data necessary for computations by the computational unit" of claim 13.

(2) Claim 2 recites "transmits only portions of data desired by the data prefetch unit." Although, "data desired" specifies the data in terms of its function, property and the like, and it is unclear how it is obtained concretely.

The same is applied as well to "data desired" recited in claims 10 and 15.

Petitioners Amazon Ex. 1010, p. 353 of 399 (3) Claim 4 recites "the data prefetch unit comprises at least one register from the reconfigurable processor." The relationship between "processor" and "at least one register" is unclear.

(4) It is unclear how "processor memory" recited in claim 6 is configured. It is noted that "on-processor memory" is found in claim 3. If "processor memory" is the same as "on-processor memory" recited in claim 3, the same term should be used.

The same is applied as well to "processor memory" and "microprocessor memory" recited in claims 7 and 8.

(5) A method recited in claim 13 is unclear in terms of the category of the claimed invention. In other words, the method recited in claim 13 includes having a hardware configuration of a computational unit, a data access unit and a data prefetch unit, as well as transferring data between respective components. It is unclear what performs each operation.

Therefore, the invention claimed in claims 1-19 is not clear.

[Ground 3] (Paragraph 6 (i) of Article 36)

(1) Claim 1 recites "first memory" and "second memory." It is unclear which components described in the best mode for carrying out the invention in the specification of the present application "first memory" and "second memory" correspond to.

The best mode for carrying out the invention describes "external memory" and "memory bank." As described below, it is unclear how these components are related to "first memory" and "second memory."

In other words, based on the recitation of claim 1 "places the retrieved computational data in the first memory" (the recitation "retrieves data from a second

Petitioners Amazon Ex. 1010, p. 354 of 399 memory" is also found in paragraph 19), it can be understood that "first memory" corresponds to "memory bank" and "second memory" corresponds to "external memory."

On the other hand, based on the recitation of claim 1 "the data prefetch unit is configured to match format and location of data in the second memory" and the recitation of claim 6 "said second memory comprises a processor memory," it can also be understood that "first memory" corresponds to "external memory" and "second memory" corresponds to "memory bank."

(2) Claim 1 recites "retrieves only computational data required by the algorithm." The best mode for carrying out the invention in the specification of the present application describes a method for reading only data having a certain size into the processor and processing the data when it is located in the memory at regular spacings.

It can be understood that the method described in the best mode for carrying out the invention can be applied if an address where the data is located is known before executing the algorithm. It is not recognized that the method can be applied in the case of any algorithms.

Therefore, it cannot be said that what the detailed description of the invention discloses can be extended and generalized to the extent of the invention claimed in claim 1.

The same is applied as well to the recitation of claim 9 "read and write only data required for computations by the algorithm" and the recitation of claim 13 "conform to needs of an algorithm implemented on the computational unit and transfer only data necessary for computations by the computational unit."

(3) The operation recited in claim 5, "the data prefetch unit is disassembled when another program is executed on the reconfigurable processor," is not described in the best mode for carrying out the invention.

· 6 ·

Petitioners Amazon Ex. 1010, p. 355 of 399 Therefore, the invention claimed in claims 1-19 is different from that described in the detailed description of the invention.

If any grounds of rejection are newly found, the grounds of rejection will be noticed.

Record of Search for Prior Art Documents

* Searched Technical Field IPC G06F 9/30 - 9/38

Prior Art Documents

2

.

U.S. Patent No. 5941981

This record of search for prior art documents does not form any grounds of rejection.

Petitioners Amazon Ex. 1010, p. 356 of 399

Architecture and Evaluation of OCHANOMIZ-1

1 Introduction

Many large-scale practical applications have portions where parallelism can be easily extracted, and portions where extraction of parallelism is difficult. In the portions where parallelism can be easily extracted by the coarse grain, the processing speed can be significantly increased if the number of processors for parallel execution is large enough. As a result, the portions where coarse-grain parallel processing is difficult to become a bottleneck. The use of fine-grain parallelism is essential in order to increase the processing speed also in the portions where parallel processing is difficult. However, close cooperation of a plurality of processors results in serious overhead for data transfer and synchronization between the processors. Reducing such overhead and configuring a system having mechanisms for efficient communication and synchronization between processors are the keys to the success of the fine-grain processing method. Moreover, support of an optimization compiler is essential to extract fine-grain parallelism, and tightly coupled parallel processing is convenient for this purpose. Various computers have been conventionally produced to efficiently implement efficient tightly coupled parallel processing [1, 2, 3, 4]. However, none of the mechanisms installed in these systems are not satisfactory enough.

This time, we produced OCHANOMIZ-1 (Omnipotent Concurrency Handling Architecture with Novel OptimMIZer-1), a general-purpose fine-grain parallel computer system using conventional high performance microprocessors as element processors. OCHANOMIZ-1 is a tightly coupled parallel computer system having low overhead synchronization mechanisms and communication mechanisms, and capable of efficient fine-grain parallel processing. An Elastic Barrier, a global structure pre-fetch mechanism, a memory-based data-driven synchronization mechanism, a mechanism for switching cache protocols on a page-by-page basis, and the like are installed as finegrain parallel processing support mechanisms. A general-purpose large-scale parallel computer system is implemented by hierarchizing OCHANOMIZ-1 as a cluster.

Moreover, support of an optimization compiler is essential to extract fine-grain

-1-

parallelism. As its name indicates, OCHANOMIZ-1 is produced to be used with a dedicated optimization compiler [5], and operates on the assumption that codes statically scheduled by the compiler are executed.

The overall architecture of OCHANOMIZ-1 will be described in Section 2. Three primary communication/synchronization mechanisms of the fine-grain parallel processing support mechanisms implemented on OCHANOMIZ-1 will be described in Sections 3, 4, and 5, respectively.

2 Structure of OCHANOMIZ-1

In the case of performing fine-grain parallel processing by computer systems formed by coupling conventional microprocessors, overhead becomes large and improvement in performance cannot be expected unless data communication and synchronization are supported. It is important to fabricate small-scale prototypes for performing fine-grain parallel processing, and to install experimental functions thereon to examine their effectiveness. The general-purpose fine-grain parallel computer OCHANOMIZ-1 uses conventional high performance microprocessors for communication and synchronization between processors with low overhead, thereby performing fine-grain parallel processing. Fig. 1 shows the overall structure of the system. Four VR4400MC (75 MHz) made by NEC [6, 7]¹ are used as element processors. The processors are connected to each other via a shared bus. The system shared bus is a synchronization bus for performing split processing. Bus arbitration is performed by a distributed method. Address buses are 36-bit buses, data buses are 64bit buses, and control lines for supporting snoop caches are included. VR4400MC includes a secondary cache controller in a chip, and supports invalidate type and update type snoop protocols. However, all the control of the secondary cache is performed by the processors, and inquiries regarding a cache status² for snooping, and the like are made via the processors, and thus, the response is very slow. Therefore, OCHANOMIZ-1 performs backmap management of the secondary cache in order to reduce the response time. OCHANOMIZ-1 has the same high-speed SRAM as that of the secondary cache for backmapping.

Petitioners Amazon Ex. 1010, p. 358 of 399 Circuits called "external agents" are positioned between the processors and the bus. The external agents receive requests from the respective processors to send the requests to the bus, and return responses to the respective processors.

Cache pre-fetch, which is effective to hide latency, is not implemented in VR4400MC. Thus, OCHANOMIZ-1 has additional circuits for implementing a pre-fetch mechanism, which are controlled by the external agents.

A memory controller is positioned between a main memory and the bus. The memory controller refreshes the main memory, and accesses the memory so as to satisfy requests from the processors and a host. Moreover, the memory controller manages synchronization bits implemented by an SRAM. A global synchronizer is provided to implement high-speed communication and synchronization between the processors without using the shared bus. A barrier-type synchronizer and a shared register file are implemented as the global synchronizer. A host computer (a PC-AT compatible machine) is connected via a host interface. The host is used to configure an FPGA (Field Programmable Gate Array), to write data and programs to the main memory and caches, to reset the entire system, and to collect data.

The external agents, the memory controller, the global synchronizer, and the host interface are configured by using FPGA XC4010 (corresponding to 10,000gates) made by Xilinx. The operating clock³ of this FPGA is a frequency-divided clock of the internal clock of the processors.

3 Global Structure Pre-Fetch Mechanism

In principle, in conventional parallel computers using cache memories, performance is derived by using locality of reference. Thus, such parallel computers are not good at performing processing having essentially no locality. OCHANOMIZ-1 also uses locality of reference in principle, but has a GSPF mechanism (a Global Structure Pre-Fetch mechanism) as a solution to the challenge of efficiently performing processing essentially having no locality. This section describes the GSPF mechanism, and shows expected performance at the time of design.

- 3 -

Petitioners Amazon Ex. 1010, p. 359 of 399

3.1 Structure

Fig. 2 is a structural diagram of this mechanism. A scalar processor is connected to the system shared bus via a system called the "external agent." An original job of the external agent is to interpret a command⁴ issued by the processor to meet the request of the processor by using the system shared bus. Since implementation of the external agent is left to the users, it is possible to include various mechanisms in the external agent. This GSPF mechanism is also installed by using the external agent.

Operation of the GSPF mechanism will be described below together with limitations upon its installation, and the like.

- The processor transmits information on required structure data to a corresponding external agent. Various types of the structure are possible, but the structure is herein limited to constant strides. Thus, a base address, a size, and a stride are enough as the information on the structure⁵. Transfer of this information from the processor to the external agent is implemented by allocating a part of an address space to a register for communication with the external agent, and exchanging information. Note that the basic data size is 1 double word (64 bits) when using the GSPF mechanism.
- 2. Based on the provided information, the external agent obtains data from the main memory via the system shared bus to temporarily store the data in a local buffer memory. It should be avoided to cause the state where the external agent cannot answer the data request from the processor until the external agent obtains all the requested structure data. In this installation, information on how much data has been obtained is held in a counter, on the assumption that the order in which the processor requests data is the same as that in which the GSPF mechanism obtains data. Determination of whether data requested by the processor is already present in the local buffer memory or not is made based on a comparison with this counter. If the data is

- 4 -

Petitioners Amazon Ex. 1010, p. 360 of 399 present in the local buffer memory, the external agent immediately sends the data to the processor. Otherwise, the external agent keeps the processor waiting until the data arrives.

3. The external agent immediately sends data from the local buffer memory to the processor when it receives a data request from the processor. The local memory buffer of the external agent is directly mapped in a part of the address space of the processor, and data exchange is implemented by reading/writing to/from that address.

This GSPF mechanism has similarities to Decoupled architectures [8], but is different therefrom in that it has no command stream for access processors for accessing data. Moreover, the Decoupled architectures necessarily use dedicated processors, while the GSPF mechanism has an advantage that it can use commercially available microprocessors. On the other hand, the GSPF mechanism is also similar to pre-fetch mechanisms having fetch buffers [9], but is different therefrom in that the pre-fetch mechanisms having fetch buffers require a code for every pre-fetch, while the GSPF mechanism requires no code for pre-fetch any more once setup is completed.

In the case of using the same structure data by a plurality of processors, if the plurality of processors separately access the data, the number of times the bus is used increases, causing a problem of bus contention. There is a possibility that the number of times the bus is used can be reduced if all the relevant processors fetch data flowing on the bus during data transfer. There is also a possibility that data can be supplied to the plurality of processors by one block transfer, if respective data required by the processors is included in data to be transferred in one block transfer, or the like, even if the same data is not used by the plurality of processors.

Thus, in the case where the GSPF mechanism is somewhat expanded so that the same structure data is used by a plurality of processors, a GSPF for fetching data was prepared for other processors⁶ in addition to the normal GSPF. This is similar to a prefetch version of an all-read protocol in the MISC [10]. However, all-read in the MISC injects data directly to a cache, while, in the GSPF mechanism, the external agent

- 5 -

Petitioners Amazon Ex. 1010, p. 361 of 399 temporarily manages data until it receives a data request from the processor.

The system bus protocol was expanded to support all-read in the GSPF mechanism, whereby the system bus was able to behave as if requests had issued from other processors. The system shared bus will now be described briefly. The system bus has signal lines for informing who issued a request via the bus, and there are lines respectively corresponding to the processors. In a normal request, a side issuing a request activates only the line corresponding to the request-issuing side itself, and a responding side responds by activating the same line as that was activated when it received the request. This is expanded so that a side issuing an all-read request activates also lines corresponding to other processors when issuing the request, whereby it is regarded that a plurality of requests were issued by a single request. Since the responding side activates the same signal lines as those that were activated when receiving the request, other processors can merely receive the response. In this case, although the plurality of processors were trying to issue the same request, the processors other than the first processor to issue the request need to only receive a response without issuing any request. If not all of the data in the received block is used, unnecessary data can be skipped when sending the data to the processors.

3.2 Performance Estimation

This section shows estimated performance of this mechanism. This section also shows a comparison with the case of using cache memories.

First, sample programs are shown in Fig. 3. For these programs, codes were generated at the maximum optimization level by using an optimization compiler⁸ for R3000. As a result, loop unrolling was performed, and codes for executing four operations and load/store instructions corresponding to the four operations during one iteration were output. Code relocation was performed by using a code relocation back end of a compiler OP.1 [5]⁹ developed in our laboratory, and estimated performance was calculated based on the resultant codes. Performance of a unit stride and a constant stride with a stride of 4 when using sample program 1, and performance in the case of using all-read by product-sum calculation and the case of using no all-read when

- 6 -

Petitioners Amazon Ex. 1010, p. 362 of 399 using sample program 2 were calculated, and also compared with corresponding performance in the case of caches.

Design values and some assumption for calculating estimated performance values are listed below. Actual values of the processors VR4400 [7] used in OCHANOMIZ-1 were used as values such as the number of clocks required to execute an instruction.

· Processors operate at 75 MHz.

· It is assumed that no cache miss is caused in an instruction stream.

• Both a primary cache and a secondary cache have a line size of 4 double words (32 bytes), and it takes 2 clocks to access the primary cache, and it takes 6 clocks to access the secondary cache.

• It takes 24 clocks to transfer data of one line from the memory to the secondary cache.

• On the bus, until one piece of data (64 bit width) can be supplied to the external agent in 2 clocks, and 6 clocks are required to fill the secondary cache with data of one line held in the external agent.

Table 1 shows a comparison between the case where the GSPF mechanism was used and the case where the cache memories were used, based on the above design values (and some assumption). It may not be a fair comparison, since the same codes are used both in the case of using the caches and the case of using the GSPF mechanism and this can be disadvantageous rather to the caches. However, it is estimated that higher performance can be obtained by using the GSPF mechanism than by simply using only the caches.

4 Memory-based Data Driven Synchronization Mechanism

In fine-grain parallel processing, data communication between processors can occur frequently. Thus, it is important to reduce the overhead for data communication

Petitioners Amazon Ex. 1010, p. 363 of 399 and synchronization associated therewith to a low level. Examples of synchronization mechanisms that have been conventionally used for producer/consumer synchronization include full/empty bits [11] of HEP, and an I-structure memory [12] that has been used in data driven computers and the like. However, such mechanisms have not been used in parallel computers using von Neumann processors as element processors. However, a mechanism [10] for efficiently processing producer/consumer synchronization, implemented by a combination of a snoop cache mechanism and a full/empty bit synchronization mechanism was proposed, and such performance has been increasingly expected also in von Neumann shared memory, shared bus mutiprocessors. When using such a mechanism, synchronization is performed in a data driven manner. Thus, there is an advantage that data communication and synchronization can be processed in an integrated manner, and no special means is required for synchronization, separately from data communication.

Such a data driven synchronization mechanism is introduced in OCHANOMIZ-1. A synchronization bit indicating full/empty is added to every word in the main memory, and synchronization is performed by the memory controller and the respective external agents of the processors. Moreover, in OCHANOMIZ-1, a mechanism for configuring FIFO queues is provided on the main memory. Each FIFO queue is configured by using a memory address as an identifier, and is shared by a plurality of processors by accessing the address as an identifier. Actual FIFO management is performed by the memory controller independently of the processors.

Data driven synchronization using the synchronization bits, a method for installing the mechanism for configuring the FIFO queues on the memory, and estimation of synchronization performance in OCHANOMIZ-1 will be described below.

4.1 Synchronization Bit Mechanism

The main memory of OCHANOMIZ-1 is divided into banks. A synchronization bit is added to every word in a memory of each bank. At present, each synchronization bit is 1 bit indicating the presence of data, but a high performance memory [13] can be implemented by expanding the synchronization bits. Each memory

- 8 -

Petitioners Amazon Ex. 1010, p. 364 of 399 bank is associated with a memory controller. In addition to processing normal accesses, the memory controller controls the synchronization mechanism together with the external agents.

If the synchronization bits are added also to the caches to process the synchronization bits on the caches, efficient synchronization can be implemented by a combination with a snoop cache protocol [10]. However, for existing multiprocessors using processors having embedded caches, such as OCHANOMIZ-1, there are many difficulties in management of the synchronization bits on the caches. Thus, in OCHANOMIZ-1, the synchronization bits are added only to the main memory, and synchronization is not performed on the caches. Thus, this mechanism can be used in a region that is not cached, and synchronization and data communication are implemented by the memory controller and the external agents via the main memory.

When a read request is issued from a processor, the external agent of that processor holds an address of that request. The memory controller examines the synchronization bit of a corresponding word. If the synchronization bit is in FULL state, the memory controller responds to the request with data, but if it is in EMPTY state, the memory controller does nothing. The processor that issued the read request remains in a wait state until it receives data. The external agent of that processor detects a data response from the memory controller, or a write request to the target address from another processor. The external agent performs write detection by comparing an address of the write request on the bus with the address held in the external agent. When the response data arrives, the external agent receives the data, and sends the data to the processor. When detecting a write request, the external agent fetches write data directly from the bus during write operation to the memory, and sends the data to the processor.

When a write request is issued from a processor, the memory controller writes data into the memory, and rewrites the value of a corresponding synchronization bit with FULL state. At this time, as described above, if there is any processor that has been blocked by a read request to the same address which was issued before the write request, the external agent of the blocked processor fetches the data from the bus, and sends the

- 9 -

Petitioners Amazon Ex. 1010, p. 365 of 399 data to the processor.

Fig. 4 shows an example of synchronization. Processor B and processor C have been blocked since they issued a read request before processor A writes data to address X. The external agents of processor B and processor C monitor the bus. If processor A writes data to address X, the external agents fetch the data from the bus, and send the data to the respective processors, whereby blocked processors B and C are restarted.

The synchronization bits are set to a value of either EMPTY or FULL, but EMPTY and FULL are not fixed to 0 or 1. A synchronization polarity bit [10] is included in a part of an address, and the correspondence between FULL/EMPTY and 0/1 is determined by the value of the synchronization polarity bit. Thus, reuse of the memory after being used for data communication can be implemented at low cost. Moreover, as access means, it is necessary to distinguish memory accesses for synchronization from normal memory accesses that does not relate to synchronization. Thus, these accesses are also distinguished by using a bit as a part of an address.

4.2 Memory FIFO Mechanism

Another function on the memory of OCHANOMIZ-1 is a function to configure FIFO queues. A total of eight FIFO queues are currently prepared. (A part of) a memory address is designated as an identifier of the FIFO queues. The processors can access the FIFO queues in the same manner as that of normal memory accesses, and an address to be accessed is an address used as an identifier. The FIFO queues are managed by the memory controller, and FIFOs are configured only in a region that is not cached. The memory controller has pointers to the respective FIFO queues, and manages the FIFOs by a ring buffer method.

When a read request to a FIFO queue is issued from a processor, the memory controller responds to the request with data if there is data in the queue, and does nothing if there is no data in the queue. At this time, the external agent of the processor that issued the read request detects if a data response has arrived or another processor has issued a write to the same address (i.e., a write to the same FIFO queue).

- 10 -

Petitioners Amazon Ex. 1010, p. 366 of 399 If the external agent receives the data response from the memory, the external agent sends the data to the processor. However, if the external agent detects a write, the external agent issues a read request to the FIFO queue again. If there is a data write from a processor to a FIFO, the memory controller writes data to a corresponding FIFO. However, if the FIFO is filled with data, the memory controller retries the write.

4.3 Estimation of Synchronization Performance

In this section, performance of data driven synchronization using the synchronization bits in OCHANOMIZ-1 is estimated by a simple comparison with synchronization using synchronization variables by software. An example of performing one-word data communication between processor A and processor B (processor A writes data, and processor B reads the data) will be herein considered. Table 2 shows a performance comparison. The values of Table 2 were obtained on the assumption that it takes 6 clocks to access the secondary cache, and it takes 24 clocks to access the main memory as design values of OCHANOMIZ-1, and that the bus is always available.

Condition 1 is the case where processor A wrote data before processor B issued a read request. In this case, in the mechanism using the synchronization bits, only one memory access is required for data communication. However, in the case of using the synchronization variables, the main memory needs to be read for the synchronization variables, in addition to the memory access for data communication. Condition 2 is the case where processor B issued a read request first, and a write request from processor A occurred after the read request. It should be noted that, in this case, the time from the data write operation of processor A to completion of data communication was compared. In the mechanism using the synchronization bits, data being written to the memory by processor A is directly fetched from the bus. However, in the case of using the synchronization variables, it is necessary to access the memory after accessing the synchronization variables. In this case, it is assumed that the synchronization variables have been cached, and an update type snoop protocol is used. In the case of using an invalidate type protocol, an access to the main memory is required also to access the

- 11 -

Petitioners Amazon Ex. 1010, p. 367 of 399 synchronization variables.

Note that the comparison was herein made in terms of the access to the memory. However, it is considered that the difference therebetween is further increased if waiting due to checking for establishment of synchronization, bus arbitration, and the like are considered.

5 Global Synchonizer

Shared memory, shared bus type multiprocessor systems perform data communication by using shared variables, but the overhead is generated by an increase in memory accesses, a waiting time for acquiring the bus, and the like. Although OCHANOMIZ-1 has a global structure pre-fetch mechanism, and a memory-based data driven synchronization mechanism, the performance of these mechanisms can be degraded more than expected if contention occurs in a system shared bus. Thus, OCHANOMIZ-1 is provided with hardware that enables direct data exchange with each processor, and a mechanism using this hardware was also implemented. A Global Synchronizer (GS) is a mechanism for supporting high-speed communication and synchronization between processors without using a shared bus. As shown in Fig. 5, the GS is connected to each external agent via an 8-bit data bus.¹⁰ By efficiently using these buses, the Elastic Barrier and the shared register file was implemented with low overhead.

5.1 Elastic Barrier

A barrier type synchronization mechanism is a relatively light synchronization mechanism in which all the shreds that belong to the same process queue simultaneously, and the hardware thereof can be relatively easily configured. The Elastic Barrier [14] is capable of performing synchronization with no overhead if the order in which synchronization is generated can be statically determined in a generalized barrier type synchronization mechanism. One of objects of OCHANOMIZ-1 is to install this Elastic Barrier to examine its effectiveness for applications. Since a prototype had a small-scale structure having four processors, the processors were intensively managed

- 12 -

Petitioners Amazon Ex. 1010, p. 368 of 399 by using the GS, instead of providing synchronization controllers for the respective processors. Since the GS and the processors cannot directly exchange data with each other, the external agent of each processor has three counters (acknowledgement, advance notice, and establishment counters) required for the Elastic Barrier to implement faster synchronization. Processes that can be processed in the external agent are processed in the external agent, and a response is returned to the corresponding processor. Thus, the GS operates to mask synchronization signal lines and synchronization mask registers which are indicated by each processor, to detect establishment of synchronization conditions, and to return Acknowledgement. There are two mask registers so as to enable simultaneous barrier synchronization of two groups. Each external agent operates to increment and decrement the three counters according to the kind of synchronization information, to request activate/negate the synchronization signal lines for SL of the GS, and to allow the corresponding processor to perform continuous execution.

Regarding the relationship between instructions issued by the processor and the Elastic Barrier, the Elastic Barrier is implemented by regarding a LOAD instruction to a specific address provided by the processor as synchronization information in the case of RREQ, and by regarding a STORE instruction to the specific address as synchronization information in the case of APRV and PRRE.

Since functions are implemented by the FPGA, the external agents and the GS are rewritten with a normal barrier, a Fuzzy Barrier [15], a FIFO queue type Elastic Barrier [16], whereby their respective effectiveness can be examined.

5.2 Multiport Shared Register File

VR4400MC supports invalidate type and update type snoop cache protocols. However, this imposes a large load on the external agents and the shared bus, and in order to efficiently operate the processors, it is convenient if there is a mechanism capable of easily performing data communication. In addition to the barrier-type synchronization mechanism, the GS is provided with a multiport shared register file that can be accessed by the processors with no delay.

Petitioners Amazon Ex. 1010, p. 369 of 399 The shared register file has the following two characteristic functions.

· To always enable read operation by the four processors.

· To perform exclusive control regarding write operation.

There are a total of sixteen 32-bit shared registers¹¹. In a prototype machine, since the data buses between the GS and the external agents are only 8 bits buses, data larger than 1 byte needs to be divided into a plurality of parts for transmission.

An actual (as viewed from the external agents) communication protocol is as follows since the number of data buses and the number of control buses are small.

Read \overline{CS} is asserted, and read, the data size, and the register are designated by the data bus. Data is read unless \overline{Wait} is asserted. \overline{CS} is returned.

Write \overline{CS} is asserted, and write, the data size, and the register are designated by the data bus. Write data is sent to the data bus unless \overline{Wait} is asserted. \overline{CS} is returned.

Not only simple read/write operations, but also indivisible instructions for the shared variables, such as "Test-and-Set," can be implemented with no overhead by using the shared register file. A processor that successfully "Tested" a certain shared variable enters a critical section, that is, can receive data on the data bus, and thus, can continue the processing. The GS "Sets" the shared variable from 0 to 1 hardware-wise, and a processor that failed to read 0 receives 1 (lock failure) on a control signal line.

5.3 Performance Estimation

Table 3 shows estimated performance when the Elastic Barrier and the multiport shared register file were implemented by the GS. It is herein assumed that the parameters have the values as shown in Section 3, and that the FPGA operates at 1/4 of the internal clock of the processors. Only 2 clocks ¹² for write are required for APRV and PREQ of the Elastic Barrier. However, 12 clocks are required for RREQ since the instruction is issued from the processor to the external agent, and a response to the

- 14 -

Petitioners Amazon Ex. 1010, p. 370 of 399 instruction is returned to the processor. In implementation by software, in the case of implementing the Elastic Barrier and the multiport shared register by shared counters, shared flags, and flags for each shred, at least 120 clocks are required since each processor increments and decrements the shared counters, and the last processor that reaches a barrier region inverts the shared flags (96 clocks), and then, each shred checks for a match with the flag.

It is assumed that the data size is 1 byte in read/write to a shared register. Provided that no read contention occurs, 16 clocks are required for read to a shared register, because the instruction is first issued from the processor to the external agent, data is then read from the GS, and the result is returned to the processor via the external agent. This value is the same even if there is a read contention to the same register. In the software, it takes four times as long as 24 clocks in the worst case, if read to the same address occurs simultaneously in the four processors. Provided that no write contention occurs, the write is completed in 2 clocks since the instruction need only be sent out of the processor. However, it takes 26 clocks in the worst case, if write to the same register occurs in the four processors. Write using the shared bus can be performed quickly (12 clocks) if a write buffer is used. However, it takes 96 clocks in the worst case, as in the case of the read.

Since "Test&Set" using the shared register file is a Load instruction, it takes only 16 clocks. In the software, the shared bus needs to be accessed two times, and thus, it takes at least 48 clocks¹³ if the shared bus can be occupied during these accesses.

6 Conclusion

The structure of the general-purpose fine-grain parallel computer, OCHANOMIZ-1, was described above. OCHANOMIZ-1 is a small-scale multiprocessor system using conventional processors, and has a global structure prefetch mechanism, a memory-based data driven synchronization mechanism, and a global synchronizer, as mechanisms for supporting fine-grain communication and synchronization with low overhead.

At present, OCHANOMIZ-1 has been debugged, hoping to practically operate

- 15 -

Petitioners Amazon Ex. 1010, p. 371 of 399 OCHANOMIZ-1 soon. Moreover, an optimization compiler for OCHANOMIZ-1, based on the use of the above synchronization mechanisms, is going to be completed. Henceforth, we would like to evaluate the effectiveness of OCHANOMIZ-1 architecture by executing various applications, which can be executed in parallel, on OCHANOMIZ-1, and measuring the performance.

¹ VR4000MC (50 MHz) is currently used for the reason of supply, but is not operated. ² The cache status includes "invalid," "clean exclusive," "dirty exclusive," "shared," and "dirty shared."

³ In VR4400MC, the operating clock can be set to up to 1/16 of the internal clock.

⁴ The commands are coded data read/write requests, and various coded processing requests for implementing snoop caches.

⁵ In practice, information for designating an object for fetching data for all-read processing described below is also transferred.

⁶ To be exact, "external agents" associated with those processors.

⁷ To be exact, "each external agent," but description is herein given by using the processors.

⁸ Since no optimization compiler for R4000 was currently on hand, we had to use an optimization compiler for R3000.

⁹ OP.1 is currently capable of outputting no code using the GSPF mechanism.

¹⁰ The data bus size could not be increased any more due to design limitations.

¹¹ Two of those are used for the Elastic Barrier.

¹² VR4400MC has a write buffer.

¹³ It actually takes more time since this is the time required for bus transaction.

Fig. 1: Structural Diagram of OCHANOMIZ-1

Fig. 2: Structure of GSPF Mechanism

Fig. 3: Sample Programs

/* sample program 1 */

/* sample program 2 */

- 16 -

Petitioners Amazon Ex. 1010, p. 372 of 399 Ref. 1 Architecture and Evaluation of OCHANOMIZ-1

Table 1: Expected Performance of GSPF Mechanism (MFLOPS) Sample 1 **GSPF** mechanism Caches Unit stride Stride 4 Sample 2 all-read used No all-read used Fig. 4: a synchronization example using synchronization bits Table 2: Estimation of Performance of Synchronization Mechanism Synchronization bits Synchronization variables **Condition** 1 Condition 2 Fig. 5: Global Synchronizer (GS) Table 3: Estimated GS performance

Petitioners Amazon Ex. 1010, p. 373 of 399

本複製物は、特許庁が著作権法第42条第2項第1号の規定 取取にあたってロードに発行権法第42条第2項第1号の規定 により推奨したものです。 1999-01739-008 (1993. 8. 20) お茶の水1号の構成と評価 中臣 * 大李金光 戸坂 米太郎 松木 街 亚大 彩 東京大学語学部情報科学科 は研究室で開発中の抗用細胞症室的計算機を示の水1号の抗裂を報告する。乾米のベス結合酸マルナプロセッサで は、低オーバーヘッドの同時・過想能振算単位わっていなかったために、含合コペルの細胞症室が感じく行 なりことは不可酸であった。か示の水1号では、要果プロセッチには市販の汎用装住給マイクロプロセッチを用い ているが、対応の実践機能にはFPGAを用いているため、広用に通したさまざまな編集を発表することができ、細 塩度近野純温の汎用テストペッドとすることができる。今間挑鍵した振動に対象に、1)オーバーヘッドの描めて少ない Eastic Bornier、2)メモリベースの同時・通信を設合したデータ範疇的対象に、3)大気気を取得データモキッ シェ上の通知問題に対率まくフェッチする大規構造体先行フェッテ環境がある。本語では、お茶の水1号の構造か とび上記の編集について述べ、細胞反応引いる純果を考察する。 Architecture and evaluation of OCHANOMIZ-1 NAKAZATO Gaku OOTSU Kanemitsu TOTSUKA Yonetaro MATSUMOTO Takashi HIRAKI Kei Department of Information Science Faculty of Science The University of Tokyo We report the g -min multimore OCHANOMIZ-1. Com al-pi h have no ficilities to expose horr light weight synchronization nor communical handle efficiently instruction level parallelizm. OCHANOMIZ-1 has commonical source as its processor elements and FFGA's to support fine grain parallel procation. Th -ial birth ing. Th es FPGA's enable Ini plement various type of mechanisms fitting to applicati De. Our current imp df supporting machanisms are 1) Electic Barvier, which provides proce-Data Drives Synchronisation, which unlike moders commune transors' synchronization with little or Id. 2) supporting mechanisms are 1) *Electic Envirs*, which provides processors synchronauton with Data Driven Synchronisation, which unlifes producer-consumer type data transfer and synchr Structure *Pre-Fatching Mechanism*, which efficiently transfers large array data (possibly with a continuous cache lime. In this paper, the overall structure of OCHANOMIZ-1 and the imple mechanisms are described. We also discuss the impact of these mechanisms on fme grain par n. 3) Ø list ation of these -57-

1 4000

よの大規模取用ブブリケーションは標品に並列症が通知 可能な部分と油出酸細な部分を含んでいる。認知度で標品 た近列度通知できる部分は並列取行力さプロセッチの含款を えわれば、かなりのスピードアップが可能であるが、その補 差として運転室たこを並列化が高融な部分がドレルキックと なってしまう。この並列化の回動は部分がドレルで高級化を 温載するためには開始度の並列性の活用が不可整である。し かしたがら、変更のプロセッチが留て「医問題料を行きただ」 ひセッ考別のデータ電源や用刻のためのコーパーッドが原題 になってくる。とれらのオーパーッドをいかに開設すること ができるか、いかに気が明治之プロセッチ問題信・同期連続を になってくる。とれらのオーパーッドをいかに開設すること ができるか、いかに気が明治之がセッチ問題信・同期連続す になってくる。とれらのオーパーッドをいかに開始すること ができるか、いかに気が明治と思想に見違いなないので ある。さらに調整点の重列性の抽出には思想では実別の定めい 見たいたってきても気がから死活が自分実別に違いなら、 だからのよってきまでもよう。そうしたながら、 これらのシステムに実践をおってきた[1,2,3,4]。しかしながら、 これらのシステムに実践をおってきた[1,2,3,4]。しかしながら、 これらのシステムに実践をおった場合になった。 とのであった。

◆昌歌々は先来型の高佐雄マイタロプロセッチを要求プ ロセッチとして用へた利用地は定望計算書システム シ末 の大1号 (OCELANOMEZ-1): Dimipotant: Concurrency Ending Architecture with Novel OptiMIZe-1): と作成し た。シ末の次1号は低ホーベヘッドな同時職績や通信保護 経営し、効率の良い時度定要知道電力の最大な制度を設置す 豊いステムである。線地営産が見起産で登録機構として、別か にBarriee、大加構造体先行フェッチ構築、メモリベースの データ国际機構築体、ページ単位でのキャッシュプロトコル の得た人類素などが実践されている。別用大致病並行指示数 レステムはお茶の大1号をナラスタとして階層化することで 実現される。


また課題度の並列性の加出には最適化ロンバイラの支援 が不可避である。加茶の水1号はその名の通り専用の最適 化ロンバイラ[5]を仮定しており、ロンバイラで静的にスケ ジューラングされたコードが発行されることを勧告としてい る。

以下では、2節でお茶の末1号全体のアーキテクチャビつ いて述べる。 3、4、5節ではお茶の水1号上に実現された 細胞だが分離まな感情得のうちまた3つの温信・実現支援機 県についてそれぞれ説明する。

2 お茶の水1号の構成

快速期のマイタロブロセッサを結合した計算額システムに よって朝秋江道が見返星を行う場合、データの通信、両期に対 する支援がされなければオーバーッドが大きくとり供説向 上が認めない。朝秋江道が見近温をする小規築のブロトタイ ブを作成し、その上に試験的な償額を実施し有効性を彼証 することが重要である。汎用額边式送別計算換か茶の水1号 は発発調の高性能ペイタロブロセッチを用い、低オーバーッ ドでブロセッサ使用の通信・両別をおこない網球法の送所将 する。システムの会体構成別を知りたべしている。要素ブロ

-58-



21: 2茶の水1号の構成記

セッチには NEC の VB4400MC(7個MBa)|6, 叩をも命用い ている。プロセッタは表有バスを介して夏いに表現してい る。システム実有バスとなって、「通知を行きう同時バスで あり、バスアービトレーションは分散方式で行きわれる。ア ドレスバスは 300ML データバスは 645M でのスティブキャッ シュを支援する 6時間後を増えている。VR4400MC はケップ 内部に 2 次キャッシュコントローラを内閣しており、インバ オイト 天気びアップデイト第のスメープフレトコルをデ オートしている。したしたがら、2 次キャッシュの時間は全 でプロセッチド類 645 でおり、スメープのためのキャッシュ の状態*の間い合わせ等はプロセッチを最高したものにたる ためにレスポンスが内容に変明。そこでか果のストラではレ スポンスを読む低いちたかに 3 次キャッシュのバッタマップ 営業を行なっている。バックマップ層 として2 次キャッシュ と同じ読む 55 AM を装飾している。

プロセッチとバスの間にが第エージェントと呼ばれる国際 が位置しており、プロセッチからの現実を受けとりバスに要 や位置しており、プロセッチからの現実を受けとりバスに要 VBA400Aでたいイチンの範疇に可能なキャッシュアメブ フェッチが実現されていない。そこでお茶の水1号ではプリ

フェッテ振動を実践するための村立国路が設備されており外 都エージェントにより創物されている。 主メモリとバスの間にメモリコントローラがあり、主メモ

3の3フレッシュをしプロセッチやホストからの変次を消た すようにメモリアクセスをする。さらに SRAM により実況 された期期ビットを普加している。プロセッチどうしが大害 べスを使わずに高速に近着したり、同刻を行うために大坂間 滞満がある。大坂同期開発していろう工匠内提供、大雪 レジスタファイルを実況している。ホストインタフェースを 介してルストロンビュータ (POAT 互換機) が接続されてい

「現在のとこう気動の動合で VR4000KC(20MEs) と使っているが前 いていまい。

³invalid, slaan anchoive, dirty exchanive, abared. dirty shared MD-5.

5. ★ストは FPGA(Field Programmable Gate Array) © コンフィギュレーション、主記憶やキャッシュに対するデー タヤブログラムの審査込み、システム全体のリセット、デー チの収集のために使用される。 パポエージェント、メモリコントローラ、大統同新語識、 キストインタフェースは Xilinx 社の FPGA XC4010(10,000 gates

相当)を用いて構成されている。 この FPGA はプロセッチ 内部のチロックを分降したタロックで聞いている。

3 大城協治体先行フェッチ機構

谷安のキャッシュメモリを用いた谷沢町加設では常務の局 野生を利用して性能を引き出すことを説明としている。それ ゆえに本質的に用い住のない処理を音呼としている。お茶の 水1号も原則として参照の用所住を利用するが、本質的に高 が1号を認定して記録の内に生すわりてい、中国の内部 所住のない処理を対応良く処理するという問題に対する国家 として大城県造体先行フェッチ数額(GSPF 編集: Global Structure Pro-Fetch (##) EMLTNE. LOBICH GSPP 職について開閉を行たうと共に取計時の予定論論を示す。

3.1 機械

B

12は本観線の構成面である。スカラブロセッチが外部 エージェントと呼ばれるシステムを介してシステム共有バ スに接続されている。外部エージェントの本来の仕事はプ ロセッサが発行するコマンドを解釈してシステム実著パス を使用してプロセッチの要求を満たすことである。外部エー ジェントの表現はユーザに任されているのでとこに様々な彼 襟を盛り込むととが可能となっている。本 GSPF 機構もと の外部エージェントを料用して実施される。 GSPF 機構の動作を実験の限の制限などと併せて影響する とおのようにたる.

1. ブロセッサは用意してもらいたい調査体データに置す る鋼幅を外部エージェントに伝える。構造体としては いろいろたちのが考えられるが今日はロンスタントス トライドに対象を取るととにした。よって構造体に置

する情報としてはペースアドレス、テイズ、ストライドの3つが分かれば十分である。。 プロセッサから外 ポエージェントへいかにしてこの情報を観然するかに 開してはアドレス20回の一等を外部エージェントとの 港信用レジスタに振動で領報のやり取りを行なうこと で実現する。なお GSPF 撤損使用時のデータの基本チ イズは」ダブルワード(4 ビット)である。

2. 男供された領職をもとに外部エージェントはシステム 美有バスを通して、主メモリからデータを持ってきて 時的にローカルパッファメモリに粘的しておく、要 京されている構造体データを全て持ってくるまでプロ セッチのデータ要求に答えられないという状況を置け なければならない。本実設ではプロセッサがデータを 預定する圏は GSPF 機構がデータを脱得した通りであ るという仮定をおさ、現在何ぬまでデータを要得でき

*VR4400MC では 18 分共会で数定対話。 *デーチの mad/wriss 観察やススープキャッシュ演員のための後々な 単語的なジョード化されたものである。 「英語には彼で述べる s∩-wand 通道のためにデータを取り込ませる語 学を推定するための情報も感覚される。

-59-




図 2 GSPF 機構の構成

- たかという課題をカウンタで保持することにした。プ ロセッ**チが更次したデータが**反にローカルパッファメ モリ内に存在するよどうかの判断はこのカウンチと の比較で行ない、もしデータボローカルパッファメ 3 内に存在すれば関連にデータをプロセッテに受け彼 し、存在しなければデータがやってくるまでプロセッ ナモ神たせる。
- 3. プロセッチからデータの要求が来たら即原にローカル パッファメモリムらデーメモブロセッサに表す。外部 エージェントのローカルメモリパッファはプロセッサ のアドレス空間の一部に直接マップされておりデータ の受害しはそのアドレスへの mad/write で調整されて in Z.

ヒの GSPF 機能は Decoupled アーキテクチャ 約と保てい る点も存在するが、データアクセスを行なうアクセスプロ セッチのための命令道がない点で異なる。さらに Decoupled アーキテタティではプロセッテは必然的に専用プロセッサを 使用することにたるが、GSPP 繊維の場合は市際のマイタ ロプロセッサを使用することができるという戦点を備えてい るまた一方でフェッチバッファ付きのプリフェッチ機構[9] とも間間しているが、フェッチパッファ付きのプリフェッチ 集続は毎週プリフェッチのためのコードを必要とするのだ 対して、GSPF 機構は一変モットアップが済めば以後プリ フェッチのためのコードは必要ない点で異なる。

同じ課途はデータを複数のプロセッサで利用するという場 合これらを第々にデータを取りたいったのではパスの使用面 数が増えてバス数合が問題となる。これはデータ転送を行 なっている最中に関係するプロセッサ全てポペス上に流れて いるデーメを取り込めばペスの使用回数を削減できる可能性 おある。また同じデータを使用したくても1歳のプロック転

送台のデータ中にそれぞれのプロセッチが必要とするデータ が含まれる場合などは1回のブロック転送で装数のプロセッ ナビデータを供給できる可能性がある。

そこで GSPP 機構に多少の拡張を加えて同じ構造体デー メモ複数のプロセッチで利用する場合は通言の GSPFとは 別に他のプロセッチ^のにもデータを取り込ませる GSPFを MELL. Chit MISO(10) Kart & all-read 70 1 240 プラフェッチ版に開催しているが、MISC における all-mad #夏婆キャッシュにデータを注入するのに対し、GSPF機 線ではプロセッチからのデータの要求が来るまで外部エー ジェントが一時的に管理する点が異なる。

GSPF 機能で all read サポートするためにシステムパスの プロトコルに被張がなされ、あたかも他のプロセッチから要 末を出したかのように観躍うことができるようにたった。こ とセシステム美容パスについて簡単に触れる。 システムパス には誰がバスを通じて要求を出したかを知らせる信号値が あり、各プロセッサ「に対応した線が存在している。遺言の リクエストでは要求を出す個は自分に対応した線のみをアク ティブにして要求を出し、選挙をする個は要求を受け取った とさにアタティブにたっていた線と同じ線をアタティブにす ることで選事をする。これを保護して、 all-read の要求を出 す彼が要求を出す際に他のプロセッチの分までアクティブに することで一変のリクエストで複数間のリクエストを出した ことにする。温事を置す器はリクエストを受け取った時と問 し書号値をアナティブにするので他のプロセッサ仕単に選挙 を受け取るだけで良い。この際、複数のプロセッサが同じラ クエストを出そうとしていたわけであるが一番愛知にラクエ ストを出せたプロセッチ以外なリタエストを出さずに運事だ けを受け取るようにしなければならない。もしも受け取った ブロック中の金データを使用しない場合は、プロセッチに受 け長す時に不必要なデータモスキップすればよい。

3.2 性能見積り

本小館では本語線の予定性能を示す。同時にキャッシュメ モリを使用した場合との比較も行なう。

たず、図るにサンブルプログラムを示す。これらのプロク ラムに対してR3000用の最適化コンパイラ*を用いて最適化 レベルを最大にしてヨーF生成を行なった結果、ムーブの Tソロールが行たわれ1回0イテレーション中に4つの調算 と4国分の演算に相当するロードストア命令が実行される コードが出力された。これを旅研究室で開発したコンパイラ OPJISPのコード再配置パックエンドを用いてコードの判配 繋を行なったコードをもとに予定性報を算出した。サンプル プログラム1を用いてユニットストライド、ストライドがも のコンスタントスドライドの住族、サンプルプログラム2を 用いて物味噌菜で all road を使用した場合と使用しない場合 の性能をそれに対応するキャッシュの場合との比較と併せて #HI *.

以下に予定性能重算出の際の設計値及び接干の便定を列降 する。命令の英行にかかるナロック数などの数値はお茶の

*正確にはそれに現実している外容ユージェントである。 「正職には外傷エージェントであるおここではプロセッチとして動と

+ 6. 時点で R4000 用の最適化マンパイラが早光になかったのでやひと 特丁ス3000 用の最適なコンパイフを使用した。

OPI MEE. OPPT ARE METS =- FEBOREten.

-60-

double a[N], b[N], c[N]; double s; int i;

++×1×1079114 for (i = 0; i < N; i++) a[i] = b[i] + di;

トキンプルプログラム 20 s = 8.0; for (i = 0; i < N; i++)

s += a[i] + b[i];

	ľ		3:	*	17N70	574		
		t,		•	1000		(2.5)	1
1	T	0.0			+2	721		

	エニットストライド	ストライド4
GSPF MM	12.5	12.5
4474=	11	1.8
Kahalana kasada da karat	\$2	TA2
	all-read (F)	Al-road 使用したい
GSPF MM	46.3	37.5
++++=	21.4	21.4

夜 1: GSPF 编编于史书绘 (MFLOPS)

水1号に煤用されたプロセッチ VR4400[7] の実際の値を使 用した

・ プロセッチは 78MEs で聞か。

- * 会会ストラームによるキャッシュミスは起こらたいと 15.
- *1家キャッシュ、2次キャッシュのラインサイズ仕ど 3664FTA7-F (32 ~+ +) -83. 18++> のアチセスには6クスックを要する。
- * メモリから2次キャッシュへの1ライン分のデータ転 潜に34 クロック.
- ・パス上では2タロックに1データ (64 ビット編)を外部 エージェントに供給でき、外部エージェントが保持す る1ライン分のデータを2次キャッシーにフィンする のにちタロックを必要とする。

妻1世上記録計算(及び第千の仮定)をもとにして、GSPF 繊維を使用した場金とキャッシュメモリを使用した場合と の比較を行なったちのである。キャッシュを使用した場合も GSPP 機構を使用した場合も同じコードを使用しているので どちらかと覚えばキャッシュに不明に聞いている可能性もあ りフェアな比較とは営えないよもしれないが、GSPP製業 の方が単純にキャッシュのみを使用した器合よりも性能が出 #3.78735.

......

1

B

本複製物は、特許庁が著作権法第42条第2項第1号の規定により複製したものです。 取扱にあたっては、著作権侵害とならないよう十分にご注意ください。

4 メモリベースのデータ駆動的阿期複構

銀紋花並列処準ではプロセッチ間のデータ通信が頻繁に起 とりうなため、データ通信とそれに伴う同期のオーパヘッ ドを小さく抑えることが重要である。砂米、生産電信用の (m)(ampty ビット[11] キデータ駆動計算機等で用いられて さた」をはrationのより、「11] キデータ駆動計算機等で用いられて さた」をはrationのような顕然れ用いられてこたかった。しか し、フォン ノイマン型のプロセッチを要定プロセッチと言う並近常計算機 ではたれまでにのような顕然れ用いられてこたかった。しか し、ススープキャッシュ観察とた111/cmpty ビットによる同 別編奏を組み合わせた主席常用受責型の同時を影響よく私題 する世界[10] が慎重をれるに変あ、フォンノイマン型の共 着メモリ共善イズスペルチプロセッチにおいてもその優勝が引 がデータ互動的に行なわれるため、データ通信と同時を かがのようになってきた。このこうな細胞を用いると同時 がデータ互動的に行なわれるため、データ通信と同時を なん服としたいという明点がある。

お茶の水1号にはこのようなデータ離島的同時機械が導入 されている。メインメモリになり一ド毎にデータの「Ш/ampty と示す開発ビットが付加されており、再期はメモリコント ローラなどびるプロセッチの外部エージェントによって行 なわれる。また、お茶の次1号にはメインメモリ上に、FIFO キューを観察する機能が搭載されている。このFIFO キュー はメモリアドレスを観測子であるアドレスにアサイスするこ とによりそのFIFO キューが共用されるものである。実際の FIFO の智慧はメモリコントローブによってプロセッチとは 物なに行きたれる。

以下ではお茶の水1号における問題ピットによるデータ車 職業論およびメモリ上にFIFOキューを構成する機能の実験 方式および同時情報の見続きりを行なう。

4.1 開期ビット機構

加速の水1号のメインメモラは各バンタにわかれている。 各バンクのメモラにはワード錦に開朗ビットが付加されてい る。職款では尾羽ビットはゲータの存在を示す1ビットであ るが、開剤ビットの放気にとり裏握筋メモラ[3]を実現す えたとち可能である。&メモリバンタとは入を見コントロー

○本、同語とクトの設置により構成がようしかしていた。 ることも可能になる。各メモリバンクにはメモリコントロー つが付置されている。メモリコントロークは遺体のプタセス の構成を行なうだか、同時間後の影響を対象エージェントと 実に行なう。

開助ビットをキャッシュ上にも行加し、開加ビットの紙準 をキャッシュ上で行たちようにすれば、スズーブキャッシュ フロトコムとの混合せて効率の良い内部が研究できる100 が、加茶の水1号のように既存の内徴キャッシュをもつブロ セッジを利用したマルテブロセッチではキャッシュともつブロ セッジを利用したマルテブロセッチではキャッシュ上での 同語ビットの可能には国際た点が多い、そこで、あ天の水1 号ではメインメモリのみに開助ビットが付加されており、 キャッシュ上で同期を行たうような領解にはなっていない。 この大心本環想はキャッシュされたな「数」で何可能であ り、メモリコントロークど外部エージェントによりメインメ

モリセ介した形で同語。データ通信が実現されるようになっ ている。 リードリタエストがプロセッチから発行されるとそのプロ


キッサの外部エージェントはそのリクエストのアドレスを保

- - 61 -

特する。メモリコントローラは数当するワードの問題ビット を聞く、FULL 状態であればデータのレスポソスを行なう が、EMPTY 状態であればデータのレスポソスを行なう を発行したブロセッサはデータを受け取るまで待ち状態に だいる。そのプロセッサの外部エージェントはメモリコント ローラからのデータのレスポソスか、あるいはターゲットブ ドレスへの別のプロセッサからのライトリタエストの検出を 行なう。ライトの後出は外部エージェントがバス上のライト リクエストのブドレスと保持しているブドレスとの比較に よっておころう。外部エージョントはレスポソスデータが職 着したときはメータを受け取りプロセッチに送り、ライトを 物出したときはメモリへのライトドレスティンを読

プロセッチからライトリクエストが発行されるとメモリコ ントローラはデータのメモラへのライトとともに対応する第 刻ビットの値をFULL状態に容さ換える。このとき上記の とかりた、光に間じアドレスへのラードリクエストによりプ ロックしているプロセッチがされば、そのプロセッチの外部 ニージェントはデータセパスから取り込みプロセッチにデー メを決ち。

周期の一割を図4に示す。プロセッチBとプロセッチC はプロセッチ人 ボブドレスズ にデータを客く前に5-ド要 家をし、プロックされている。プロセッチB とプロセッチ Cの外導エージェントはハスを見張ってあり、プロセッチA が7 ドレスズ にデータの書を込みをすると、外部エージェ ントはそのデータをパスから取り込んでプロセッチ C 社等 変面をれる。



「図4: 両期ビットを使用した判制の資

開防ビットはEMPTY.あるいはFULLのどちらかの値を とることになるが、それぞれりかりのどちらかに間空しては いない。アドレスの一部に同窓種佐ビット100そらた水、 種佐ビットの値によってFULL/EMPTY と0/1の対応を決 めている。これにより、デーナ浸酸に使い扱った後のメモリ の再使用が低ロストに実践できる。また、アクセス呼吸とし て潮信の同刻とは実験係のメモリアクセスと区別する必要が あるため、これらアドレスの一部のビットを使って区別して いる。

6

4.2 メモリ FIFO 機構

お茶の水1号のメモリ上のもう一つの機能としてPIFO キューと教成する機能がある。FIFO キューは現在は全時で お米用窓してある。との PIFO キューはメモリフドレス (の 一部) を観野子として指定される。プロマッサからのフォモ スは道常のメモリアクセスと同様でよく、アクセスするア ドレスは道野子であるアドレスであればよい。FIFO キュー の警測はノモリコントレークによって行なかれ、FIFO キュー の警測はノモリコントレークになって行なかれ、FIFO キュー シェークは各 PIFO キューに対するボインタを持ってお り、FIFO の警測をリングパッファドよる方式で行なってい る。

プロセッサからの FIFO キューへのリードリクエストが起 こると、メモリコントローラはキューにデータがあればデー タロレスポンスを行ない、データがなければ何もしたい。 にのときリードリクエストを通行したプロセッサのが際エー ジェントはデータのレスポンスがきたか、他のプロセッサか のワイト) が紹行されたかの地比を行なう。外線エージェ ントはメモリからデータが返題されたときはそのデータを プロセッサに送るが、ライトの強比をしたときは男友 FIFO キューへのリード説衣を発行する。フロセッサから FIFO キューへのリード説衣を発行する。フロセッサから FIFO キューへのリード説衣を発行する。シロセッサから FIFO キューへのリード説衣を発行する。シロセッサから FIFO キューへのリード説衣を発行する。と、マモリコントローブはデータ を読品する FIFO に書き込むが、もし FIFO がデータで満 たされていた時はそのワイトモリトライさせるようにしてい る。

4.3 阿姆性能の見積もり

状況1はプロセッチ人が、プロセッチBがりードリクエ ストを契行うち前にデータの寄き込みを行たった場合であ る。この場合、開助ビットを用いる機能ではデータ通常のた めの一面のメモガフタセスのみでよいが、開発設象を用い ち掛合ではデータ通常以外に同識に数のためとちメインジ マリを読みにいかなければならない。状況2はプロセッチ B が全たリードJクエストを発行し、プロセッサ人からのフ イトリクエストが扱わし配こった場合である。ただし、この 場合はプロセッチ人がデータのライトを行なった時点を垂 際にし、それからのデータを招信定してつい時間のに放き行 なったちのである。開発ビットを用いる機能ではプロセッサ 人がメルマリに着き込んでいるデータをベススから直接取り込む のに対し、興趣観察を用いる場合では最近に同意戦後モア マエし、その後でメモリにプラセスしたいかなければならな い。このと言葉開始変更はチャッシュされているものとし、ス メープフォームとしてアッププトを知らそ自いた場合は内容

	開期ビット	AMER.
\$55.1	\$\$ 7 = 79	** 2 0 7 2
状况2	42075	30 2 = 7 2

安 2: 阿斯撤請の依頼の見積もり

数のアクセスのためにもメインメモリ〜のアクセスが必要に なる。

なお、ここでの比較はメモリへのアクセスのみに注目した ものであったが、問題な立のチェックやパスのアービトレー ションによる特ちなどを考慮すればさらに同者の差は広ぶる ものと考えられる。

5 大坡両期撤销

束有メモリ共有バス型のマルテプロセッテレステムでは共 有該数を用いてデータ通信を行うがメモリアクセスの地大 ヤバス製作の得ち時間などによりオーバーッドが生じてし さら。あてのが1号も大雄構造が充分してッテう場款、メモリ ベースのデータ駆動的同時撮影を≦数しているよ、いずれも システム共有バスに設合が浸むした時には始齢が予想以上 に膨くなることが準えられる。そじてか天の水1号では各プ ロセッサと重新データのイリとりができるようなハードウェ アをもうけて、それを利用した構体も実現した。大量時期後 様(GS: Global Synchroniae) は大害バスを介きないでプロ セッサ前の高速な通信・病的と支援すたあの電報中である。 図5のように1つの外類エージェントとはSuitのデータメ スでつたがっている。¹⁰これらのバスを発芽的に利用して低 オーバーッドで Blastic Barrier、共有レジスタファイルを美 別した。




図 5: 大坡門耕製網 (GS)

5.1 Elastic Barrier

t.

-- 62--

パリア型両指導動に同じプロセスに属するすべてのシェ シッドが同時に待ち合わせる比較的違い同原準備でかつ ハードウェアとしては比較的道単に補皮できる。Elastic ¹³データバスは数計時の個的によりにれ以上場やすじとはできなかっ

Barrier[14] は一般化されたパリア副同瀬織帯で開発の発生 副序が諦めた決定できればオーバペッドなしに開発と言 ととができるものである。お茶の丸1号の目的の1つとし てのDatatic Barrierを実践してアブラケーションに対す る有効性を検察することにある。プロトネイアはプロマッ サイゼと小球環境放なので開閉コントローラモブロマッ理 ともつのではなく、GS と用いて慣中的女管理とすることに した。GS とブロマッサは重要データを受け優しできないの で、より高速な同期を実現するために Zlastic Barrier にあ 要なるつのカウンキ (米線、子谷、成立カウンキ)は各プロ マッサの外線エージェントがもっている。外部エージェント 内に温柔できるものは処理してブロマッチにレスポンスや 道丁ことにした場別信号線と問題ペロマッチにレスポンスや とり同期信号線と問題ペロシットンスをしのマスクを とり問題条件の成立を執出して Acknowindgmant を運すこ とになる。マスクレジスタとのマスクを とり問題条件の成立を執出して Acknowindgmant を運すこ とになる。マスクレジスタと2番あり、2월のグルマブガロ 物にパップ問題を提出るようにした。外部エージェントの御

PRCパブラの記を送れるようにした。Finit ジントの加 まとしては、PERMONE の知道によるうつのカウントの加払、 CS の SL KATする国家世界状の activate/acguiaの要求、プ ロセッチに対する国家現行の許可になる。

プロセッチの出す命令とElastic Barrier の間隔は、REEQ はプロセッチの出した特定のブドレスに対するLOAD 命 令、APEV、PREQ は特定のブドレスへのSTORE 命令を 実験情報とみなすことにより Elastic Barrier を実践してい る。

PPCAによって装飾を実現しているために外部エージェ ントとGSの中身を通常のパリア、PusyBanie(16)、PIPO キューブSIO Elastic Barrier[16]に響を換えてそれぞれの有 地球を開いるととができる。

5.2 マルチボート共有レジスタファイル

VB400MC セインバリデイト来とアップテイト系のス スープキャッシュプロトロルをすがートしているよう約 エージェントと大学のパスに対する発起は大きくプロマッチを ちらに対応まして読みすためには国単にデータの通信が行える 議論があると便利である。パリア原用物議員の住にプロセッ テが運通をしにアナモスできるマルチポート決省ンジスタ ファイルを QS に持たせることにした。

共有レジスタファイルの運動の特徴としては以下の2点あ ろ-

・4 食のプロセッチによる読み出しを常に可能にする。

* 書き込みに対しては好他期時する。

共有レジスメは325代で金箔で16本る5²³。試作機では GSと外部エージェント間のデータバスが85社しかないので 1 パイトより大きなデータに対しては復数国に分けて転送す る外部がある。

実験の(外郷エージェントから見た) 通信プロトコル位ゲー ダ、コントロールパスとも本数が少ないので以下のように なっている。

raad CSをフサートし、データバスで raad、データサイ ズ、レジスタ指定をする。Well がアサートされてな ければデータを読み出す。CSを戻す。

11 たの内2 つは Einstie Barrier のために使用される。

write CSをアサートし、データバスでwrite、データライ ズ、レジスタ指定をする。Weitをフサートされてな ければ客を込むデータをデータバスに送る。CSを戻

単純な read/write の操作だけではなく Test-and-Set など の共高記数に対する不可分合も共有レジスタファイル を利用してオーバーッドなしで発見できる。ある共有記数 を Test できたプロセッサはタリティカル・セクションK人 り、つまりデータバスにデータを受けとることができるの でそのまま規選を続けることができる。GS がーード的に共 有記数を0 から1 k Set し、0 を振み出すのに失敗したプロ セッチはロントロール信号線に1(ロッチ実現)を受けとるこ とになる。

5.3 性能見積り

GS によって Elastic Barrier とマメチボート鉄帯 レジスタ フィイルを実現した時の予測込まが取りである。 ベラメータ は2部の値に使っているとし、 PFGA はプロセッサ内容 していたく公司したチロックで働いているとする。 Elastic Barrier の APRV と PEBQ については Write の2 タロッ クロで漬けが、 BREQ については Traッチから外部エー ジェントに出てそのレスポンスがプロセッチから外部エー ジェントに出てそのレスポンスがプロセッチから外部エー ジェントに出てそのレスポンスがプロセッチがられない 大都フラグ、各シュレッド係のフラグで実現する場合、各プ ロセッチが大部カンタを始認し最優レバリア 物飲に開送し たプロセッチが大部カングを民感した後 [06 クロッチ)、各 シュレッドがフラグとの一致を運転するので 120 クロッチ

共有レジスタに対する read/write はデータのサイズが1 バイト であるとした。共有レジスタに対する read は豊合が 起こらない頃走では、プロセッチから外数エージェントに た後 GS ようゲーオを読み出したの部数にが認エージェント を扱てプロセッサに選るので16 クロッチかよろ。この回は 同一レジスタに対する読み出しが強合しても同じである。ツ フトウェアでは同一アドレスに対する read がく台で同時に 思こると最悪の場合で 34 クロックの4 信の時間がかかる。 write は動音が応じらない間空ではプロセッチかり形に命令が 出ればよいので 2 クロックで使為。しかし同一レジスタに対 する書き込みがく台で応じった場合は最新で 26 クロッチか かる、共有バスを専用しての write はライトバラファーを明 用すれば当い (12 チロック) が、量悪の場合は read の場合 と同識 86 クロックかかる。

これは、 実有 とびスタファイルを使用した TestaSot は Load 命令 なので 18クロックで演む、ソフトウェアでは決帯バスを 2 面ア アイスしなければならないのでこの間当者できるとすれ ば 48 クロック¹⁴はかから。

6 速とめ

25

-63-

5月一神絵正は少計が取っるの水1号の親点について訪明した。お茶の水1号は従来道のブロセッサを使用した小舗装のマルチブロセッサを入たいであり、低エーバーッドで舗住室

¹³VR4400MC 出ライトバッファを発っている。 ¹³Lればベストランザナションだかから時間なので英語出ちっとかか 5. 8

操作	177 + 7×7	GS
Elastic Barrier	120(96)	2.12
read	24-96	16
write	12-96	2-26
TestleSet	48	16

表 3: GS の予定性能

の温信・問題を支援する後続として大球院連体先行フェッチ 毎歳、メモリベースのデーメ駆動的阿防機構、および大球同 期後線を搭載している。

観年のところお来の次1号はデバッグ中であり、近々独勝 を目落している。また、お茶の次1号のための上記に現外編明 の原用を前張とした準備化コンパイラが形成される予定で ある。今後の編編として、並び取行可加速なままざまなブブラ ケーションをお来の次1号とで取行し、勉強を開設すること により、お茶の次1号のアーキテクティの増効性を評価して いまたい。

動群

お茶の水1号の作家にあたりテップを保設していただいた 日本電気奈に会社とPPGAに関する環境を支援していただ いた日本デイリンタス社に感謝いたします。

学校文献

- [1] 茶木 叙 笠原 神能、"OSCAR(Optimally Scheduled Adwanced Multiprocessor) のフーキテクティ、電子研究 学会論文記, vol. J71-D, no. 8, pp. 1440-1445, 1988.
- [2] Lesceki, D. et al., "Dasign of Stanford DASH Multiprocessor," Tachnical Report CSL-TR-80-403, Stanford Unix., doc 1989.
- [3] 潜水圧ム、「高位齢マムチブロセッチ・ワークステーショ ンTOP-1,* 並列に温シンポジウム JSPP'89 職文庫、pp. 155-182, 5eb 1989.
- [4] Hill, M. D. et al., "SPUE: A VLSI Multiprocessor Workstation," *IEEE Computer*, vol. 19, no. 11, pp. 8– 22, nov 1989.
- [5] 製造 連氏, 松本 英, 平木 牧, "純粒変量方計算現代基準 化コンパイラ-OP1." (新設代理学会プログラミング・雪 断・基礎・実 鉄ー研究会報告 SWoPP'93, Aug. 1993.
- [6] NEC, VR4000MC #PD30402 64 ビット・マイクロプロ セッキ ユーザーズ・マニェアル ハードウェア属, Feb. 1992.
- [7] NEC, VR4000 64 ビット・マイクロプロセッチ ユーザー ズ・マニュアルアーキテクティ編, Feb. 1992.
- [8] Smith, J. E., "Decoupled Access/Execute Computer Architectures," in *International Symposium on Computer Architecture*, pp. 113–119, Apr. 1982.

-64-

- [9] Klaiber, A. C. and H. M. Lavy, "An Architecture for Software-Controlled Data Produching," in International Symposium on Computer Architecture, pp. 43-53, 1991.
- [10] 松木 皆世か、*ススープキャッシュを用いて過信と同却 を就会する微葉、電子質報道信学会ロンビュータシス テム研究会報告、mo. CPSY90-42, pp. 25-30, July 1990.
- [11] Jordan, H. F., "Performance Measurement on HEP----A Pipelined MIMD Computer," in Proc. 10th Int. Systeon Computer Architecture, pp. 207-212, June 1983.
- [12] Arvind and E. A. Iannucci, "Critique of Multiprocessing von Newmann Style," in Proc. 16th Int. Symp. on Computer Architecture, pp. 425-435, June 1983.
- [13] 松本 約,平木 後,「蜀金7個「須搬」との共有メモリアーキ テクティ,* 電子情報連信学会コンビュータシステム版 _ 児会報告, pp. 47-55, Aug. 1932.
- [14] 松本 満、"新始度並必須有力変要要求。" 個種 処理学会計算 載7 ーキテクティ研究会報告, no. 77-12, pp. 91-98, jul. 1989.
- [15] Gupta, R., "The Feary Barrier: A Machanism for High Spend Synchronisation of Processors," in Third International Conference on Architectural Support for Progrounning Languages and Operating Systems, pp. 54-65, 1989.
- [16] 彼水 秋, "Elastic Barrier: 一般化されたパリア加利用 秋," 前端子会能文式, vol. 32, no. 7, pp. 886-896, July 1991.

1



Electronic Acknowledgement Receipt				
EFS ID:	6015127			
Application Number:	10869200			
International Application Number:				
Confirmation Number:	5929			
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE			
First Named Inventor/Applicant Name:	Daniel Poznanovic			
Customer Number:	25235			
Filer:	Michael Christian Martensen/Julie Lange			
Filer Authorized By:	Michael Christian Martensen			
Attorney Docket Number:	SRC028			
Receipt Date:	03-SEP-2009			
Filing Date:	16-JUN-2004			
Time Stamp:	21:43:09			
Application Type:	Utility under 35 USC 111(a)			

Payment information:

Submitted with Payment		no				
File Listing	g:					
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)	
1	Information Disclosure Statement (IDS) Filed (SB/08)	DOC020.PDF	96023	20	3	
1			6b83ca4ec629510903a40e499d76e14eb48 031d3	no		
Warnings:	·		1			
Information:						

This is not an U	SPTO supplied IDS fillable form				
2	Foreign Reference	DOC021.PDF	801918 5e89790c17d3b3e38524e471f92e0f7f9cce c5b0	no	24
Warnings:	· · · · · · · · · · · · · · · · · · ·	і л	ļ		
Information					
3	NPL Documents	DOC022.PDF	355915 078d6c5f1e50cbec5b6df5a5130a80a6b56e	no	8
Warnings:			2848	6 6	
Information:					
		Total Files Size (in bytes)	12	53856	
characterize Post Card, as <u>New Applica</u> If a new appl 1.53(b)-(d) an Acknowledg <u>National Star</u> If a timely su U.S.C. 371 ar national stag <u>New Internat</u> If a new inter an internatic and of the In	ledgement Receipt evidences receip d by the applicant, and including pay described in MPEP 503. <u>tions Under 35 U.S.C. 111</u> ication is being filed and the applica and MPEP 506), a Filing Receipt (37 CF ement Receipt will establish the filin ge of an International Application ur bmission to enter the national stage ad other applicable requirements a F ge submission under 35 U.S.C. 371 wi <u>tional Application Filed with the USP</u> mational application is being filed an onal filing date (see PCT Article 11 an ternational Filing Date (Form PCT/RC urity, and the date shown on this Ack on.	ge counts, where applicable. Ation includes the necessary of R 1.54) will be issued in due of an international application. Ander 35 U.S.C. 371 Form PCT/DO/EO/903 indication PCT/DO/EO/903 indication PCTO as a Receiving Office and the international applicat of MPEP 1810), a Notification O/105) will be issued in due c	It serves as evidence components for a filin course and the date s on is compliant with ng acceptance of the e Filing Receipt, in du ion includes the nece of the International ourse, subject to pres	of receipt s og date (see hown on th the condition application e course. ssary comp Application scriptions co	similar to a 37 CFR is ons of 35 onents for Number oncerning

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200 Filed: June 16, 2004 Attorney Docket No. SRC028 For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE

Confirmation No.: 5929

Art Unit: 2186

Examiner: Thomas, Shane M.

Customer No.: 25235

TRANSMITTAL OF NOTIFICATION OF ENTITLEMENT TO SMALL ENTITY STATUS PURSUANT TO 37 C.F.R. § 1.27(c)(2)

MAIL STOP - OFFICE OF PETITIONS Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

By this communication, Applicant hereby notifies the Commissioner of Patents that large

entity status is no longer appropriate for the above-identified application, and we assert that

Applicant is entitled to small entity status.

A Certification of Small Entity Status, signed by Applicant, is attached.

Respectfully submitted,

December 17, 2014

Petel J. Meza, No. 32,920 Hogan Lovells US LLP 2 North Cascade Avenue, Suite 1300 Colorado Springs, Colorado 80903 (719) 448-5906 Tel (719) 448-5922 Fax

\\CS - 080404/000001 - 220859 v1

SMALL ENTITY STATUS

The Patent Office allows "Small Entities" to pay lower Patent Office fees. However, improperly claiming small entity status can invalidate your patent. Section A below will help you determine if you or your business qualify as a small entity. Section B includes a certification for small entity status. If after reviewing the following materials you determine that you qualify for small entity status, please complete the certification and return it to us. If we do not receive the signed certification from you, we will not claim small entity status for the application identified below, and you will not qualify for the lower Patent Office fees. If you do complete the certification, we may ask you to confirm your small entity status at various points during the prosecution of the application and the life of the issued patent.

A. Definition of Small Entity

A small entity means any "person," "small business concern," "nonprofit organization," or a combination of these, that holds the rights in the invention <u>and</u> (a) has not assigned or licensed the rights to another who is not a small entity, <u>and</u> (b) is not obligated to assign or license the rights to another who is not a small entity.

- (1) Person. An inventor or other individuals who hold the rights in an invention.
- (2) Nonprofit organization. A nonprofit organization is either:
 - (i) A university or institution of higher education in any country;
 - (ii) An organization described in section 501(c)(3), and exempt from taxation under section 501(a) of the Internal Revenue Code;
 - (iii) Any nonprofit scientific or educational organization qualified under a state's nonprofit organization statute; or
 - (iv) Any nonprofit organization located in a foreign country, that would otherwise qualify as a "nonprofit organization" if it were located in the U.S.A.
- (3) Small business concern. Any business concern whose number of employees, (part-time and full-time), including affiliates, does not exceed 500 persons.

-1-

B. Certification

Applicant or Patentee: SRC Computers, LLC

Assignee: SRC Computers, LLC

Application No(s). SEE EXHIBIT A

VCS - 080404/000001 - 217946 v1

Petitioners Amazon Ex. 1010, p. 385 of 399

SRC Computers, LLC

STATEMENT CONCERNING SMALL ENTITY STATUS

I hereby certify that the owner of the application/patent identified above qualifies for small entity status because the owner has not assigned or licensed the rights in the invention to another who is not a small entity, and is not obligated to assign or license the rights in the invention to another who is not a small entity, and because:

The owner is a small business concern:

Business Name <u>SRC Computers, LLC</u>	
Signor's Name <u>Jon Huppenthal</u>	Signature fr. thomas
Title President and CEO	Date 10/10/14
Business Address _4240 N. Nevada Avenue, Co	olorado Springs, C0 80907

-2-

\\CS - 080404/000001 - 217946 v1

Petitioners Amazon Ex. 1010, p. 386 of 399

IPUTER ARCHITECTURE
PUTER ARCHITECTURE
PUTER ARCHITECTURE
PUTER ARCHITECTURE
IPUTER ARCHITECTURE
EM IMAGE OPERATING
OR DYNAMIC PRIORITY
D CACHE COHERENCY
standing the light really an and
PROVIDING CACHE
OR SEMAPHORE AND
HEACH PROCESSOR
IENT FOR UNCACHED
OR ACCELERATING WE
RATING
EGRATING
TION: THE POTENTIAL
PTER PORT FOR
PTER PORT COUPLING
PTER PORT COUPLING
PTER PORT FOR
OR EXPLICIT
ARCHITECTURE
ARCHITECTURE
CESSOR ELEMENT
ESSING SYSTEMS AND
ESSING SYSTEMS AND
CHITECTURE AND
OR PROVIDING AN
OR PROVIDING AN
IGURABLE HARDWARE
TING PROGRAMS IN
TING PROGRAMS IN
CONFIGURABLE
OR CONVERTING
OR PARTITIONING
DRMANCE PROFILING
OR SCALABLE
ED LOOP STRUCTURE
ERIC VARIABLES
PTER PORT
PTER PORT
PTER PORT
OF ENHANCING
Y AND UTILIZATION
FLICT RESOLUTION IN
M CONSUMER LOOP

SRC Computers, LLC EXHIBIT A

\\CS - 080404/000001 - 217950 v1

Petitioners Amazon Ex. 1010, p. 387 of 399

SRC Computers, LLC EXHIBIT A

SRC031 PRO	11/05/2010	61/410,676		SNAP INTERFACE USING MEMORY BUFFERS
SRC032 PRO	11/10/2010	61/412,124		COMPUTATIONAL UNIFICATION
SRC033 PRO	12/16/2011	61/576,846		MOBILE DEVICE UTLITIZING RECONFIGURABLE
SRC031	11/01/2011	13/286,996		HETEROGENEOUS COMPUTING SYSTEM
SRC032	11/02/2011	13/287,322	04/29/2014 8,713,51	8 SYSTEM AND METHOD FOR COMPUTATIONAL
SRC033	02/02/2012	13/365,090		MOBILE ELECTRONIC DEVICES UTILIZING
SRC036	05/27/2014	14/288,094		SYSTEM AND METHOD FOR RETAINING DRAM
SRC037	05/22/2014	14/284,616		SYSTEM AND METHOD FOR THERMALLY
SRC035	05/28/2013	13/903,720		MULTI-PROCESSOR COMPUTER ARCHITECTURE
SRC032 CON	03/10/2014	14/203,035		SYSTEM AND METHOD FOR COMPUTATIONAL

Petitioners Amazon Ex. 1010, p. 388 of 399

Electronic Acl	Electronic Acknowledgement Receipt				
EFS ID:	21130575				
Application Number:	10869200				
International Application Number:					
Confirmation Number: 5929					
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE				
First Named Inventor/Applicant Name:	Daniel Poznanovic				
Customer Number:	25235				
Filer:	Peter John Meza/Joyce Medrano-Paywa				
Filer Authorized By:	Peter John Meza				
Attorney Docket Number:	SRC028				
Receipt Date:	06-JAN-2015				
Filing Date:	16-JUN-2004				
Time Stamp:	14:20:38				
Application Type:	Utility under 35 USC 111(a)				

Payment information:

Submitted wit	h Payment	no				
File Listing	j :					
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)	
1	Assertion of entitlement to small entity status	DOC037.pdf	218665	20	5	
1			a1abf77f811eb797c152ff6bcb1c067efa822 f22	no		
Warnings:	•					
Information:						

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

		U.S. Patent and	Trademark Offic	PTO/AIA/81A (02-15) hrough 01/31/2018. OMB 0651-0035 e; U.S. DEPARTMENT OF COMMERCE
Under the Pape	erwork Reduction Act of 1995 no persons are required to	Patent Number	7,149,867	
PATEN	T - POWER OF ATTORNEY	Issue Date	12-12-200	2345
	OR	First Named Inventor	Daniel Po	555
REVOCATION OF POWER OF ATTORNEY WITH A NEW POWER OF ATTORNEY		Title	SYSTEM A	ND METHOD OF ENHANCING
	AND F CORRESPONDENCE ADDRESS			BANDWIDTH IN GURABLE HARDWARE
	CORRESPONDENCE ADDRESS	Attorney Docket No.		
I hereby revoke all p	revious powers of attorney given in the above-ider	ntified patent.		
OR I hereby appoint attorney(s) or ag States Patent an OR I hereby appoint	rney is submitted herewith. Practitioner(s) associated with the Customer Num ent(s) with respect to the patent identified above, d Trademark Office connected therewith: Practitioner(s) named below as my/our attorney(e United States Patent and Trademark Office conr	and to transact all busines s) or agent(s) with respect	ss in the United	23452
	Practitioner(s) Name		istration Num	ber
The address asso	change the correspondence address for the above- bociated with the above-identified Customer Numb bociated with the Customer Number identified in th	er.		
Individual Name				
Address				
City		State		Zip
Country Telephone		Email		
I am the: Applicant. OR	r 37 CFR 3.73(c) (Form PTO/AIA/96) submitted here	ewith or filed on		
Signature	SIGNATURE of Appl /Todd Booke/	icant or Patent Owner	Date	March 3, 2016
Name	Todd Rooke		Telephone	
Title and Company	CEO, SRC Labs, LLC		provide	
	all the applicants or patent owners of the entire in nultiple forms, check the box below, and identify the forms are submitted.			
	nation is required by 37 CFR 1.31, 1.32, and 1.33. The info			

(and by the USPTO to process) the file of a patent or reexamination brockeding. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 3 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.** *If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.*

Privacy Act Statement

The **Privacy Act of 1974 (P.L. 93-579)** requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (*i.e.*, GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

Petitioners Amazon Ex. 1010, p. 392 of 399

PTO/AIA/96 (08-12)

Approved for use through 01/31/2013. OMB 0651-0031 U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Pape	erwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.
	STATEMENT UNDER 37 CFR 3.73(c)
Applicant/Patent Ov	wner: SRC Labs, LLC
Application No./Pat	rent No.: 7,149,867 Filed/Issue Date: 12-12-2006
Titled: SYSTEM AN	D METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE
SRC Labs, LLC	, a Limited Liability Company
(Name of Assignee)	(Type of Assignee, e.g., corporation, partnership, university, government agency, etc.)
states that, for the p	patent application/patent identified above, it is (choose one of options 1, 2, 3 or 4 below):
1. 🗹 The assign	ee of the entire right, title, and interest.
2. 🗌 An assigne	e of less than the entire right, title, and interest (check applicable box):
L The exte holding the	ent (by percentage) of its ownership interest is%. Additional Statement(s) by the owners balance of the interest <u>must be submitted</u> to account for 100% of the ownership interest.
	re unspecified percentages of ownership. The other parties, including inventors, who together own the entire nd interest are:
	al Statement(s) by the owner(s) holding the balance of the interest <u>must be submitted</u> to account for the entire and interest.
	ee of an undivided interest in the entirety (a complete assignment from one of the joint inventors was made).
	ncluding inventors, who together own the entire right, title, and interest are:
	al Statement(s) by the owner(s) holding the balance of the interest <u>must be submitted</u> to account for the entire and interest.
	nt, via a court proceeding or the like (<i>e.g.</i> , bankruptcy, probate), of an undivided interest in the entirety (a of ownership interest was made). The certified document(s) showing the transfer is attached.
The interest identifi	ed in option 1, 2 or 3 above (not option 4) is evidenced by either (choose one of options A or B below):
	nent from the inventor(s) of the patent application/patent identified above. The assignment was recorded in States Patent and Trademark Office at Reel 037820 , Frame 0147 , or for which a copy
thereof is a	ttached.
B. 🗌 A chain of t	itle from the inventor(s), of the patent application/patent identified above, to the current assignee as follows:
1. From:	To:
т	he document was recorded in the United States Patent and Trademark Office at
F	Reel, Frame, or for which a copy thereof is attached.
2. From: _	To:
т	he document was recorded in the United States Patent and Trademark Office at
F	Reel, Frame, or for which a copy thereof is attached.
	[Page 1 of 2]

[Page 1 of 2] This collection of information is required by 37 CFR 3.73(b). The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

PTO/AIA/96 (08-12) Approved for use through 01/31/2013. OMB 0651-0031

Approved for use through of an 2010. On D 0001-0001					
	U.S. Patent and	Frademark	Office; U.S.	DEPARTMENT OF COMMERCE	

Under th	e Paperwork Reduction		equired to respond to a collection of information unless it display	/s a valid OMB control numb
		<u>STATEME</u>	NT UNDER 37 CFR 3.73(c)	
3. From:			To:	
	The docume	ent was recorded in the	Jnited States Patent and Trademark Office at	
	Reel	, Frame	, or for which a copy thereof is attached.	
I. From:			То:	
	The docume	ent was recorded in the	United States Patent and Trademark Office at	
	Reel	, Frame	, or for which a copy thereof is attached.	
5. From:			То:	
	The docume	ent was recorded in the	United States Patent and Trademark Office at	
	Reel	, Frame	, or for which a copy thereof is attached.	
6. From:			То:	
	The docume	ent was recorded in the	United States Patent and Trademark Office at	
	Reel	, Frame	, or for which a copy thereof is attached.	
Ad	Iditional document	s in the chain of title are	listed on a supplemental sheet(s).	
assig	gnee was, or conc FE: A separate co	urrently is being, submit	nentary evidence of the chain of title from the orig ted for recordation pursuant to 37 CFR 3.11. e original assignment document(s)) must be subn record the assignment in the records of the USPT	nitted to Assignment
/Todd R.		s supplied below) is aut	norized to act on behalf of the assignee.	2016
Signature	Evenels		Date	
2 0000000 0 0	. Fronek		48516	
Printed or Ty	/ped Name		Title or Regis	stration Number

[Page 2 of 2]

Privacy Act Statement

The **Privacy Act of 1974 (P.L. 93-579)** requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- 2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (*i.e.*, GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

Petitioners Amazon Ex. 1010, p. 395 of 399

Electronic Acknowledgement Receipt				
EFS ID:	25097226			
Application Number:	10869200			
International Application Number:				
Confirmation Number:	5929			
Title of Invention:	SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE			
First Named Inventor/Applicant Name:	Daniel Poznanovic			
Customer Number:	25235			
Filer:	Todd Ryan Fronek/Kathryn Becker			
Filer Authorized By:	Todd Ryan Fronek			
Attorney Docket Number:	SRC028			
Receipt Date:	03-MAR-2016			
Filing Date:	16-JUN-2004			
Time Stamp:	17:37:15			
Application Type:	Utility under 35 USC 111(a)			

Payment information:

Submitted with F	Payment	no	no				
File Listing:							
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)		
	Power of Attorney	867.pdf	135744	no	2		
1		807.pui	e5e01686913fc660c171a378ebf41bbf7f8e 450a	10	2		
Warnings:			1				
Information:							

2	Assignee showing of ownership per 37	867_373c.pdf	106717 743ecb081c478faf31aff1b41b4f571874ece 84c		3
-	CFR 3.73	oor_orocipal			
Warnings:	· · ·		÷ *	-	
Informatio	1:				
	8	Total Files Size (in bytes	.): 2424	461	
If a new app	ations Under 35 U.S.C. 111 Dication is being filed and the application				
lf a new ap 1.53(b)-(d) Acknowled National St	plication is being filed and the application and MPEP 506), a Filing Receipt (37 CFR 1 gement Receipt will establish the filing da age of an International Application under	.54) will be issued in due ate of the application. <u>35 U.S.C. 371</u>	e course and the date sho	own on thi	s
If a new ap 1.53(b)-(d) Acknowled <u>National St</u> If a timely s U.S.C. 371 a	plication is being filed and the application and MPEP 506), a Filing Receipt (37 CFR 1 gement Receipt will establish the filing da	.54) will be issued in due ate of the application. <u>35 U.S.C. 371</u> an international application PCT/DO/EO/903 indication	e course and the date sho tion is compliant with th ting acceptance of the ap	own on this e condition oplication	s ns of 35

national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of

the application.

UNITED STA	tes Patent and Tradem	MARK OFFICE UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS PO. Box 1450 Alexandria, Virginia 22313-1450 www.uspt.gov		
APPLICATION NUMBER	FILING OR 371(C) DATE	FIRST NAMED APPLICANT	ATTY. DOCKET NO./TITLE	
10/869,200	06/16/2004	Daniel Poznanovic	^	
23452		POA ACC	CONFIRMATION NO. 5929 EPTANCE LETTER	
LARKIN HOFFMAN DALY & LINDGREN, LTD. 8300 Norman Center Drive Suite 1000 Minneapolis, MN 55437			OC00000081240232*	
10 M			Date Mailed: 03/08/2016	

NOTICE OF ACCEPTANCE OF POWER OF ATTORNEY

This is in response to the Power of Attorney filed 03/03/2016.

The Power of Attorney in this application is accepted. Correspondence in this application will be mailed to the above address as provided by 37 CFR 1.33.

Questions about the contents of this notice and the requirements it sets forth should be directed to the Office of Data Management, Application Assistance Unit, at (571) 272-4000 or (571) 272-4200 or 1-888-786-0101.

/rmturner myles/

page 1 of 1

Petitioners Amazon Ex. 1010, p. 398 of 399

UNITED STA	tes Patent and Tradem	MARK OFFICE UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS PO. Box 1450 Alexandria, Yinginia 22313-1450 www.uspto.gov		
APPLICATION NUMBER	FILING OR 371(C) DATE	FIRST NAMED APPLICANT	ATTY. DOCKET NO./TITLE	
10/869,200	06/16/2004	Daniel Poznanovic		
25235 HOGAN LOVELLS US LLF TWO NORTH CASCADE A SUITE 1300 COLORADO SPRINGS, C	AVENUE		CONFIRMATION NO. 5929 OF ATTORNEY NOTICE	
			Date Mailed: 03/08/2016	

NOTICE REGARDING CHANGE OF POWER OF ATTORNEY

This is in response to the Power of Attorney filed 03/03/2016.

• The Power of Attorney to you in this application has been revoked by the applicant. Future correspondence will be mailed to the new address of record(37 CFR 1.33).

Questions about the contents of this notice and the requirements it sets forth should be directed to the Office of Data Management, Application Assistance Unit, at (571) 272-4000 or (571) 272-4200 or 1-888-786-0101.

/rmturner myles/

page 1 of 1