IN THE

UNITED STATES PATENT AND TRADEMARK OFFICE BEFORE THE PATENT TRIAL AND APPEAL BOARD

AMAZON WEB SERVICES, INC., AMAZON.COM, INC., and VADATA, INC.,

Petitioners

- VS. -

SRC LABS, LLC, and SAINT REGIS MOHAWK TRIBE,

Patent Owners

Patent No. 7,149,867
Issued: December 12, 2006
Inventors: Daniel Poznanovic, David E. Caliga, Jeffrey Hammes
Title: SYSTEM AND METHOD OF ENHANCING EFFICIENCY
AND UTLILZATION OF MEMORY BANDWITH
IN RECONFIGURABLE HARDWARE

Inter Partes Review No.

DECLARATION OF BRAD L. HUTCHINGS, PH.D., IN SUPPORT OF PETITION FOR *INTER PARTES* REVIEW OF U.S. PATENT NO. 7,149,867

Mail Stop Patent Board Patent Trial and Appeal Board P.O. Box 1450 Alexandria, VA 22313-1450

October 19, 2018



TABLE OF CONTENTS

| | | | | Page |
|-------|--------------------------|--------------|--|---------|
| I. | INTR | ODUC | CTION | 1 |
| II. | BACI | KGRO | UND AND QUALIFICATIONS | 1 |
| III. | COM | PENS. | ATION AND RELATIONSHIP WITH PARTIES | 2 |
| IV. | MAT | ERIAI | LS CONSIDERED | 2 |
| V. | BASIS OF OPINIONS FORMED | | | |
| | A. | LEGA | AL STANDARDS FOR CLAIM CONSTRUCTION | 4 |
| | B. | ANTI | CIPATION AND OBVIOUSNESS STANDARDS | 5 |
| | C. | LEVE | EL OF ORDINARY SKILL IN THE ART | 6 |
| VI. | THE | '867 P | ATENT | 8 |
| | A. | TECH THE | HNICAL OVERVIEW AND ALLEGED INVENTION OF '867 PATENT | 8 |
| | | 1. | Reconfigurable Processors | 8 |
| | | 2. | Description of the '867 Patent | 9 |
| | B. | PRIO | RITY DATE | 12 |
| VII. | CLAI | МСО | NSTRUCTION | 12 |
| VIII. | GRO | UNDS | OF THE TECHNICAL BASIS UNDERLYING THE OF REJECTION SET FORTH IN THE PETITION FOR TES REVIEW | 14 |
| | A. | RELE | EVANT PRIOR ART REFERENCES | 15 |
| | | 1. | Lange | 15 |
| | | 2. | Zhong | 17 |
| | В. | REAS UNPA | SONS THE SELECTED CLAIMS ARE ATENTABLE—LANGE | 19 |
| | | 1. | Lange Anticipates and/or Renders Obvious Claim 1 of the '867 Patent | 19 |
| | | | i. "A reconfigurable processor that instantiates an algorithm as hardware comprising" | 19 |
| | | | ii. "a first memory having a first characteristic memory bandwidth and/or memory utilization; and" | y 22 |



TABLE OF CONTENTS (Continued)

| | | 1 age |
|----|----------------|---|
| | iii. | "a data prefetch unit coupled to the memory"24 |
| | iv. | "wherein the data prefetch unit retrieves only computational data required by the algorithm from a second memory of second characteristic memory bandwidth and/or memory utilization and places the retrieved computational data in the first memory"26 |
| | v. | "wherein the data prefetch unit operates independent of and in parallel with logic blocks using the computional [sic] data" |
| | vi. | "and wherein at least the first memory and data prefetch unit are configured to conform to needs of the algorithm" 32 |
| | vii. | "and the data prefetch unit is configured to match format and location of data in the second memory."33 |
| 2. | Lange '867] | e Anticipates and/or Renders Obvious Claim 3 of the Patent |
| | i. | "The reconfigurable processor of claim 1, wherein the data prefetch unit receives processed data from on-processor memory and writes the processed data to an external off-processor memory." |
| 3. | Lange '867] | e Anticipates and/or Renders Obvious Claim 4 of the Patent |
| | i. | "The reconfigurable processor of claim 1, wherein the data prefetch unit comprises at least one register from the reconfigurable processor." |
| 4. | Lange | e Renders Obvious Claim 5 of the '867 Patent38 |
| | i. | "The reconfigurable processor of claim 1, wherein the data prefetch unit is disassembled when another program is executed on the reconfigurable processor." 38 |
| 5. | Lange '867] | e Anticipates and/or Renders Obvious Claim 6 of the Patent |
| | i. | "The reconfigurable processor of claim 1 wherein said second memory comprises a processor memory and said data prefetch unit is operative to retrieve data from a processor memory." |



TABLE OF CONTENTS (Continued)

| | | Page |
|-----|--------------|--|
| 6. | Lang '867 | e Anticipates and/or Renders Obvious Claim 7 of the Patent |
| | i. | "The reconfigurable processor of claim 6 wherein said processor memory is a microprocessor memory."40 |
| 7. | Lang '867 | e Anticipates and/or Renders Obvious Claim 8 of the Patent |
| | i. | "The reconfigurable processor of claim 6 wherein said processor memory is a reconfigurable processor memory." 41 |
| 8. | Lang '867 | e Anticipates and/or Renders Obvious Claim 9 of the Patent |
| | i. | "A reconfigurable hardware system, comprising"41 |
| | ii. | "a common memory; and"43 |
| | iii. | "one or more reconfigurable processors that can instantiate an algorithm as hardware coupled to the common memory" |
| | iv. | "wherein at least one of the reconfigurable processors includes a data prefetch unit to read and write only data required for computations by the algorithm between the data prefetch unit and the common memory" 44 |
| | V. | "wherein the data prefetch unit operates independent of and in parallel with logic blocks using the computational data" |
| | vi. | "and wherein the data prefetch unit is configured to conform to needs of the algorithm and match format and location of data in the common memory." |
| 9. | Lang '867 | e Anticipates and/or Renders Obvious Claim 11 of the Patent |
| | i. | "The reconfigurable hardware system of claim 9, wherein the at least of the reconfigurable processors also includes a computational unit coupled to the data access unit." 45 |
| 10. | Lang | e Anticipates and/or Renders Obvious Claim 12 of the |



TABLE OF CONTENTS (Continued)

| | | Page |
|-----|---------------|--|
| | i. | "The reconfigurable hardware system of claim 11, wherein the computational unit is supplied the data by the data access unit." |
| 11. | Lange '867 | e Anticipates and/or Renders Obvious Claim 13 of the Patent |
| | i. | "A method of transferring data comprising: transferring data between a memory and a data prefetch unit in a reconfigurable processor; and"47 |
| | ii. | "transferring the data between a computational unit and the data access unit" |
| | iii. | "wherein the computational unit and the data access unit, and the data prefetch unit are configured to conform to needs of an algorithm implemented on the computational unit and transfer only data necessary for computations by the computational unit" |
| | iv. | "and wherein the prefetch unit operates independent of and in parallel with the computational unit."49 |
| 12. | Lange '867 | e Anticipates and/or Renders Obvious Claim 14 of the Patent |
| | i. | "The method of claim 13, wherein the data is written to the memory, said method comprising"49 |
| | ii. | "transferring the data from the computational unit to the data access unit; and" |
| | iii. | "writing the data to the memory from the data prefetch unit." 50 |
| 13. | Lange '867 | e Anticipates and/or Renders Obvious Claim 15 of the Patent |
| | i. | "The method of claim 13, wherein the data is read from the memory, said method comprising"50 |
| | ii. | "transferring only the data desired by the data prefetch unit as required by the computational unit from the memory to the data prefetch unit; and" |
| | iii. | "reading the data directly from the data prefetch unit to the computational unit through a data access unit."51 |



DOCKET

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

