Jan-05-2006 14:57

.

From-HOGAN & HARTSON

RECEIVED CENTRAL FAX CENTER

T-910 P.001/009 F-082

JAN 0 5 2006

PTO/S6/25 (06/03 Approved for use through 07/31/2008. OMB 0651-003 Patent and Tradomark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no percens are required to respond to a collection of Information unless it displays a valid. OMB control number	
Certificate of Transmission under 37 CFR 1.8	
Serial No. 10/869,200	
Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes	
Filed: June 16, 2004	
Art Unit: 2186	
Examiner: Thomas, Shane M.	
Attorney Docket No. SRC028	
For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	
Confirmation No.: 5929	5825
Customer No.: 25235	
 I hereby certify that this correspondence is being facsimile transmitted to the United States Patent and Trademark Office 1. Amendment in response to the Office Action dated October 19, 2005. on <u>5 Jumm 2006</u> Date <u>9</u> No. of Pages (incl. Coversheet) to centralized fax number: 571-273-8300 	
Signature	
Julie Lange	
Typed or printed name of person signing Certificate	0
Note: Each paper must have its own certificate of transmission, or its certificate must identify each submitted paper.	
Client Reference No. 80404.0033.001 Fax No. 719-448-5922	

mcs - 77287 v1

PAGE 1/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

Petitioners Amazon Ex. 1010, p. 225 of 399

T-910 P.002/009 F-082

From-HOGAN & HARTSON

Jan-05-2006 14:57

RECEIVED CENTRAL FAX CENTER

JAN 0 5 2006

Client Matter No. 80404.0033.001 Via Facsimile

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200	Confirmation No.: 5929
Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes	Customer No.: 25235
Filed: June 16, 2004	
Art Unit: 2186	
Examiner: Thomas, Shane M.	
Attorney Dacket No. SRC028	
For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	

AMENDMENT

MAIL STOP AMENDMENT Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In response to the office communication mailed October 19, 2005, please amend the above-identified application as follows:

Amendments to the Claims are reflected in the listing of claims which begins on page 2 of this paper.

Remarks/Arguments begin on page 6 of this paper.

WCS - 77287 v1

PAGE 2/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

Petitioners Amazon Ex. 1010, p. 226 of 399 Serial No. 10/869,200 Reply to Office Action of October 19, 2005

Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

4

Listing of Claims:

1. (Previously Presented) A reconfigurable processor that instantiates an algorithm as hardware comprising:

a first memory having a first characteristic memory bandwidth and/or memory utilization; and

a data prefetch unit coupled to the first memory, wherein the data prefetch unit retrieves data from a second memory of second characteristic memory bandwidth and/or memory utilization and place the retrieved data in the first memory and wherein at least the first memory and data prefetch unit are configured by a program.

- 2. (Cancelled)
- 3. (Cancelled)

4. (Previously Presented) The reconfigurable processor of claim 1, wherein the data prefetch unit is coupled to a memory controller that controls the transfer of the data between the second memory and the data prefetch unit.

 (Previously Presented) The reconfigurable processor of claim 1, wherein the data prefetch unit receives processed data from on-processor memory and writes the processed data to an external off-processor memory.

MCS - 77267 v1

2

PAGE 3/9* RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time]* SVR:USPTO-EFXRF-6/39* DNIS:2738300* CSID:+* DURATION (mm-ss):02-12

Petitioners Amazon Ex. 1010, p. 227 of 399 Serial No. 10/869,200 Reply to Office Action of October 19, 2005

 (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit comprises at least one register from the reconfigurable processor.

÷

 (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit is disassembled when another program is executed on the reconfigurable processor.

 (Previously Presented) The reconfigurable processor of claim 1 wherein said second memory comprises a processor memory and said data prefetch unit is operative to retrieve data from the processor memory.

 Original) The reconfigurable processor of claim 8 wherein said processor memory is a microprocessor memory.

10. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a reconfigurable processor memory.

11. (Previously Presented) A reconfigurable hardware system, comprising:

a common memory; and

one or more reconfigurable processors that can instantiate an algorithm as hardware coupled to the common memory, wherein at least one of the reconfigurable processors includes a data prefetch unit to read and write data between the data prefetch unit and the common memory, and wherein the data prefetch unit is configured by a program executed on the system.

12. (Original) The reconfigurable hardware system of claim 11, comprising a memory controller coupled to the common memory and the data prefetch unit.

WCS . 77287 v1

3

PAGE 4/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

Petitioners Amazon Ex. 1010, p. 228 of 399

T-910 P.005/009 F-082

Serial No. 10/869,200 Reply to Office Action of October 19, 2005

13. (Cancelled)

14. (Cancelled)

15. (Previously Presented) The reconfigurable hardware system of claim 11, wherein the at least one of the reconfigurable processors also includes a computational unit coupled to a data access unit.

÷

16. (Original) The reconfigurable hardware system of claim 15, wherein the computational unit is supplied the data by the data access unit.

 (Previously Presented) A method of transferring data comprising: transferring data between a memory and a data prefetch unit in a reconfigurable processor; and

transferring the data between a computational unit and a data access unit, wherein the computational unit and the data access unit, and the data prefetch unit are configured by a program.

 (Original) The method of claim 17, wherein the data is written to the memory, said method comprising:

transferring the data from the computational unit to the data access unit; and

writing the data to the memory from the data prefetch unit.

19. (Previously Presented) The method of claim 17, wherein the data is read from the memory, said method comprising:

transferring the data from the memory to the data prefetch unit; and

reading the data directly from the data prefetch unit to the computational unit through the data access unit.

WLCS - 77287 v1

4

PAGE 5/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID;+ * DURATION (mm-ss):02-12

Petitioners Amazon Ex. 1010, p. 229 of 399 Serial No. 10/869,200 Reply to Office Action of October 19, 2005

20. (Original) The method of claim 19, wherein all the data transferred from the memory to the data prefetch unit is processed by the computational unit.

÷

21. (Original) The method of claim 19, wherein the data is selected by the data prefetch unit based on an explicit request from the computational unit.

22. (Original) The method of claim 17, wherein the data transferred between the memory and the data prefetch unit is not a complete cache line.

23. (Original) The method of claim 17, wherein a memory controller coupled to the memory and the data prefetch unit, controls the transfer of the data between the memory and the data prefetch unit.

24. (Cancelled)

mcs - 77287 v1

5

PAGE 6/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

Petitioners Amazon Ex. 1010, p. 230 of 399 . . .

T-910 P.007/009 F-082

Serial No. 10/869,200 Reply to Office Action of October 19, 2005

REMARKS/ARGUMENTS

+

Claims 1, 4-12, and 15-24 were presented for examination and are pending in this application. In an Official Office Action dated October 19, 2005, claims 1, 4-12, and 15-24 were rejected. Claim 24 is canceled without prejudice and no new claims are presently added. Claims 1, 4-12, and 15-23 remain pending. The Applicants thank the Examiner for his consideration and address the Examiner's comments concerning the claims pending in this application below.

Rejection of the Claims under 35 U.S.C. §102(e)

Claims 1, 3, 4, 7-10, and 12-18 were rejected under 35 U.S.C. §102(e) as being anticipated by U.S. Patent Application Publication No. 2003/0084244 ("Paulraj"). Applicants respectfully traverse these rejections in light of the following remarks.

MPEP §2131 provides:

"A claim is anticipated only if each and every element as set forth in the claim is found, either expressly or inherently described, in a single prior art reference." *Verdegall Bros. v. Union Oil Co. of California*, 814 F.2d 628, 631, 2 U.S.P.Q.2d 1051, 1053 (Fed. Cir.1987). "The identical invention must be shown in as complete detail as contained in the claim." *Richardson v. Suzuki Motor Co.*, 868 F.2d 1226, 1236, 9 U.S.P.Q.2d 1913, 1920 (Fed. Cir. 1989).

Paulraj fails to disclose each and every limitation recited in the claims. The Examiner reasons that Paulraj discloses a system having a program that reconfigures computational units, data access units, and pre-fetch units. The Applicants disagree.

The Examiner's logic in making the above assertion is faulty. Assume for argument sake (as does the Examiner) that the computational unit is the element of the Paulraj system that executes and collects performance data regarding an

PAGE 7/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

Petitioners Amazon Ex. 1010, p. 231 of 399

Serial No. 10/869,200 Reply to Office Action of October 19, 2005

application to determine an optimal memory configuration. The program operating on the Paulraj system depicted in Figure 5 of Paulraj "configures" the collection process so as to ascertain information about a specific application. In this sense the Examiner uses the term configure to state that the program executed by the Paulraj system modifies, directs, and/or controls the collection means (the computational unit) to properly assess the target application so that the memory can be optimally configured.

+

The Examiner then extends this argument to the data access units and prefetch units. While such an extension is perhaps conceivable today given the present invention, it is not, nonetheless, disclosed by Paulraj. Nor is it reasonable to conclude that such an extension would be apparent to one skilled in the art at the time of the Applicants' invention.

As the Examiner points out, Paulraj discloses creating a "configuration vector containing data relating to the optimal configuration to the necessary instruction for programming the programmable memory module." Paulraj [0024]. Paulraj also discloses a reconfiguration module that uses the vector to configure the programmable memory module. Once the Paulraj system collects information about the target application and creates the configuration vector for optimal memory module configuration, "the configuration vector is then retrieved (step 212), used to program the FPGA module (step 214), and the application is executed with the optimal memory configuration for that application (step 216)." Paulraj [0026].

The "program" that the Examiner considers to configure the computational unit does not, according to Paulraj, "configure" the data access unit nor the prefetch unit. The Examiner restates that he considers the reconfiguration unit of Paulraj to be a data pre-fetch unit. The Examiner also correctly states that Paulraj discloses that the reconfiguration unit retrieves the configuration vector and sets up a programmable memory module. It is conceivable to argue that the "program" of Figure 5 of Paulraj configures the configuration vector to configure the

INCS - 77287 v1

7

PAGE 8/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

Petitioners Amazon Ex. 1010, p. 232 of 399

Serial No. 10/869,200 Reply to Office Action of October 19, 2005

programmable memory module but once the vector is configured Paulraj discloses that the vector is simply retrieved and used by the reconfiguration unit to program the FPGA module. No configuration by the "program" of the reconfiguration module is even implied let alone disclosed. The Examiner expands Paulraj beyond the four corners of the document and what is literally presented so as to craft an argument for anticipation. Such a creation is not contemplated nor allowable under 35 U.S.C. § 102(e). As the rules governing anticipation are clear, the Applicants submit that Paulraj does not disclose a pre-fetch unit and a memory unit that is configured by a program as is recited in claim 1.

÷

For at least the same aforementioned reasons, claims 11 and 17 are not anticipated by Paulraj. As Claims 4-10, 12, 15, 16, and 18-23 depend from claims 1, 11, or 17 and carry with them the limitations recited in those independent claims, claims 4-10, 12, 15, 16, and 18-23 are also not anticipated by Paulraj. The Applicants respectfully request withdrawal of the rejections and reconsideration of the claims.

In view of all of the above, the claims are now believed to be allowable and the case in condition for allowance which action is respectfully requested. Should the Examiner be of the opinion that a telephone conference would expedite the prosecution of this case, the Examiner is requested to contact Applicants' attorney at the telephone number listed below.

No fee is believed due for this submittal. However, any fee deficiency associated with this submittal may be charged to Deposit Account No. 50-1123.

8

Janey 5 , 2000

Respectfully submitted.

Michael(C. Martensen, No. 46,901 Hogan & Hartson LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5910 Tel (303) 899-7333 Fax

WCS - 77287 v1

PAGE 9/9 * RCVD AT 1/5/2006 4:57:14 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/39 * DNIS:2738300 * CSID:+ * DURATION (mm-ss):02-12

Application of Docket Number ID SEG PATENT APPLICATION FEE DETERMINATION RECORD Effective October 1. 2003 ID Section of Docket Number ID SEG CLAIMS AS FILED - PART I IColumn 11 SMALL ENTITY TOTAL CLAIMS TOTAL CLAIMS Application of Docket Number IColumn 11 TOTAL CLAIMS QL TOTAL CLAIMS QL TOTAL CLAIMS QL TOTAL CLAIMS QL MUMER FREE MILTIPLE DEPENDENT CLAIM PRESENT CLAIMS AS AMENDED - PART II COLAIMS AS AMENDED - P	-	1 2				-	and the second				-				
Effective October 1. 2003 (0 86.9 200 CLAIMS AS FILED - PART I COLAIMS AS FILED - PART I TOTAL CLAIMS QL/ minus 20: TOTAL CLAIMS QL/ minus 20: TOTAL CLAIMS QL/ minus 20: QL/ minus 20: QL/ Minus 20: QL/ Minus 20: X3 9: OTAL CHAIMS AS AMENDED - PART II CLAIMS AS AMENDED - PART II COLAIMS AS AMENDED - PART II CLAIMS AS AMENDED - PART II CLAIMS AS AMENDED - PART II CLAIMS AS AMENDED - PART II COLAIMS AS AMENDED - PART II CLAIMS AS AMENDED - PART II <td colsp<="" td=""><td>ſ</td><td>PATENT</td><td>APPLICATI</td><td>ON FEE</td><td>DETERN</td><td></td><td>TION RECO</td><td>ORD</td><td>- L</td><td></td><td>13</td><td></td><td>mber</td></td>	<td>ſ</td> <td>PATENT</td> <td>APPLICATI</td> <td>ON FEE</td> <td>DETERN</td> <td></td> <td>TION RECO</td> <td>ORD</td> <td>- L</td> <td></td> <td>13</td> <td></td> <td>mber</td>	ſ	PATENT	APPLICATI	ON FEE	DETERN		TION RECO	ORD	- L		13		mber	
IColumn 11 (Column 2) TYPE OR SMALL ENTITYAN TOTAL CLAIMS 244 RATE FEE RATE FEE FOR MAAGER FILED MAAGER FILED MAAGER FILED RATE FEE TOTAL CLAIMS 244 Minus 3 - 1 RATE FEE RATE FEE TOTAL CLAIMS 244 minus 3 - 1 RATE FEE RATE FEE TOTAL CLAIMS 244 minus 3 - 1 RATE FEE RATE FEE MALLEDITTY CLAIMS AS AMENDED - PART II 1 COLUMN 2) COLUMN 2) COLUMN 2) COLUMN 2) COLUMN 2) OR TOTAL Q2X ''I (L-OS' Column 1) (Column 2) (Column 2) Column 2) Colum		TATEN	Effe	ctive Octo	ber 1. 2	003				1084	9	200			
COL PEC POR FOR MLAGER FLED MLAGER EXTRA TOTAL CHARGEABLE CLAMS 2.// minus 20: 2.// INDEPERDENT CLAMS AS AMENDED PRESENT 0 * If the difference in column 1 is less than 2e/o. enter '0' in column 2 Column 3) Column 3) CLAMS AS AMENDED PART 11 OR TOTAL 0// CLAMS AS AMENDED PART 11 OR TOTAL 0// NUMEER VICCOURD 1 (Column 2) (Column 3) MURCON PRESENT ADDI- VICCOURD 1 (Column 1) (Column 2) (Column 3) NUMEER PRESENT VICCOURD 1 (Column 2) (Column 3) NUMEER PRESENT ADDI- VICCOURD 1 (Column 2) (Column 3) NUMEER PRESENT V			CLAIMS A				tumn 2)				OR				
Total changeable claims 2// minus 20: 1// minus 20:		TOTAL CLAIM	S	21	-1		• •		RATE	FEE	٦	RATE	FEE		
INDEPENDENT CLAIMS L minus 3 = X43* OR X86* SC INDEPENDENT CLAIM PRESENT Iminus 3 = Imi	Ŀ	OR		MUMBER	FILED	· NUN	ISER EXTRA	84	SIC FE	E 385.00	OR	BASIC FE	770.00		
MULTIPLE DEPENDENT CLAIM PRESENT Dit August of the difference in codumn 1 is less than 200, enter 10° in codumn 2 * If the difference in codumn 1 is less than 200, enter 10° in codumn 2 CLAIMS AS AMENDED - PART II OR -200 - * If the difference in codumn 1 is less than 200, enter 10° in codumn 2 CLAIMS AS AMENDED - PART II OR -200 - * If the difference in codumn 1 (Cotumn 1) (Cotumn 2) (Cotumn 2) (Cotumn 2) (Cotumn 2) Cotumn 3) Rate ToONAL PRESENT 100 Remaining PRESENT PRESENTATION OF MULTIPLE DEPENDENT CLAIM PRESENT PRESENT ADDI- PRESENT 100 Remained PRESENT PRESENTATION OF MULTIPLE DEPENDENT CLAIM PRESENT PRESENT ADDI- PRESENT 100	Ŀ	OTAL CHARGE	EABLE CLAIMS	2/1-	inus 20=	·	U		(\$ 9=		OR	X\$18=	72		
ANULTIPLE DEPENDENT CLAIM PRESENT	0	DEPENDENT	CLAIMS	1 4"	ninus 3 =	•	i		K43=			X86-	86		
* If the difference in column 1 is less than 2ero. enter '0' in column 2 TOTAL OR TOTAL Q2X CLAIMS AS AMENDED - PART II (Column 1) (Column 2) (Column 3) SMALL ENTITY OR SMALL ENTITY V Reasonand MURKERY PRESENT PRESENT PRESENT PRESENT Total	Ľ	ULTIPLE DEPE	ENDENT CLAIM P	RESENT				1.	145=	-			-		
CLAIMS AS AMENDED - PART II OTHER THAN Claims AS AMENDED - PART II Column 1) Column 2) Column 3) Column 1) Column 3) SMALL ENTITY Column 1) Column 3) Column 1) Column 3) Column 4 Column 3) Column 4 MEMONENT PRESENTATION OF MULTIPLE DEPENDENT CLAIM PRESENT TRICK OF MULTIPLE DEPENDENT CLAIM Column 3) Column 3) Column 3) Column 3) Column 4 Column 3) Column 3) Column 3) Column 3) Column 3) Column 1) Column 3) Colspan= 2 Column 3) Colspan= 2 Column 3) Column 3) Column 3) Column 3) Column 3) Column 3) <th <="" colspan="2" td=""><td>ŀ</td><td>f the differenc</td><td>e in column 1 is</td><td>less than z</td><td>ero, enter</td><td>-0- in</td><td>column 2</td><td></td><td>OTAL</td><td>+</td><td>-</td><td>TOTAL</td><td>978</td></th>	<td>ŀ</td> <td>f the differenc</td> <td>e in column 1 is</td> <td>less than z</td> <td>ero, enter</td> <td>-0- in</td> <td>column 2</td> <td></td> <td>OTAL</td> <td>+</td> <td>-</td> <td>TOTAL</td> <td>978</td>		ŀ	f the differenc	e in column 1 is	less than z	ero, enter	-0- in	column 2		OTAL	+	-	TOTAL	978
441-05 (Column 1) (Column 2) (Column 3) 441-05 (Column 1) (Column 2) (Column 2) 441-05 (Column 3) (Column 3) (Column 3)		. (CLAIMS AS	MENDE	D - PAR	TII				-		and the second	the state of the second se		
Image: Second	4		(Cotumn 1)		(Colum	m 2)	(Column 3)	S	MALL	ENTITY	OR				
Image: Pressevent field of an under the start of a column 1 in the set function of an under the start of a column 2 independent - 3 Minus - 4 - 4 - 4 Minus - 4 - 4 - 4 Minus - 4 - 4 - 4 - 4 Minus - 4 - 4 - 4 - 4 Minus - 4 - 4 - 4 - 4 - 4 Minus - 4 - 4 - 4 - 4 - 4 - 4 - 4 - 4 - 4 -			REMAINING		PREVIO	LER		F	ATE	TIONAL		RATE	TIONAL		
PIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM Image: state of the sta	NDME	Total		Minus	- 2	4	K	X	\$9.		OR	X\$18-			
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM Image: state of the sta	BW	Independent	· ·4		- /	4	• \		43.		OR	X86=			
Column 1) (Column 2) (Column 3) Independent AMENDALENT PADO FOR AMENDALENT PADO FOR Total 2.0 Minus ** 2.4 PRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM Independent 3 Minus ** 4 Column 1) (Column 2) (Column 3) Number Prevolustry PREVOLStr PRESENT PAD FOR PRESENT Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	E	FIRST PRES	ENTATION OF M	ULTIPLE DE	PENDENT	CLAIM			45=		08	+290=			
Column 1) Column 2) Column 3) Image: Stress and the strest star 20 or strest 20. Nickel Stress and 20 or strest 20. Nickel Stress and 20 or strest 20. Image: Stress and stress and stress and stress and strest 20. Nickel Stress and 20 or strest 20. Nickel Stress and 20 or strest 20. Image: Stress and stress and stress and stress and strest 20. Nickel Stress 20. Nickel Stress 20. Image: Stress and stress and stress and stress and stress 20. Nickel Stress 20. Nickel Stress 20. Image: Stress and stress and stress and stress and stress 20. Nickel Stress 20. Nickel Stress 20. Image: Stress 20. Nickel Stress 20. Nickel Stress 20. Nickel Stress 20. Image: Stress 20. Nickel Stress 20. Nickel Stress 20. Nickel Stress 20. Image: Stress 20. Nickel Stress 20. Nickel Stress 20. Nickel Stress 20. Image: Stress 20. Nickel Stress 20. Nickel Stress 20. Nickel Stress 20. Image: Stress 20. Nickel Stress 20. Nickel Stress 20. Nickel Stress 20. Image: Stress 20. Nickel Stress 20. Nickel Stress 20. Nickel Stress 20. Image: Stress 20. Nickel Stress 20. Nickel Stress 20. Nickel Stress 20. <															
Ball REMAINING ANTER AMENDALENT PREVIOUSLY PREVIOUSLY AMENDALENT PRESENT EXTRA RATE ADDI- TIONAL FEE RATE ADDI- TIONAL FEE Total • 2.0 MEnus • 2.4 •			(Column 1)		(Colum	(n 2)	(Column 3)	100	I. PEEI						
AFTER AFTER PREVIOUSLY PAD FOR	6			•			ODESENT		-		1 1	•			
PRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM +145 OR +290 +290 +290 +290 +074L ADDIT. FEE OR ADIT. FEE	ENT		AFTER		PREVIO	USLY		R	ATE			RATE			
PIAST PRESENTATION OF MULTIPLE DEPENDENT CLAIM +145= OR +290= TOTAL ADDIT. FEE OR	MON		· 20 ·		- 2'	1		X	9=		OR	X\$18=			
Image: Second	M		· ·		ENDENT	MIA	<u>.</u>	×	30.		OR	X86=			
Column 1) (Column 2) (Column 3) Column 2) (Column 3) Nitrotest Apren PRESENT PRESENT Firest PRESENTATION OF MULTIPLE DEPENDENT CLAIM Column 3 * 8 the entry in column 1 is less than the entry is column 2, write '0' in column 3 Total * 8 the Tighest Number Previously Pail For' IN THIS SPACE is less than 20, enter '20' Column 4, append 7, fee	_				210211			•1	15=		OR	+290=			
Column 1) (Column 2) (Column 3) CLAUMS PRESENT REMANDING PREVOUSLY APTER PREVOUSLY PREVOUSLY PRESENT Total - / Independent 3 MEnus FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM XS 9= S8 * 6 the entry in column 1 is less than the entry is column 2, write 'U' in column 3, enter '20.' YOTAL OR * 6 the entry in column 1 is less than the entry is column 2, write 'U' in column 3, enter '20.' YOTAL OR YOTAL										•	OR	TOTAL			
CO REMAINING APTER MUMBER PREVOUSLY PRESENT EXTRA RADDI- TIONAL ADDI- TIONAL Total / / / Minus							(Column 3)				0.000		. 1		
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM +145= OR +290= OR +290= OR ADDIT. FEE OR ADDIT. FEE OR ADDIT. FEE	ENT C	•	REMADUNG		PREVIOU	IR ISLY		RA	TE 1	TONAL]	RATE	TIONAL		
PERST PRESENTATION OF MULTIPLE DEPENDENT CLAIM +145= OR +290= OR +290= OR ADDIT. FEE OR ADDIT. FEE OR ADDIT. FEE	NON	Total	• 19	Minus	. C	4	\cdot	XS	9-		68	X\$18=			
PERST PRESENTATION OF MULTIPLE DEPENDENT CLAIM +145= OR +290= OR +290= OR ADDIT. FEE OR ADDIT. FEE OR ADDIT. FEE	B						• \	X4	3.			206.			
If the entry in column 1 is less than the entry in column 2, write 'V' in column 3. TOTAL TOTAL TOTAL TOTAL TOTAL OR ADDIT. FEE OR ADDIT. FEE OR OR OR OR OR OR OP	-	FIRST PRESE	NTATION OF MU	LTIPLE DEP	ENDENTO	MIAS		-							
" If the "Kighest Number Previously Paul For" IN THIS SPACE is less than 20, enter "20." ADDIT. FEE OR ADDIT. FEE	• 8	the entry in colum	nn 1 is less than the	entry in colum	10 2. write "0	r in colu	ma 3			_	Ľ		~		
The "Highest Number Previously Pala For" (Total or Independent) is the highest number found in the appropriate box in column 1.		the "Highest Nut	nber Previously Pali Inter Previously Pali	For IN THIS	SPACE is is	iss than ins than	20, enter "20."	ADDIT.	FEEL		~	DOIT. FEEL			
	1	he 'Highest Hum	ber Previously Pald	For" (Total or I	independent) is the l	highest number (ound in t	te appr	opriste bois	in colu	ma 1 .	•		
ORM PTO-875 (New 1983) Proversion Office, U.S. DEPARTMENT OF CONDIERCE	ORM	PTO-875 (Res. 10	63 2	_			. P		ladena	n Ottos, U.S	DEW	ITMENT OF C	CHONERCE		

•

.

.

•

•

UNITED STATES PATENT AND TRADEMARK OFFICE UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 10/869,200 06/16/2004 Daniel Poznanovic SRC028 5929 25235 03/23/2006 EXAMINER 7590 HOGAN & HARTSON LLP THOMAS, SHANE M ONE TABOR CENTER, SUITE 1500 ART UNIT PAPER NUMBER 1200 SEVENTEENTH ST DENVER, CO 80202 2186

DATE MAILED: 03/23/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 10/03)

Office Action Summary Ex Image: Second State	OF THIS COMMUNICATION. In no event, however, may a reply be timely filed help and will expire SIX (6) MONTHS from the mailing date of this communication se the application to become ABANDONED (35 U.S.C. § 133). of this communication, even if timely filed, may reduce any any 2006. tion is non-final. except for formal matters, prosecution as to the merits is arte Quayle, 1935 C.D. 11, 453 O.G. 213.
Office Action Summary Ex The MAILING DATE of this communication appears Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS WHICHEVER IS LONGER, FROM THE MAILING DATE - Extensions of time may be available under the provisions of 37 CFR 1.136(a). after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will ap - Failure to reply within the set or extended period for reply will, by statute, caus Any reply received by the Office later than three months after the mailing date earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on <u>05 Januar</u> 2a) This action is FINAL. 2b) This action 3) Since this application is in condition for allowance of closed in accordance with the practice under Ex part Disposition of Claims 4) Claim(s) <u>1,4-12 and 15-23</u> is/are pending in the ap 4a) Of the above claim(s) is/are withdrawn for	Art Unit nane M. Thomas 2186 s on the cover sheet with the correspondence address SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, OF THIS COMMUNICATION. In no event, however, may a reply be timely filed uply and will expire SIX (6) MONTHS from the mailing date of this communication se the application to become ABANDONED (35 U.S.C. § 133). of this communication, even if timely filed, may reduce any ary 2006. ion is non-final. except for formal matters, prosecution as to the merits is arte Quayle, 1935 C.D. 11, 453 O.G. 213. oplication.
The MAILING DATE of this communication appears Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS WHICHEVER IS LONGER, FROM THE MAILING DATE Extensions of time may be available under the provisions of 37 CFR 1.136(a). after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will ap. - Failure to reply within the set or extended period for reply will, by statute, caus Any reply received by the Office later than three months after the mailing date earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on <u>05 Januar</u> 2a) This action is FINAL. 2b) This action is FINAL. 2b) This action is closed in accordance with the practice under Ex particle of the provision of Claims 4) Claim(s) <u>1,4-12 and 15-23</u> is/are pending in the ap 4a) Of the above claim(s)	nane M. Thomas 2186 s on the cover sheet with the correspondence address SET TO EXPIRE <u>3</u> MONTH(S) OR THIRTY (30) DAYS, OF THIS COMMUNICATION. In no event, however, may a reply be timely filed uply and will expire SIX (6) MONTHS from the mailing date of this communication se the application to become ABANDONED (35 U.S.C. § 133). e of this communication, even if timely filed, may reduce any ary 2006. ion is non-final. except for formal matters, prosecution as to the merits is arte Quayle, 1935 C.D. 11, 453 O.G. 213. oplication.
The MAILING DATE of this communication appears Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS WHICHEVER IS LONGER, FROM THE MAILING DATE Extensions of time may be available under the provisions of 37 CFR 1.136(a). after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will ap Failure to reply within the set or extended period for reply will, by statute, caus Any reply received by the Office later than three months after the mailing date earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on <u>05 Januar</u> 2a) This action is FINAL. 2b) This action 3) Since this application is in condition for allowance or closed in accordance with the practice under Ex path Disposition of Claims 4) Claim(s) <u>1,4-12 and 15-23</u> is/are pending in the ap 4a) Of the above claim(s) is/are withdrawn fit	s on the cover sheet with the correspondence address SET TO EXPIRE <u>3</u> MONTH(S) OR THIRTY (30) DAYS, OF THIS COMMUNICATION. In no event, however, may a reply be timely filed uply and will expire SIX (6) MONTHS from the mailing date of this communication se the application to become ABANDONED (35 U.S.C. § 133). of this communication, even if timely filed, may reduce any any 2006. ion is non-final. except for formal matters, prosecution as to the merits is arte Quayle, 1935 C.D. 11, 453 O.G. 213.
 Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS WHICHEVER IS LONGER, FROM THE MAILING DATE Extensions of time may be available under the provisions of 37 CFR 1.136(a). after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will ap Failure to reply within the set or extended period for reply will, by statute, caus Any reply received by the Office later than three months after the mailing date earned patent term adjustment. See 37 CFR 1.704(b). Status Responsive to communication(s) filed on <u>05 Januar</u> Since this application is in condition for allowance of closed in accordance with the practice under <i>Ex pa</i> Disposition of Claims Claim(s) <u>1,4-12 and 15-23</u> is/are pending in the ap 4a) Of the above claim(s) is/are withdrawn for 	SET TO EXPIRE <u>3</u> MONTH(S) OR THIRTY (30) DAYS, OF THIS COMMUNICATION. In no event, however, may a reply be timely filed hply and will expire SIX (6) MONTHS from the mailing date of this communication se the application to become ABANDONED (35 U.S.C. § 133). of this communication, even if timely filed, may reduce any ary 2006. ion is non-final. except for formal matters, prosecution as to the merits is arte Quayle, 1935 C.D. 11, 453 O.G. 213.
 WHICHEVER IS LONGER, FROM THE MAILING DATE Extensions of time may be available under the provisions of 37 CFR 1.136(a). after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will apper Failure to reply within the set or extended period for reply will, by statute, caus Any reply received by the Office later than three months after the mailing date earned patent term adjustment. See 37 CFR 1.704(b). Status Responsive to communication(s) filed on <u>05 Januar</u> This action is FINAL. Since this application is in condition for allowance or closed in accordance with the practice under Ex participation of Claims Claim(s) <u>1,4-12 and 15-23</u> is/are pending in the ap 4a) Of the above claim(s) is/are withdrawn fit 	OF THIS COMMUNICATION. In no event, however, may a reply be timely filed help and will expire SIX (6) MONTHS from the mailing date of this communication se the application to become ABANDONED (35 U.S.C. § 133). of this communication, even if timely filed, may reduce any any 2006. tion is non-final. except for formal matters, prosecution as to the merits is arte Quayle, 1935 C.D. 11, 453 O.G. 213.
 1) Responsive to communication(s) filed on <u>05 Janua</u> 2a) This action is FINAL. 2b) This action 3) Since this application is in condition for allowance of closed in accordance with the practice under Ex particle Disposition of Claims 4) Claim(s) <u>1,4-12 and 15-23</u> is/are pending in the ap 4a) Of the above claim(s) is/are withdrawn for 	ion is non-final. except for formal matters, prosecution as to the merits is <i>arte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. oplication.
 2a) ∑ This action is FINAL. 2b) ☐ This action is 3) ☐ Since this application is in condition for allowance of closed in accordance with the practice under Ex particle and 15-23 is/are pending in the ap 4a) Of the above claim(s) is/are withdrawn for a second s	ion is non-final. except for formal matters, prosecution as to the merits is <i>arte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. oplication.
 2a) ∑ This action is FINAL. 2b) ☐ This action is 3) ☐ Since this application is in condition for allowance of closed in accordance with the practice under Ex particle and 15-23 is/are pending in the ap 4a) Of the above claim(s) is/are withdrawn for a second s	ion is non-final. except for formal matters, prosecution as to the merits is <i>arte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. oplication.
 3) Since this application is in condition for allowance closed in accordance with the practice under <i>Ex pa</i> Disposition of Claims 4) Claim(s) <u>1,4-12 and 15-23</u> is/are pending in the ap 4a) Of the above claim(s) is/are withdrawn for allowance of the abov	except for formal matters, prosecution as to the merits is arte Quayle, 1935 C.D. 11, 453 O.G. 213. oplication.
 closed in accordance with the practice under Ex particle Ex particle closed in accordance with the practice under Ex partice under Ex particle closed in ac	arte Quayle, 1935 C.D. 11, 453 O.G. 213.
Disposition of Claims 4)⊠ Claim(s) <u>1,4-12 and 15-23</u> is/are pending in the ap 4a) Of the above claim(s) is/are withdrawn fr	oplication.
 4) Claim(s) <u>1,4-12 and 15-23</u> is/are pending in the ap 4a) Of the above claim(s) is/are withdrawn from the above claim (s) is/are withdrawn from the above cla	
4a) Of the above claim(s) is/are withdrawn fit	
	rom consideration.
5) Claim(s) is/are allowed	
6) Claim(s) <u>1,4-12 and 15-23</u> is/are rejected.	
7) Claim(s) is/are objected to.	
8) Claim(s) are subject to restriction and/or ele	ection requirement.
Application Papers	
	·
9) The specification is objected to by the Examiner.	ad as h) a biastad to builto Evaminas
10) The drawing(s) filed on is/are: a) accepte	
Applicant may not request that any objection to the draw	
	s required if the drawing(s) is objected to. See 37 CFR 1.121(d
11) The oath or declaration is objected to by the Exami	iner. Note the attached Office Action of form PTO-152.
Priority under 35 U.S.C. § 119	
12) Acknowledgment is made of a claim for foreign prio	prity under 35 U.S.C. § 119(a)-(d) or (f).
a) All b) Some * c) None of:	14
1. Certified copies of the priority documents ha	ve been received.
2. Certified copies of the priority documents ha	
	documents have been received in this National Stage
application from the International Bureau (PC	CT Rule 17.2(a)).
* See the attached detailed Office action for a list of th	ne certified copies not received.
Attachment(s)	
1) Notice of References Cited (PTO-892)	4) Interview Summary (PTO-413)
 Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 	Paper No(s)/Mail Date 5) Notice of Informal Patent Application (PTO-152) 6) Other:

Petitioners Amazon Ex. 1010, p. 236 of 399

DETAILED ACTION

This Office action is responsive to the response filed 1/5/2006. Claims 1,4-12, and 15-23 remain pending; claims 2,3,13,14, and 24 have been canceled.

Response to Arguments

Applicant's arguments filed 1/5/2006 have been fully considered but they are not persuasive for the reasons stated herein.

Applicant does not argue the rejections of claims 1-10 and appears to be arguing the rejection of claim 17 (page 7, ¶2, of the response):

"The Examiner then extends this argument to the data access units and prefetch units"

Examiner notes that only one --data access unit-- and one --prefetch unit-- are claimed.

"While such an extension is perhaps conceivable today given the present invention, it is not, nonetheless, disclosed by Paulraj. Nor is it reasonable to conclude that such an extension would be apparent to one skilled in the art at the time of Applicant's invention,"

The Examiner respectfully traverses and states that the Applicant has mischaracterized the prior rejection made by the Examiner with regard to claim 17. The following is a more detailed explanation of the Examiner's previous interpretation of the claims that clearly shows that each limitation of Applicant's clam 17 is anticipated by Paulraj or necessarily inherent, based on the teachings of Paulraj taken by one having ordinary skill in the art.

While the Examiner does state on page 5, lines 4-8, of the prior Office action (filed 10/19/2005) that the same program that "modifies, directs, and/or controls the collection means

Petitioners Amazon Ex. 1010, p. 237 of 399

(i.e. the computation unit) to properly assess the target application so that the memory can be optimally configured" is extended to the data access unit and the data prefetch unit, the Examiner was merely stating that different portions of the --program-- (*entire* figure 5 that is running on the system of Paulraj in order to perform the cache optimization when a new application is started) are responsible for --configuring-- the computational unit, the data access unit, and the data prefetch unit, so as to perform their unique procedures in order to optimize the reconfigurable cache.

The Examiner is considering the entirety of figure 5 of Paulraj to be an "access program." In other words, because Applicant does not specifically claim any limitations on specifics of the "program" [that does the configuring], the Examiner is broadly interpreting the term "program" to simply be a "collection of processes working together to accomplish a common task" - which is coherent with the IEEE definition of a "program" (refer to cited *IEEE 100*, page 874). Further, as it well known in the art, for a computer system to implement a method, computer instructions (either low-level or high-level) must be executed in order to perform the execution of the steps of the method. The --program--, as related to Paulraj figure 5, is being considered by the Examiner to be the steps required to implement a cache configured exclusively for a specific application, such as will be shown below.

The first portion (which is being considered by the Examiner to be performed by the --prefetch unit--) of the program of figure 5 of Paulraj (steps START through 200) determines (1) whether the operation of the program of figure 5 should run (i.e. when a new application is to be run that requires cache optimization - an inherent step since it can be argued that only if a new application is to be executed by the system of Paulraj will the operation of the program of figure

Petitioners Amazon Ex. 1010, p. 238 of 399

5 be executed. Refer to ¶21 of Paulraj which states that a wide range of applications can be used" and that the "cache architecture ... reconfigure itself for optimal performance"; therefore, in order to be *reconfigured*, a first configuration must be present and if a change to that configuration is to occur, it is *necessarily inherent* that a new application is to be run to trigger the reconfiguration. Secondly, the first portion (prefetch unit) of the program of figure 5 of Paulraj (steps START through 200) determines (2) whether a vector is known for a given application that is to be executed on the system of Paulraj. It can be seen and argued herein, that in order to determine whether or not a given vector is known for a specific application, the first portion must perform a lookup or access of the memory comprising the vectors; therefore, it is necessarily inherent that the program configure the data prefetch unit to access and index the vector memory in order to ascertain whether or not the program should perform the steps of collecting and analyzing application data (steps 202-210 of figure 5). Without the program's configuration, the data prefetch unit would not know which application to search for when indexing the memory for the corresponding application vector. In other words, the program portion that is to perform the lookup of the vector must configure the data prefetch unit accordingly by sending the unique application identification and instructing the data prefetch unit to perform the search of the vector memory.

Further, if the memory vector is known (right path of step 200) the data prefetch unit is *configured* by the program as shown in figure 5, to retrieve the vector by accessing and reading the vector memory and subsequently, relaying the vector so the program can configure the FPGA to the vector's cache specification. Yet further, it can be seen in figure 5, that the data prefetch

Petitioners Amazon Ex. 1010, p. 239 of 399

unit is *configured* to not read from the vector memory if a determination is made that the application does not have a corresponding vector entry (left path of step 200).

Simply put, the data prefetch unit must be configured to (1) be able to access the vector memory when a new application is to be executed and (2) to respond with either a vector or a "vector not found" indication so that the program may either program the FPGA module (step 214) or begin the process of collecting performance data (step 204), respectively.

Similarly, the --data access unit-- (the unit that takes the vector data and accesses the vector memory to store the vector in an available location within the memory) is *configured* by the program of figure 5 to receive the vector created by the computational unit (in step 208) and then store the vector (step 210). It can be seen that the data access unit requires configuration, since if a vector is not created, a store by the data access unit would not have been required. Only when a new vector is created is the data access unit configured to execute a storage/write routine.

Finally, the "program" that is being executed by the --computational unit-- of Paulraj (steps 202-208) is shown as being only a *portion* of the *program* of figure 5 (i.e. the program that performs the *configurations* based on the decision block 200). The program of Paulraj configures the prefetch unit to check the vector data for a particulat application to be executed and retrieve the vector if available. If not available, the program configures the computational unit to collect and analyze application data and configures the data access unit to store the vector in the memory.

As argued herein, the prior art of Paulraj anticipates the claims as presented by the Applicant and interpreted by the Examiner. The Examiner does not "extend Paulraj beyond the

Petitioners Amazon Ex. 1010, p. 240 of 399

four corners of the document" since each limitation, as argued by the Applicant in the response

filed 1/5/2006, is shown as being met in relation to figure 5 of Paulraj. Each of the

computational unit, data access unit, and the prefetch unit (as defined by the Examiner in relation

to Paulraj) are configured by the program of the steps of figure 5 in order to correctly implement

the cache reconfiguration system of Paulraj. Without program configuration,

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1,4-12, and 15-23, are rejected under 35 U.S.C. 102(e) as being anticipated by Paulraj (U.S. Patent Application Publication No. 2003/0084244).

As per claim 1, Paulraj shows a reconfigurable processor in figure 6 and a first memory (L1) having a first characteristic memory utilization and a second memory (L2) having a second characteristic memory utilization. It is well known in the art that L1 caches have a higher utilization rate than a lower-level cache such as L2. Paulraj teaches in ¶1 that upon a command from a processor, a search for the requested data is begines with the highest level cache (L1) and [if a miss occurs] continues next to the next level cache (L2). Thus it is inherent that the memory utilization characteristic of the L1 cache of the reconfigurable processor 110 in figure 6 is greater

Petitioners Amazon Ex. 1010, p. 241 of 399

than the memory utilization characteristic of the L2 cache (and likewise for the L3 cache) as the L2 cache would only be utilized when a miss to the L1 cache occurred. In other words, the reconfigurable processor *always* utilizes the L1 cache for a memory access and the *only* utilizes the L2 cache for requested data when the data is not in the L1 cache. Therefore, the cache utilization characteristics of the --first memory-- and the --second memory-- are different.

Paulraj further teaches a functional unit 102 that executes applications using the memories L1 and L2 (paragraph 9). As is known in the art, a cache memory controller is often used to access and move data between a memory hierarchy. The Examiner is considering a data prefetch unit to be the logic assocatied with the moving, and only the moving, of data between the first and second memories (L1 and L2) since Paulraj shows a connection between the levels of cache in figure 6. This logic as well as the first and second memory types (L1 and L2) are configued by a program – refer to paragraphs 23-24. The data prefetch unit as defined by the Examiner must be configued as well by the program when moving data since the cache line size and blocking factor can change, so different amounts of data can be exchanged for the same access when different programs run.

The reconfigurable processor of Paulraj has the ability to collect memory usage statistics for a particular application and based on those statistics, create a configuration vector as taught in ¶¶23-24. This vector allows the programmable memory module 104 of Paulraj to be reconfigured to the most optimal memory configuration for that specific software program (¶26). As defined by the Applicant in ¶55 of the originally filed specification, a software program or application is a collection of "algorithms"; therefore, the configuration vector for a particular software program allows the system of Paulraj to instantiate a software program as hardware

since the configuration vector represents optimal configuration of the hardware (programmable memory module 104 - element 112 of figure 6).

As per claim 4, Paulraj teaches that a load/store unit is used to access the caches (L1-L3) in order to determine if cache data is present in the cache hierarchy (paragraph 6). Since the functional unit 102 (figure 6) is responsible for accessing the programmable memory unit 104, the Examiner is therefore considering the load/store unit logic of the programmable memory unit that is responsible for for accessing the L1 and L2 caches (first and second memory types) to be a memory controller. It can be seen that the memory controller, as defined by the Examiner, controls the transfer of data between the memory (assuming second memory L2) and the data prefetch unit, since the memory controller (load/store unit logic) is responsible for retrieving the data from the cache if a hit occurs (paragraph 4).

As per claim 5, as taught in paragraph 1, an external memory (element 18, figure 1) is generaly coupled to a microprocessor and holds data to be used by the microcontroller during program execution. The Examiner is considering the process of writing data back to the external memory from the FPGA memory 104 containing the caches (on-board memory), such as during a write-back scheme as known in the art, to be performed by the data prefetch unit portion of the functional logic as defined above by the Examiner. The data prefetch logic, as defined above, is responsible for all of the transfer of data into, out of, and between the FPGA memory 104.

As per claim 6, the Examiner is regarding a --register-- in its broadest reasonable sense and it thus considering it be to be a unit of logic. Therefore, the portion of the function logic that is responsible for the movement of data (as defined above to be the data prefetch unit) is being considered by the Examiner as containing a --register-- portion of the reconfigurable processor

since, for instance, the blocking factor and line size of the programmable memory 112 can change, a --register-- or portion of the reconfigurable processor must be set in order to indicate the currnet line size and blocking factor when a given application is being run on the reconfigurable processor at a given point in time. Refer to paragraph 23.

As per claim 7, the Examiner is considering the process of --disassembling the data prefetch unit-- as modifying the data prefetch unit logic of the fucntion logic 102 every time the program being executed by the reconfigurable processor changes. It can be seen that the data prefetch unit changes during these intervals since the cache line size, blocking factor, and associativity of the FPGA changes when optimal for the next program to be executed (refer to paragraph 23). Thus it can be seen that the data prefetch unit logic is --disassembled-- when another program is executed by the reconfigurable processor of Paulraj.

As per claim 8, as can be seen that the FPGA memory 112, that comprises the first and second memories (L1 and L2) and which is accessed by the data prefetch unit of the functional unit 102 as discussed above, is a --processor memory-- (part of cpu 110). It can also be seen that the --second memory-- (L2) is also a --processor memory-- since it is contained within reconfigurable processor 110. Therefore, since the data pretech unit can access the L2 cache as discussed above in the rejection of claim 1, the data prefetch unit can retrive data from the L2 portion of --processor memory--112.

As per claim 9, as shown in figure 1 and taught in paragraph 1 of Paulraj, the system 10 is actually a microprocessor, which contains a memory controller 14. The main difference between the prior art of figure 1 and the invention of Paulraj in figure 6 is that the memroy hierarchy is configurable and accessed by a fucntional unit in lieu of a separate memory

Petitioners Amazon Ex. 1010, p. 244 of 399

controller logic (paragraph 9). Therefore, since the memory controller logic for accessing the cache hierarchy is still contained within cpu 110 of figure 6, it can be seen that the cpu 110 is actually a microprocessor. It follows that the --processor memory-- 112 is therefore a --microprocessor memory--.

As per claim 10, since the cpu 110 of figure 6 is a reconfigurable processer (able to reconfigure its memory heirarchy to match the needs of the application it is currently running), it can be seen that the cpu memory 112 is a reconfigurable processor memory.

As per claim 11, Paulraj depicts a reconfigurable hardware system in figure 6. Paulraj further teaches in paragraph 26 that when a particular application is to be run by the reconfigrable processor 110, a configuration vector is retrieved to program the programmable memory 112 (figure 6). As shown in figure 6, the step of accessing the configuration vector is executed outside of the reconfigurable processor 110. Therefore, the Examiner is considering the memory that contains the configuration vectors to be a--common memory-- and a data prefetch unit (reconfiguration unit 106 executing on the reconfigurable processor 110) accessing the common memory in order to determine how to program the memory 112 (paragraph 29). The data prefetch unit 106 is --configured-- by an application to be excuted on the sysem 110 since when a new application is to be executed, the data prefetch unit is called upon (or configured) to access the configuration vector for the particular application.

The reconfigurable processor of Paulraj has the ability to collect memory usage statistics for a particular application and based on those statistics, create a configuration vector as taught in ¶¶23-24. This vector allows the programmable memory module 104 of Paulraj to be reconfigured to the most optimal memory configuration for that specific software program (¶26).

Petitioners Amazon Ex. 1010, p. 245 of 399

As defined by the Applicant in ¶55 of the originally filed specification, a software program or application is a collection of "algorithms"; therefore, the configuration vector for a particular software program allows the system of Paulraj to instantiate a software program as hardware since the configuration vector represents optimal configuration of the hardware (programmable memory module 104 - element 112 of figure 6).

As per claim 12, the Examiner is considering a --memory controller-- to be the system portion utilized when creating a new configuration vector for an application. Such a process occurs in figure 5 and taught in paragraghs 23-25 of Paulraj. When a new configuration vector is created by analizing performance information that has been collected for the application. The Examiner is thereby considering the --memory controller-- to be the element of the reconfigurable hardware system that is associated with storing the new configuration vector into the common memory so that the vector can be accessed later when the same application is run again.

As per claim 15, the Examiner is considering the reconfiguration module 106 of the reconfigurable processsor 110, as comprising two distinct elements: a --computational unit-- and a --data access unit--. The data access unit is the element that is responsible for accessing the configuration vector as taught in paragraph 29 of Paulraj; or in other words, the Examiner is considering the --data access unit-- to be the same as the --memory controler-- defined in the rejection of claim 12. The Examiner is further considering the --computational unit-- of the rconfiguration module 106 to be the element that sets up the programmable memory module 104 using the configuration vector that was accessed by the --data access unit-- (paragraph 29).

As per claim 16, as taught by Paulraj in paragraph 29, the --data access unit-- supplies the configuration vector to the --computational unit-- in order to set up the programmable memory 104 as required by the application to be run on the reconfurable processor 110.

As per claim 17, the Examiner is considering a --data prefetch unit-- to be the reconfiguration unit 106 of reconfigurable processor 110 (figure 6). As taught in paragraph 26 and 29 of Paulraj, the --data prefetch unit-- accesses a memory in order to determine if a configuration vector is known for a given application, and if so, the vector is retrieved (from the memory). If this --data-- (configuration vector) is not known then a simulation is performed with the application in order to collect performance information. The Examiner is considering the element that executes and collects the performance data as being a --computational unit-- and the element of Paulraj that stores the configuration vector, once determined, to be a --data access unit-- since it stores the vector into the --memory-- from which it can be later retrieved (step 212 of figure 5).

All of the computational, data access, and data prefetch units are configured by a program, as immediately discussed. As defined by the Examiner, the "computational unit" of Paulraj is being considered to be the element of the system of Paulraj that executes and collects the performance data regarding how a specific application utilizes memory in order to determine an optimal memory configuration as discusses in ¶27. Figure 5 of Paulraj shows a method for creating a configuration vector by using the --computational unit-- in steps 204-206. The Examiner is considering the inherent *program* that is being executed in order to perform the steps of figure 5 to be the *program* that configures the computational unit. Therefore, it can be seen that Paulraj suggests configuring the computational unit by a program. The *program* of

Petitioners Amazon Ex. 1010, p. 247 of 399

figure 5 *configures* the computational unit to collect data for a specific application's memory usage statistics in order to create a configuration vector that allows the system of Paulraj to optimally reconfigure the programmable memory module 104. Thus the computational unit can be configured to collect memory usage statistics for a plurality of applications that are to be executed by the reconfigurable processor 100 of Paulraj (¶23).

The same reasoning applies to the data access and data prefetch units. The *program* that is executing the steps of figure 5 (i.e. running on the system of Paulraj that implements the method) *configures* the data access unit to retrieve/store a configuration vector (step 212) based on if a new configuration vector had to be created and further *configures* the data prefetch unit to search for a configuration vector and retrieve that vector if found (steps 200 and 212).

In order to prevent repetition, a full discussion of the rejection of claim 17 is found above in response to the Applicant's arguments filed in the response.

As per claim 18, the --data-- (configuration vector) is transferred from the --computational unit-- to the --data access unit-- when the configuration unit has created a configuration vector (step 208 of figure 5). The --data-- is written to the memory --from-- the --data prefetch unit-- since the data prefetch unit (reconfiguration unit 106) is the element that executed the beginning of the configuration vector creation process (step 200 of figure 5). Refer to paragraph 26. Thus the Examiner is considering the data as being written --from-- the data prefetch unit.

As per claim 19, as taught in paragraph 26, if the configuration vector is known, the vector is retrieved from the memory to the data prefetch unit (reconfiguration unit 106). The data is read directly from the data prefetch unit when a request to create a configuration vector is

Petitioners Amazon Ex. 1010, p. 248 of 399

made for a new application as shown in figure 6 since the data prefetch unit is responsible for being the vector creation process. The data is directed from the data prefetch unit (reconfigure logic) to be read from the memory by the data access unit to the computational unit where it is processed to produce a configuration vector.

As per claim 20, as stated above, the configuration vector (--data--) is created by the computational unit via acquired simulation data. The configuration vector is the resultant product that is transferred from the memory to the data prefect unit when it is determined that the configuration vector for the application is available (paragraph 26). Thus --all-- of the data that is transferred is processed by the computational unit (albeit before the transfer occurs) since the data prefetch unit required the entire configuration vector in order to set up the programmable memory 112.

As per claim 21, Paulraj shows in paragraph 26 that an explicit request for the configuration vector for the current application results in the data (if it exists) selected for the optimal configuration of the programmable memory 112 for that application.

As per claim 22, the Examiner is not considering the data (configuration vector) to be the size of a complete cache line since the data is used to create a cache hierarchy. In other words, the caches (L1-L3) of the programmable memory 112 are not programmed when the data is transferred from the memory to the data prefetch unit; therefore, the data cannot be a complete cache line.

As per claim 23, since the Examiner defined the portion of the reconfiguration unit that accesses the configuration file (data) from the memory, the Examiner is defining the logic that controls the actual transfer of that data to the data prefetch unit (portion of the reconfiguration

Petitioners Amazon Ex. 1010, p. 249 of 399

unit that executes the fetch of the configuration vector and then programs the programmable memory 112) to be a --memory controller--. Thus the data access unit determines whether a configuration vector exists for an application and if so, the memory controller sends that data to the data prefetch unit.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shane M. Thomas whose telephone number is (571) 272-4188. The examiner can normally be reached on M-F 8:30 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt M. Kim can be reached on (571) 272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300

Petitioners Amazon Ex. 1010, p. 250 of 399

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Shane M. Thomas

HONG KIM

Petitioners Amazon Ex. 1010, p. 251 of 399

Notice of References Cited	Application/Control No. 10/869,200	Applicant(s)/ Reexaminati POZNANOV	on
Notice of References cited	Examiner	Art Unit	
	Shane M. Thomas	2186	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	в	US-			
	с	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	н	US-			
	T	US-			
	J	US-			
	к	US-			
	L	US-			
	м	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
1	0					
	P					
	Q					
	R					
	S					
	т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	IEEE 100: The Authoritative Dictionary of IEEE Standards Terms, Standards Information Network, 2000, pp. 874.
	v	
	w	
	x	

A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 03162006

Petitioners Amazon Ex. 1010, p. 252 of 399

IEEE 100 The Authoritative Dictionary of **IEEE Standards Terms**

Seventh Edition



Standards Information Network IEEE Press

> Petitioners Amazon Ex. 1010, p. 253 of 399

BEST AVAILABLE COPY

Trademarks and disclaimers

1

IEEE believes the information in this publication is accurate as of its publication date; such information is subject to change without notice. IEEE is not responsible for any inadvertent errors.

Other tradenames and trademarks in this document are those of their respective owners.

The Institute of Electrical and Electronics Engineering, Inc. 3 Park Avenue, New York, NY, 10016-5997, USA

Copyright © 2000 by the Institute of Electrical and Electronics Engineers, Inc. All rights reserved. Published December 2000. Printed in the United States of America.

No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.

To order IEEE Press publications, call 1-800-678-IEEE.

Print: ISBN 0-7381-2601-2 SP1122

See other standards and standards-related product listings at: http://standards.ieee.org/

The publisher believes that the information and guidance given in this work serve as an enhancement to users, all parties must rely upon their own skill and judgement when making use of it. The publisher does not assume any liability to anyone for any loss or damage caused by any error or omission in the work, whether such error or omission is the result of negligence or any other cause. Any and all such liability is disclaimed.

This work is published with the understanding that the IEEE is supplying information through this publication, not attempting to render engineering or other professional services. If such services are required, the assistance of an appropriate professional should be sought. The IEEE is not responsible for the statements and opinions advanced in this publication.

Library of Congress Cataloging-in-Publication Data

IEEE 100 : the authoritative dictionary of IEEE standards terms.-7th ed.

p. cm.

ISBN 0-7381-2601-2 (paperback : alk. paper)

 Electric engineering—Dictionaries. 2. Electronics—Dictionaries. 3. Computer engineering—Dictionaries. 4. Electric engineering—Acronyms. 5. Electronics—Acronyms.
 Computer engineering—Acronyms. I. Institute of Electrical and Electronics Engineers.

TK9 .I28 2000 621.3'03—dc21

00-050601

Petitioners Amazon Ex. 1010, p. 254 of 399

EST

AVAILABLE COPY

modules may operate in systems complying with other profiles if the system meets Profile A physical requirements and if modules support a compatible transaction set when sharing data. (C/BA) 896.2-1991w

Profile A system The assembly of hardware elements made up of, at a minimum, the Profile A compliant backplane and subrack, power supply, fans, etc. Modules complying with other profiles may operate compatibly with Profile A systems and modules if they meet Profile A physical requirements and if their features constitute an identity or a superset of those implemented in a Profile A system as per Tables 59 and 60. (C/BA) 896.2-1991w

Profile B module The assembled plug-in unit, containing a Futurebus + interface and one or two nodes complying with Profile B, which is inserted into a compatible Futurebus + slot. Profile B modules may operate compatibly in systems complying with other profiles if the system meets Profile B mechanical requirements, and if non-Profile B nodes properly subset their transaction set when addressing Profile B modules, as specified in this profile. (C/BA) 896.2-1991w

- Profile B system The assembly of hardware elements made up of, at a minimum, the Profile B compliant backplane and card cage, power supply, air mover, and a bridge to the rest of the system or to another bus. Modules complying with other profiles may operate compatibly with Profile B systems and modules if they meet Profile B mechanical requirements, and if their features constitute an identity or a superset of those mandated in this profile. (C/BA) 896.2-1991w
- profile dispersion (A) (fiber optics) In an optical waveguide, that dispersion attributable to the variation of refractive index contrast with wavelength, where contrast refers to the difference between the maximum refractive index in the core and the refractive index of the homogeneous cladding. Profile dispersion is usually characterized by the profile dispersion parameter, defined by the following entry. (B) (fiber optics) In an optical waveguide, that dispersion attributable to the variation of refractive index profile with wavelength. The profile variation has two contributors:

variation in refractive index contrast, and
 variation in profile parameter.

See also: distortion; refractive index profile; dispersion. (Std100) 812-1984

profile dispersion parameter (fiber optics)

 $P(\lambda) \stackrel{\prime}{=} \frac{n_1}{N_1} \frac{\lambda}{\Delta} \frac{d\Delta}{d\lambda}$

where $n_{\rm i},\,N_{\rm i}$ are, respectively, the refractive and group indices of the core, and

 $n_1 \sqrt{1-2\Delta}$

- is the refractive index of the homogeneous cladding, $N_1 = n_1 \lambda(dn_1/d\lambda)$, and Δ is the refractive index constant. Sometimes it is defined with the factor (-2) in the numerator. See also: dispersion. (Std100) 812-1984w
- Profile F module The assembled unit, containing a Futurebus+ interface and one or two nodes complying with Profile F, which is inserted into a compatible Futurebus+ slot. Profile F modules may operate compatibly in systems complying with other profiles if the system meets Profile F mechanical requirements, and if non-Profile F nodes properly subset their transaction set when addressing Profile F modules, as specified in this profile. (C/BA) 896.2-1991w
- Profile F system The assembly of hardware elements made up of, at a minimum, the Profile F compliant backplane and card cage, power supply, and an air mover. Modules complying with other profiles may operate compatibly with Profile F systems and modules if they meet Profile F mechanical requirements, and if their features constitute an identity or a superset of those mandated in this profile.

(C/BA) 896.2-1991w

profile parameter (fiber optics) The shape-defining parameter, g, for a power-law index profile. See also: refractive index profile; power-law index profile. (Std 100) 812-1984w

- Profile S module The assembled unit, containing a Futurebus+ interface and one or two nodes complying with Profile S, which is inserted into a compatible Futurebus+ slot. (C/BA) 896.10-1997
- Profile S system The assembly of hardware elements made up of, at a minimum, the Profile S compliant backplane, card cage, and a power supply. Modules complying with other profiles may operate compatibly with Profile S systems and modules if they meet Profile S mechanical requirements, and if their features constitute an identity or a superset of those mandated in this profile. (C/BA) 896.10-1997
- prognosis (test, measurement, and diagnostic equipment) The use of test data in the evaluation of a system or equipment for potential or impending malfunctions. (MIL) [2]
- program (1) (general) A sequence of signals transmitted for entertainment or information. (SP) 151-1965 (2) (A) (electronic computation) A plan for solving a prob lem. (B) (electronic computation) Loosely, a routine (C) (electronic computation) To devise a plan for solving a problem. (D) (electronic computation) Loosely, to write a routine. See also: communication; source program; object program; target program; computer program; programmed (ED/ED/C) 581-1978, 641-1987, 162-1963 acceleration. (3) (telephone switching systems) A set of instructions arranged in a predetermined sequence to direct the performance (COM) 312-1977w of a planned action or actions. (4) (semiconductor memory) The inputs that when true enable programming, or writing into, a programmable read only memory (PROM). (TT/C) 662-1980s (5) (software) To write a computer program.

(C) 610.12-1990

(6) A prepared sequence of instructions to the system to accomplish a defined task. The term *program* in POSIX.2 encompasses applications written in the Shell Command Language, complex utility input languages (for example, awk, lex, sed, etc.), and high-level languages.

(C/PA) 9945-2-1993

- (7) The process of incorporating digital data onto an integrated circuit. (C) 610.10-1994w
- (8) A collection of processes working together to accomplish a common task. (C/MM) 855-1990.
- (9) The operation of injecting electrons onto the floating gate of the memory cell. (ED) 1005-1998
- (10) A set of partitions, which can execute in parallel with one another, possibly in a separate address space and possibly on a separate computer. (C) 1003.5-1999

program amplifier See: line amplifier.

program architecture (software) The structure and relations ships among the components of a computer program. The program architecture may also include the program's interface with its operational environment. See also: computer program; component. (C/SE) 729-1983s

program attention key See: attention key.

program block (software) In problem-oriented languages, computer program subdivision that serves to group related statements, delimit routines, specify storage allocation, delimieate the applicability of labels, or segment paths of the computer program for other purposes. See also: computer program; label; segment; routine. (C/SE) 729-1983s

program correctness See: correctness.

 program counter (1) A register in the processing unit that contains the address of the next instruction to be executed. Symonym: instruction address register.
 (C) 610.10-1994w

 (2) See also: instruction counter.
 (C) 610.12-1990

program data set A data set in which user programs are stored. (C) 610.5-1990w

program definition language See: program design language. program design language (1) (software) A specification language with special constructs and, sometimes, verification

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	I			In	d	ex	((of	f(C	la	air	ms	s								203		ati		No							ppli							
Image: Share M. Thomas 2186 Image: Vertication of the structure of																										21					_					DVI	IC	ET.	AL.	-
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$																																								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		11000														1			_			Sh	ane	e M	<u>.</u> T	ho	ma	s				21	186						- 269	_
Claim Date Claim Date \underline{e} $\underline{0}$ <td< td=""><td>\checkmark</td><td></td><td>~</td><td></td><td>R</td><td>eje</td><td>ect</td><td>ted</td><td>d</td><td></td><td></td><td></td><td>-</td><td>-</td><td>(7</td><td>Thr</td><td>ou Ca</td><td>gh</td><td>nul</td><td>me ed</td><td>ra</td><td>I)</td><td></td><td>N</td><td>N</td><td>lon</td><td>-El</td><td>ect</td><td>ted</td><td></td><td>A</td><td></td><td>A</td><td>ppe</td><td>eal</td><td></td><td></td><td></td><td></td><td></td></td<>	\checkmark		~		R	eje	ect	ted	d				-	-	(7	Thr	ou Ca	gh	nul	me ed	ra	I)		N	N	lon	-El	ect	ted		A		A	ppe	eal					
\overline{u}	=		=	=	A	llo	w	ed	d				÷	•			Re	estri	cte	ed				ī	h	nte	rfer	ren	ice		0		Ob	jec	tec	ł				
1 1	im	Claim	T					Da	Date	te	}						Cla	aim	T				Da	te				[Cla	aim				Da	ate]	
1 1	Driginal	Driginal	1/5/05	COICH	7/6/05	0/15/05	3/17/06							22			Final	Driginal											Final	Driginal										
2 $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ 3 $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ 4 $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ 5 $\sqrt{1}$ <		_	_			-	_	_	-	╀	+		┝		-	+	-			+	+		+	-		-					-	-+		+	+		+			
4 $\sqrt{4}$	2 √	2	1	1	1			1		1						E	-	52		T		-	T	1						102				-			1	1		
5 $\sqrt{1}$				_		-	_		_	-	-	-	L	_	_		1			-	T		-									-	-		-	_		_		
6 4									-	+	-		-	+-	-	-	-			+	+	-	+-	+-	-	-	H					-	+	+	-	+	+	-		
7 $\sqrt{1}$										1	+			+		1	_			1	+		1	1										+		+	+	1		
9 $\sqrt{1}$]			57																						
10 $\sqrt{1}$									_	+	+		-	+	-					+	+	-	+	-	-	-	-		-		\vdash	-	+	+	-	+	-	+		
11 $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ 111 111 111 12 $\sqrt{1}$ 1		_	_	-	_				-	+-	+	-	-	+-	-	1				+	+	+	+-	-	-	-	Η				\vdash	-	+	-	+	+	-			
13 $\sqrt{4}$ 1 14 $\sqrt{4}$ 1 15 $\sqrt{4}$ $\sqrt{4}$ 16 $\sqrt{4}$ $\sqrt{4}$ 16 $\sqrt{4}$ $\sqrt{4}$ 17 $\sqrt{4}$ $\sqrt{4}$ 19 $\sqrt{4}$ $\sqrt{4}$ 20 $\sqrt{4}$ $\sqrt{4}$ 21 $\sqrt{4}$ $\sqrt{4}$ 22 $\sqrt{4}$ $\sqrt{4}$ 23 $\sqrt{4}$ $\sqrt{4}$ 25 113 114 26 117 121 28 122 123 29 122 123 30 126 127 78 128 129 33 131 129 34 131 131 34 134 134 35 135 136 39 139 138 40 114 141 92 140 141	11 √		,	1	1	1	V											61					1							111		_					1			
14 $\sqrt{1}$					-	1	V		_		1						_				-							1				_		-	-	F		-		
15 $\sqrt{4}$							-	+	-	+	+		+	+			_			+	+	+	-	+	-	-			-		$\left \right $	+	+	+	+	+	-	-		
16 $\sqrt{1}$						1	V	1	-	+	+	-	+	1			-			+	+	+	+-	+	-	-							-	+	+	+	+	+		
18 $\sqrt{1}$				_	_	_	-	_										66												116								_		
19 4									_	+	+		+	+			_			+	+	-	+	+	_							-	+	+	+	-	-	-		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									-	+	+		\vdash	+	1					+	+	-		+-	-	-						-	-	+	+	+	+	+-		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$										1				+				70												120										
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$										-												-		1	-	-						_	1	_	-	_				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						V	1 V	-		+	-	-	-	+	-	-				-	+		+	+	-		\square					+	+	+	+	-	+	+		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							Ļ	+		+	+		\vdash	+			-			+	+	+	+	+-	-	-	-					-	+		-		+	-		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	25	25													1													I		125										
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				+	_		⊢	+		+	_		-	-	-		_			-	-		+		_	-					\square	_	_				-			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				+	-	-		+		+	+		+	+	-		_			+	+	-	+	+	-		Η				+	+	+	+	+	+	+	+		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	29	29	0			14		1										79				1								129					1			-		
32 82 132 133 33 34 83 133 133 34 84 134 134 134 35 84 134 134 134 35 86 136 136 136 37 88 136 137 137 38 88 138 138 138 39 90 140 141 42 92 142 142				Ţ	-					T	1						_			-	-														-	T		-		
33 83 133 34 84 134 35 84 134 35 85 135 36 86 136 37 87 136 38 88 138 39 90 139 40 90 140 41 91 141 42 92 142				+	-	-	-	-		+	+		-	+	-	-				-	+	+	-	-	-	-	\vdash				\vdash	- 14	-	+	-	+		-		
34 84 134 135 35 85 135 135 36 85 136 136 37 86 136 137 38 88 138 138 39 90 139 139 40 90 140 141 42 92 142 142				+			\vdash	+		+	-		-	-	1	1	~~~			+	1	-	+	-		1										+	-	1		
36 136 37 138 38 137 39 138 40 90 41 91 92 142	34	34		1		10		T		T			-	-]			84					-	-	_					134										
37 87 137 38 88 138 39 90 139 40 90 140 41 91 141 92 142					_		-	+	_	+	+		-	-	-	-				-	+	+	-	-		-						-		+	-	+	+	-	-	
38 88 138 39 90 139 40 90 140 41 91 141 92 142 142				+			\vdash	+	_	+	-		-	+	1	F	-			+	+	+	+	-	-		Η				$\left \right $		+			+		+		
40 90 140 41 91 141 42 92 142	38	38													1		- 1	88		1								l		138								T		
41 91 141 42 92 142				-	_			1		1	1			1	-	L				1	1	1	F	1				ļ				-	-	-	-	-	-	+		
42 92 142				+	-	1	\vdash	+	-	+	+		-	-	-	-	-		+	+	+	+	+-	+	-	-					\vdash	+	+	+	+	+		+		
				+						1			-	-		F		92		T	-	-	1			-	-			142								1		
	43	43						_	_	-		Ξ.		_		F		93				_								143								-		
44 94 144 45 95 145				+	_		-	+	_	+	+		-	-	-		-			+			+	-	-	-					\vdash	-	+	+	+	+	+	-		
45 95 145 145 145				+	-		-	+	-	+	-		-	+	-	1				+	+	+	+	-	-	-	-				\vdash	-	+	+	+	+	+	+		
47 97 147	47	47								1		-					_	97				1								147						1		1		
48 98 148					_	13		F		T				-		F		98	F	F	-	-	-	-									T		T	T	T			
49 99 149 50 100 150 150				+	-		-	+		+	+		-	+	-	-	- 2			+	+	+	+	+	-		-		_		\vdash	+	+	+	+	-	+	+		

U.S. Patent and Trademark Office

Part of Paper No. 03162006

	ED DIAIEST ATENTA	ND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandra, Virginia 223 www.uspto.gov	OR PATENTS
PPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929
25235 75	90 05/12/2006		EXAM	INER
	ARTSON LLP		THOMAS,	SHANE M
UNE TABUK	CENTER, SUITE 1500		ART UNIT	PAPER NUMBER

Please find below and/or attached an Office communication concerning this application or proceeding.

.

÷...

PTO-90C (Rev. 10/03)

Petitioners Amazon Ex. 1010, p. 257 of 399

	Application No.	Applicant(s)
Interview Commence	10/869,200	POZNANOVIC ET AL.
Interview Summary	Examiner	Art Unit
	Shane M. Thomas	2186
All participants (applicant, applicant's representative, PTC	D personnel):	
1) <u>Shane M. Thomas</u> .	(3)	
2) <u>Mike C. Martensen (Reg. No. 46,901)</u> .	(4)	
Date of Interview: 08 May 2006.		
Type: a)⊠ Telephonic b)□ Video Conference c)□ Personal [copy given to: 1)□ applicant	2) applicant's represen	tative]
Exhibit shown or demonstration conducted: d) Yes If Yes, brief description:	e)⊠ No.	
Claim(s) discussed: 1,11 and 17.		
Identification of prior art discussed: Paulraj (US Pre-Gran	t Pub 2003/0084244) .	
Agreement with respect to the claims f) was reached.	g) was not reached. h) 🗌 N/A.
(A fuller description, if necessary, and a copy of the amer allowable, if available, must be attached. Also, where no		
allowable is available, a summary thereof must be attach THE FORMAL WRITTEN REPLY TO THE LAST OFFICE NTERVIEW. (See MPEP Section 713.04). If a reply to th GIVEN A NON-EXTENDABLE PERIOD OF THE LONGER NTERVIEW DATE, OR THE MAILING DATE OF THIS IN FILE A STATEMENT OF THE SUBSTANCE OF THE INT	ed.) ACTION MUST INCLUDE le last Office action has all R OF ONE MONTH OR TH TERVIEW SUMMARY FO	eady been filed, APPLICANT IS IIRTY DAYS FROM THIS RM, WHICHEVER IS LATER, T
allowable is available, a summary thereof must be attach THE FORMAL WRITTEN REPLY TO THE LAST OFFICE NTERVIEW. (See MPEP Section 713.04). If a reply to th GIVEN A NON-EXTENDABLE PERIOD OF THE LONGEF NTERVIEW DATE, OR THE MAILING DATE OF THIS IN FILE A STATEMENT OF THE SUBSTANCE OF THE INT equirements on reverse side or on attached sheet.	ed.) ACTION MUST INCLUDE le last Office action has all R OF ONE MONTH OR TH TERVIEW SUMMARY FO	eady been filed, APPLICANT IS IIRTY DAYS FROM THIS RM, WHICHEVER IS LATER, T
allowable is available, a summary thereof must be attach THE FORMAL WRITTEN REPLY TO THE LAST OFFICE NTERVIEW. (See MPEP Section 713.04). If a reply to th GIVEN A NON-EXTENDABLE PERIOD OF THE LONGER NTERVIEW DATE, OR THE MAILING DATE OF THIS IN FILE A STATEMENT OF THE SUBSTANCE OF THE INT	ed.) ACTION MUST INCLUDE le last Office action has all R OF ONE MONTH OR TH TERVIEW SUMMARY FO	eady been filed, APPLICANT IS IIRTY DAYS FROM THIS RM, WHICHEVER IS LATER, T
allowable is available, a summary thereof must be attach THE FORMAL WRITTEN REPLY TO THE LAST OFFICE NTERVIEW. (See MPEP Section 713.04). If a reply to th GIVEN A NON-EXTENDABLE PERIOD OF THE LONGER NTERVIEW DATE, OR THE MAILING DATE OF THIS IN FILE A STATEMENT OF THE SUBSTANCE OF THE INT	ed.) ACTION MUST INCLUDE le last Office action has all R OF ONE MONTH OR TH TERVIEW SUMMARY FO	eady been filed, APPLICANT IS IIRTY DAYS FROM THIS RM, WHICHEVER IS LATER, T
allowable is available, a summary thereof must be attach THE FORMAL WRITTEN REPLY TO THE LAST OFFICE NTERVIEW. (See MPEP Section 713.04). If a reply to th GIVEN A NON-EXTENDABLE PERIOD OF THE LONGER NTERVIEW DATE, OR THE MAILING DATE OF THIS IN FILE A STATEMENT OF THE SUBSTANCE OF THE INT	ed.) ACTION MUST INCLUDE le last Office action has all R OF ONE MONTH OR TH TERVIEW SUMMARY FO	eady been filed, APPLICANT IS IIRTY DAYS FROM THIS RM, WHICHEVER IS LATER, T
allowable is available, a summary thereof must be attach THE FORMAL WRITTEN REPLY TO THE LAST OFFICE NTERVIEW. (See MPEP Section 713.04). If a reply to th GIVEN A NON-EXTENDABLE PERIOD OF THE LONGER NTERVIEW DATE, OR THE MAILING DATE OF THIS IN FILE A STATEMENT OF THE SUBSTANCE OF THE INT	ed.) ACTION MUST INCLUDE le last Office action has all R OF ONE MONTH OR TH TERVIEW SUMMARY FO	eady been filed, APPLICANT IS IIRTY DAYS FROM THIS RM, WHICHEVER IS LATER, T
allowable is available, a summary thereof must be attach THE FORMAL WRITTEN REPLY TO THE LAST OFFICE NTERVIEW. (See MPEP Section 713.04). If a reply to th GIVEN A NON-EXTENDABLE PERIOD OF THE LONGER NTERVIEW DATE, OR THE MAILING DATE OF THIS IN FILE A STATEMENT OF THE SUBSTANCE OF THE INT	ed.) ACTION MUST INCLUDE le last Office action has all R OF ONE MONTH OR TH TERVIEW SUMMARY FO	eady been filed, APPLICANT IS IIRTY DAYS FROM THIS RM, WHICHEVER IS LATER, T
allowable is available, a summary thereof must be attach THE FORMAL WRITTEN REPLY TO THE LAST OFFICE NTERVIEW. (See MPEP Section 713.04). If a reply to th GIVEN A NON-EXTENDABLE PERIOD OF THE LONGER NTERVIEW DATE, OR THE MAILING DATE OF THIS IN FILE A STATEMENT OF THE SUBSTANCE OF THE INT	ed.) ACTION MUST INCLUDE le last Office action has all R OF ONE MONTH OR TH TERVIEW SUMMARY FO	eady been filed, APPLICANT IS IIRTY DAYS FROM THIS RM, WHICHEVER IS LATER, T
allowable is available, a summary thereof must be attach THE FORMAL WRITTEN REPLY TO THE LAST OFFICE NTERVIEW. (See MPEP Section 713.04). If a reply to th GIVEN A NON-EXTENDABLE PERIOD OF THE LONGER NTERVIEW DATE, OR THE MAILING DATE OF THIS IN FILE A STATEMENT OF THE SUBSTANCE OF THE INT	ed.) ACTION MUST INCLUDE le last Office action has all R OF ONE MONTH OR TH TERVIEW SUMMARY FO	eady been filed, APPLICANT IS IIRTY DAYS FROM THIS RM, WHICHEVER IS LATER, T
allowable is available, a summary thereof must be attach THE FORMAL WRITTEN REPLY TO THE LAST OFFICE NTERVIEW. (See MPEP Section 713.04). If a reply to th GIVEN A NON-EXTENDABLE PERIOD OF THE LONGER NTERVIEW DATE, OR THE MAILING DATE OF THIS IN FILE A STATEMENT OF THE SUBSTANCE OF THE INT	ed.) ACTION MUST INCLUDE le last Office action has all R OF ONE MONTH OR TH TERVIEW SUMMARY FO	eady been filed, APPLICANT IS IIRTY DAYS FROM THIS RM, WHICHEVER IS LATER, T
allowable is available, a summary thereof must be attach THE FORMAL WRITTEN REPLY TO THE LAST OFFICE NTERVIEW. (See MPEP Section 713.04). If a reply to th GIVEN A NON-EXTENDABLE PERIOD OF THE LONGER NTERVIEW DATE, OR THE MAILING DATE OF THIS IN FILE A STATEMENT OF THE SUBSTANCE OF THE INT	ed.) ACTION MUST INCLUDE le last Office action has all R OF ONE MONTH OR TH TERVIEW SUMMARY FO	eady been filed, APPLICANT IS IIRTY DAYS FROM THIS RM, WHICHEVER IS LATER, T
allowable is available, a summary thereof must be attach THE FORMAL WRITTEN REPLY TO THE LAST OFFICE NTERVIEW. (See MPEP Section 713.04). If a reply to th GIVEN A NON-EXTENDABLE PERIOD OF THE LONGER NTERVIEW DATE, OR THE MAILING DATE OF THIS IN FILE A STATEMENT OF THE SUBSTANCE OF THE INT	ed.) ACTION MUST INCLUDE le last Office action has all R OF ONE MONTH OR TH TERVIEW SUMMARY FO	eady been filed, APPLICANT IS IIRTY DAYS FROM THIS RM, WHICHEVER IS LATER, T
allowable is available, a summary thereof must be attach THE FORMAL WRITTEN REPLY TO THE LAST OFFICE NTERVIEW. (See MPEP Section 713.04). If a reply to th GIVEN A NON-EXTENDABLE PERIOD OF THE LONGER NTERVIEW DATE, OR THE MAILING DATE OF THIS IN FILE A STATEMENT OF THE SUBSTANCE OF THE INT	ed.) ACTION MUST INCLUDE le last Office action has ali R OF ONE MONTH OR TH TERVIEW SUMMARY FO ERVIEW. See Summary of	eady been filed, APPLICANT IS IIRTY DAYS FROM THIS RM, WHICHEVER IS LATER, T

Petitioners Amazon Ex. 1010, p. 258 of 399

Summary of Record of Interview Requirements

Manual of Patent Examining Procedure (MPEP), Section 713.04, Substance of Interview Must be Made of Record A complete written statement as to the substance of any face-to-face, video conference, or telephone interview with regard to an application must be made of record in the application whether or not an agreement with the examiner was reached at the interview.

Title 37 Code of Federal Regulations (CFR) § 1.133 Interviews Paragraph (b)

In every instance where reconsideration is requested in view of an interview with an examiner, a complete written statement of the reasons presented at the interview as warranting favorable action must be filed by the applicant. An interview does not remove the necessity for reply to Office action as specified in §§ 1.111, 1.135. (35 U.S.C. 132)

37 CFR §1.2 Business to be transacted in writing.

All business with the Patent or Trademark Office should be transacted in writing. The personal attendance of applicants or their attorneys or agents at the Patent and Trademark Office is unnecessary. The action of the Patent and Trademark Office will be based exclusively on the written record in the Office. No attention will be paid to any alleged oral promise, stipulation, or understanding in relation to which there is disagreement or doubt.

The action of the Patent and Trademark Office cannot be based exclusively on the written record in the Office if that record is itself incomplete through the failure to record the substance of interviews.

It is the responsibility of the applicant or the attorney or agent to make the substance of an interview of record in the application file, unless the examiner indicates he or she will do so. It is the examiner's responsibility to see that such a record is made and to correct material inaccuracies which bear directly on the question of patentability.

Examiners must complete an Interview Summary Form for each interview held where a matter of substance has been discussed during the interview by checking the appropriate boxes and filling in the blanks. Discussions regarding only procedural matters, directed solely to restriction requirements for which interview recordation is otherwise provided for in Section 812.01 of the Manual of Patent Examining Procedure, or pointing out typographical errors or unreadable script in Office actions of the like, are excluded from the interview recordation procedures below. Where the substance of an interview is completely recorded in an Examiners Amendment, no separate Interview Summary Record is required:

The Interview Summary Form shall be given an appropriate Paper No., placed in the right hand portion of the file, and listed on the "Contents" section of the file wrapper. In a personal interview, a duplicate of the Form is given to the applicant (or attorney or agent) at the conclusion of the interview. In the case of a telephone or video-conference interview, the copy is mailed to the applicant's correspondence address either with or prior to the next official communication. If additional correspondence from the examiner is not likely before an allowance or if other circumstances dictate, the Form should be mailed promptly after the interview rather than with the next official communication.

The Form provides for recordation of the following information:

- Application Number (Series Code and Serial Number)
- Name of applicant
- Name of examiner
- Date of interview
- Type of interview (telephonic, video-conference, or personal)
- Name of participant(s) (applicant, attorney or agent, examiner, other PTO personnel, etc.)
- An indication whether or not an exhibit was shown or a demonstration conducted
- An identification of the specific prior art discussed
- An indication whether an agreement was reached and if so, a description of the general nature of the agreement (may be by attachment of a copy of amendments or claims agreed as being allowable). Note: Agreement as to allowability is tentative and does not restrict further action by the examiner to the contrary.
- The signature of the examiner who conducted the interview (if Form is not an attachment to a signed Office action)

It is desirable that the examiner orally remind the applicant of his or her obligation to record the substance of the interview of each case. It should be noted, however, that the Interview Summary Form will not normally be considered a complete and proper recordation of the interview unless it includes, or is supplemented by the applicant or the examiner to include, all of the applicable items required below concerning the substance of the interview.

- A complete and proper recordation of the substance of any interview should include at least the following applicable items:
- A brief description of the nature of any exhibit shown or any demonstration conducted,
- 2) an identification of the claims discussed,
- 3) an identification of the specific prior art discussed,
- 4) an identification of the principal proposed amendments of a substantive nature discussed, unless these are already described on the Interview Summary Form completed by the Examiner,
- 5) a brief identification of the general thrust of the principal arguments presented to the examiner,
 - (The identification of arguments need not be lengthy or elaborate. A verbatim or highly detailed description of the arguments is not required. The identification of the arguments is sufficient if the general nature or thrust of the principal arguments made to the examiner can be understood in the context of the application file. Of course, the applicant may desire to emphasize and fully describe those arguments which he or she feels were or might be persuasive to the examiner.)
- 6) a general indication of any other pertinent matters discussed, and
- 7) if appropriate, the general results or outcome of the interview unless already described in the Interview Summary Form completed by the examiner.

Examiners are expected to carefully review the applicant's record of the substance of an interview. If the record is not complete and accurate, the examiner will give the applicant an extendable one month time period to correct the record.

Examiner to Check for Accuracy

If the claims are allowable for other reasons of record, the examiner should send a letter setting forth the examiner's version of the statement attributed to him or her. If the record is complete and accurate, the examiner should place the indication, "Interview Record OK" on the paper recording the substance of the interview along with the date and the examiner's initials.

Petitioners Amazon Ex. 1010, p. 259 of 399

Continuation Sheet (PTOL-413)

Application No. 10/869,200

Continuation of Substance of Interview including description of the general nature of what was agreed to if an agreement was reached, or any other comments: Representative for Applicant, Mr. Martensen, initiated the interview in order to discuss the claims' rejections and for clarification regarding how the Paulraj reference teaches the claim limitations as interpreted by the Examiner. The Examiner explained how the entirety of figure 5 of Paulraj was being considered by the Examiner to be a --program--, as defined by the IEEE definition of a --program--, and how figure 5 was being used to teach the claim limitations of claim 17. Rep. Martensen agreed that the claims could be reworded in order to more clearly convey the subject matter which Applicant considered his invention and to draft such limitations in a forth-coming amendment.

i

3

MATTHEW KIM

SUPERVISORY PATENT EXAMINER

Petitioners Amazon Ex. 1010, p. 260 of 399

Client Matter No. 80404.0033.001 EFS-Web

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200	Confirmation No.: 5929
Application of: Daniel Poznanovic, David E.	Art Unit: 2186
Caliga, and Jeffrey Hammes	Examiner: THOMAS, Shane M.
Filed: June 16, 2004	
Attorney Docket No. SRC028	Customer No.: 25235
For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	
For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN	Customer No.: 25235

AMENDMENT AND RESPONSE PURSUANT TO FINAL OFFICE ACTION DATED MARCH 23, 2006

MAIL STOP AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In response to the final office communication mailed March 23, 2006,

please amend the above-identified application as follows:

Amendments to the Claims are reflected in the listing of claims which

begins on page 2 of this paper.

Remarks/Arguments begin on page 6 of this paper.

IIICS - 80404/0033 - 80526 v1

Petitioners Amazon Ex. 1010, p. 261 of 399

Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

Listing of Claims:

1. (Currently Amended) A reconfigurable processor that instantiates an algorithm as hardware comprising:

a first memory having a first characteristic memory bandwidth and/or memory utilization; and

a data prefetch unit coupled to the first memory, wherein the data prefetch unit retrieves <u>only computational</u> data <u>required by the algorithm</u> from a second memory of second characteristic memory bandwidth and/or memory utilization and places the retrieved <u>computational</u> data in the first memory <u>wherein the data</u> <u>prefetch unit operates independent of and in parallel with logic blocks using the</u> <u>computational data</u>, and wherein at least the first memory and data prefetch unit are configured by a program to conform to needs of the algorithm, and the data <u>prefetch unit is configured to match format and location of data in the second</u> <u>memory</u>.

- 2. (Cancelled)
- 3. (Cancelled)

4. (Currently Amended) The reconfigurable processor of claim 1, wherein the data prefetch unit is coupled to a memory controller that controls the transfer of the data between the second memory and the data prefetch unit and transmits only portions of data desired by the data prefetch unit and discards other portions of data prior to transmission of the data to the data prefetch unit.

Petitioners Amazon Ex. 1010, p. 262 of 399

5. (Previously Presented) The reconfigurable processor of claim 1, wherein the data prefetch unit receives processed data from on-processor memory and writes the processed data to an external off-processor memory.

6. (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit comprises at least one register from the reconfigurable processor.

7. (Original) The reconfigurable processor of claim 1, wherein the data prefetch unit is disassembled when another program is executed on the reconfigurable processor.

8. (Previously Presented) The reconfigurable processor of claim 1 wherein said second memory comprises a processor memory and said data prefetch unit is operative to retrieve data from the processor memory.

9. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a microprocessor memory.

10. (Original) The reconfigurable processor of claim 8 wherein said processor memory is a reconfigurable processor memory.

11. (Currently Amended) A reconfigurable hardware system, comprising:

a common memory; and

one or more reconfigurable processors that can instantiate an algorithm as hardware coupled to the common memory, wherein at least one of the reconfigurable processors includes a data prefetch unit to read and write <u>only</u> data <u>required for computations by the algorithm</u> between the data prefetch unit and the common memory <u>wherein the data prefetch unit operates independent</u>

Petitioners Amazon Ex. 1010, p. 263 of 399

of and in parallel with logic blocks using the computational data., and wherein the data prefetch unit is configured by a program executed on the system to conform to needs of the algorithm and match format and location of data in the common memory.

12. (Currently Amended) The reconfigurable hardware system of claim 11, comprising a memory controller coupled to the common memory and the data prefetch unit that transmits to the prefetch unit only data desired by the data prefetch unit as required by the algorithm.

13. (Cancelled)

14. (Cancelled)

15. (Previously Presented) The reconfigurable hardware system of claim 11, wherein the at least one of the reconfigurable processors also includes a computational unit coupled to a data access unit.

16. (Original) The reconfigurable hardware system of claim 15, wherein the computational unit is supplied the data by the data access unit.

17. (Currently Amended) A method of transferring data comprising:

transferring data between a memory and a data prefetch unit in a reconfigurable processor; and

transferring the data between a computational unit and a data access unit, wherein the computational unit and the data access unit, and the data prefetch unit are configured by a program to conform to needs of an algorithm implemented on the computational unit and transfer only data necessary for computations by the computational unit, and wherein the prefetch unit operates independent of and in parallel with the computational unit.

18. (Original) The method of claim 17, wherein the data is written to the memory, said method comprising:

transferring the data from the computational unit to the data access unit; and

writing the data to the memory from the data prefetch unit.

19. (Currently Amended) The method of claim 17, wherein the data is read from the memory, said method comprising:

transferring <u>only</u> the data <u>desired</u> by the data prefetch unit as required by the computational unit from the memory to the data prefetch unit; and

reading the data directly from the data prefetch unit to the computational unit through the data access unit.

20. (Original) The method of claim 19, wherein all the data transferred from the memory to the data prefetch unit is processed by the computational unit.

21. (Original) The method of claim 19, wherein the data is selected by the data prefetch unit based on an explicit request from the computational unit.

22. (Original) The method of claim 17, wherein the data transferred between the memory and the data prefetch unit is not a complete cache line.

23. (Original) The method of claim 17, wherein a memory controller coupled to the memory and the data prefetch unit, controls the transfer of the data between the memory and the data prefetch unit.

24. (Cancelled)

IIICS - 80404/0033 - 80526 v1

Petitioners Amazon Ex. 1010, p. 265 of 399

REMARKS/ARGUMENTS

Claims 1, 4-12 and 15-23 were presented for examination and are pending in this application. In an Official Final Office Action dated March 23, 2006, claims 1, 4-12 and 15-23 were rejected. The Applicants thank the Examiner for his consideration and address the Examiner's comments concerning the claims pending in this application below.

Rejection of the Claims under 35 U.S.C. §102(e)

Claims 1, 4-12 and 15-23 were rejected under 35 U.S.C. §102(e) as being anticipated by U.S. Patent Application Publication No. 2003/0084244 ("Paulraj"). In light of the aforementioned amendments, the Applicants traverse these rejections and request reconsideration. Independent claims 1, 11 and 17 have been amended to further describe the nature of the data retrieved by the prefetch unit. Support for the amendments can be found in the specification beginning generally at paragraph [0055] and continuing to paragraph [0064]. Paulraj discloses a system for cache optimization that configures a computational unit for a particular application. The Applicants' invention claims a system having a prefetch unit that retrieves computational data needed to complete the algorithm instantiated on the reconfigurable processor during processing. The retrieval of this data is done such that only data necessary for computations by the computational unit is accomplished in a manner so that the prefetch unit operates independent of and in parallel with the computational unit.

In view of all of the above, the claims are now believed to be allowable and the case in condition for allowance which action is respectfully requested. Should the Examiner be of the opinion that a telephone conference would expedite the prosecution of this case, the

Petitioners Amazon Ex. 1010, p. 266 of 399

Examiner is requested to contact Applicants' attorney at the telephone number listed below.

No fee is believed due for this submittal. However, any fee deficiency associated with this submittal may be charged to Deposit Account No. 50-1123.

<u>Meg 16</u>, 2006

Respectfully sobmitted

Michael C. Martensen, No. 46,901 Hogan & Hartson LLP One Tabor Center 1200 17th Street, Suite 1500 Denver, Colorado 80202 (719) 448-5910 Tel (303) 899-7333 Fax

111CS - 80404/0033 - 80526 v1

Electronic Acknowledgement Receipt			
EFS ID:	1049173		
Application Number:	10869200		
Confirmation Number:	5929		
Title of Invention:	System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware		
First Named Inventor:	Daniel Poznanovic		
Customer Number:	25235		
Filer:	Michael Christian Martensen/Julie Lange		
Filer Authorized By:	Michael Christian Martensen		
Attorney Docket Number:	SRC028		
Receipt Date:	16-MAY-2006		
Filing Date:	16-JUN-2004		
Time Stamp:	18:15:36		
Application Type:	Utility		
International Application Number:			

Payment information:

Submitted with Payment	no
------------------------	----

File Listing:

Γ

Document Number	Document Description	File Name	e Name File Size(Bytes)		Pages
1		DOC077.PDF	51635	yes	7

	Multipart Description			
	Doc Desc	Start	End	
	Amendment After Final	1	1	
	Amendment Copy Claims/Response to Suggested Claims	2	5	
	Applicant Arguments/Remarks Made in an Amendment	6	7	
Warnings:	1			
Information:				
	Total Files Size (in bytes):	5	1635	

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.


National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

10/86

Approved for use through 7/31/2006, OMB 0651-0032

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE



This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

Petitioners Amazon Ex. 1010, p. 270 of 399

Unite	ed States Patent an	ID TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER Fi P.O. Box 1450 Atexandra, Virginia 223 www.uspto.gov	Trademark Office OR PATENTS
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/869,200	06/16/2004	Daniel Poznanovic	SRC028	5929
25235 759	00 05/24/2006		EXAM	INER
HOGAN & HA			THOMAS,	SHANE M
1200 SEVENTE	ENTER, SUITE 1500 ENTH ST		ART UNIT	PAPER NUMBER
DENVER, CO	80202		2186	
			DATE MAILED: 05/24/2000	5

Please find below and/or attached an Office communication concerning this application or proceeding.

•

	Application No.	Applicant(s)
Advisory Action	10/869,200	POZNANOVIC ET AL.
Before the Filing of an Appeal Brief	Examiner	Art Unit
	Shane M. Thomas	2186
The MAILING DATE of this communication app	ears on the cover sheet with the	correspondence address
THE REPLY FILED <u>16 May 2006</u> FAILS TO PLACE THIS APP		 A set of a constant and a set of a
1. The reply was filed after a final rejection, but prior to or o		
 this application, applicant must timely file one of the folloplaces the application in condition for allowance; (2) a N a Request for Continued Examination (RCE) in compliant time periods: a) The period for reply expires <u>3</u> months from the mailing data 	otice of Appeal (with appeal fee) in the with 37 CFR 1.114. The reply n	compliance with 37 CFR 41.31; or (3)
b) The period for reply expires on: (1) the mailing date of this no event, however, will the statutory period for reply expire Examiner Note: If box 1 is checked, check either box (a) or Description of the statutory period for the statutory period.	later than SIX MONTHS from the mail (b). ONLY CHECK BOX (b) WHEN TH	ing date of the final rejection.
TWO MONTHS OF THE FINAL REJECTION. See MPEP Extensions of time may be obtained under 37 CFR 1.136(a). The date	Constraint and the second sec second second sec	136(a) and the appropriate extension fee
have been filed is the date for purposes of determining the period of e under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the set forth in (b) above, if checked. Any reply received by the Office late may reduce any earned patent term adjustment. See 37 CFR 1.704(b NOTICE OF APPEAL	xtension and the corresponding amoun shortened statutory period for reply or er than three months after the mailing c).	nt of the fee. The appropriate extension fee iginally set in the final Office action; or (2) as date of the final rejection, even if timely filed,
 The Notice of Appeal was filed on A brief in com filing the Notice of Appeal (37 CFR 41.37(a)), or any extra a Notice of Appeal has been filed, any reply must be file <u>AMENDMENTS</u> 	ension thereof (37 CFR 41.37(e)),	to avoid dismissal of the appeal. Since
3. The proposed amendment(s) filed after a final rejection	· · · · · · · · · · · · · · · · · · ·	
(a)		OTE below);
 (c) ☐ They are not deemed to place the application in be appeal; and/or 		reducing or simplifying the issues for
(d) They present additional claims without canceling a	corresponding number of finally re	ejected claims.
NOTE: See Continuation Sheet. (See 37 CFR 1.		
4. The amendments are not in compliance with 37 CFR 1.		Compliant Amendment (PTOL-324).
 Applicant's reply has overcome the following rejection(s Newly proposed or amended claim(s) would be a 		timely filed amendment canceling the
non-allowable claim(s).		
 For purposes of appeal, the proposed amendment(s): a) how the new or amended claims would be rejected is protected. The status of the claim(s) is (or will be) as follows: Claim(s) allowed: Claim(s) objected to: Claim(s) rejected: 1,4-12 and 15-25. 		vill be entered and an explanation of
Claim(s) withdrawn from consideration:		
AFFIDAVIT OR OTHER EVIDENCE		
 The affidavit or other evidence filed after a final action, b because applicant failed to provide a showing of good a was not earlier presented. See 37 CFR 1.116(e). 		
 The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to showing a good and sufficient reasons why it is necessar 	overcome all rejections under app	eal and/or appellant fails to provide a
10. ☐ The affidavit or other evidence is entered. An explanati REQUEST FOR RECONSIDERATION/OTHER	on of the status of the claims after	entry is below or attached.
11. The request for reconsideration has been considered b	ut does NOT place the application	in condition for allowance because:
12. Note the attached Information Disclosure Statement(s)	(PTO/SB/08 or PTO-1449) Paper	No(s).
13. 🗌 Other:		6
U.S. Patent and Trademark Office PTOL-303 (Rev. 7-05) Advisory Action Before	e the Filing of an Appeal Brief	Part of Paper No. 05182006

Petitioners Amazon Ex. 1010, p. 272 of 399

Continuation Sheet (PTO-303)

Application No. 10/869,200

Continuation of 3. NOTE: Independent claims 1,11, and 17, all contain new limitations that were not previously considered by the Examiner; thus, a further search and additional consideration is required.

fm

EXAMINER 119

Do Not ENTER. SM 5/18/06.

Client Matter No. 80404.0033.001 EFS-Web

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Serial No. 10/869,200	Confirmation No.: 5929
Application of: Daniel Poznanovic, David E. Caliga, and Jeffrey Hammes	Art Unit: 2186 Examiner: THOMAS, Shane M.
Filed: June 16, 2004	
Attorney Docket No. SRC028	Customer No.: 25235
For: SYSTEM AND METHOD OF ENHANCING EFFICIENCY AND UTILIZATION OF MEMORY BANDWIDTH IN RECONFIGURABLE HARDWARE	

AMENDMENT AND RESPONSE PURSUANT TO FINAL OFFICE ACTION **DATED MARCH 23, 2006**

MAIL STOP AF **Commissioner for Patents** P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In response to the final office communication mailed March 23, 2006,

please amend the above-identified application as follows:

Amendments to the Claims are reflected in the listing of claims which

begins on page 2 of this paper.

Remarks/Arguments begin on page 6 of this paper.

IIICS - 80404/0033 - 80526 v1

Petitioners Amazon Ex. 1010, p. 274 of 399

				130	(04-05)
for use	through	07/31/2006	OMR	065	1-0031

Approved for use through 07/31/2006. OMB 0651-0031 Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

B	Under the Paperwork Reduction Act of 1995, no persons are req	uired to respond to a collection of information	unless it displays a valid. OMB control nun			
	REQUEST	Application Number	10/869,200			
FOR CONTINUED EXAMINATION (RCE)		Filing Date	June 16, 2004			
		First Named Inventor	Daniel Poznanovic et al.			
Address to:	TRANSMITTAL Group Art Unit 2186					
Mail Stop RCE		Examiner Name THOMAS, Shane M.				
Commissioner for I P.O. Box 1450		Attorney Docket Number	SRC028			
Alexandria, VA 223						
Request for Continu	est for Continued Examination (RCE) under ed Examination (RCE) practice under 37 CFR 1.114 does not apply to it for RCEs (not to be submitted to the USPTO) on page 2.					
amendments end applicant does no such amendmen a. X Previ	ously submitted. If a final Office Action is outstan	which they were filed unless ap endment(s) entered, applicant r ding, any amendments filed afte	oplicant instructs otherwise. If nust request non-entry of			
	onsidered as a submission even if this box is not c consider the arguments in the Appeal Brief or Rep					
	Other					
b. 🗌 Enck	osed					
i. 🗌 A	mendment/Reply	iii. 🔲 Information Disclosur	e Statement (IDS)			
ii. 🗖 A	ffidavit(s)/Declaration(s)	iv. 🗌 Other				
2. Miscellaneo	us					
	ension of action on the above-identified application months. (Period of suspension shall not e	and the second				
b. 🗌 Othe						
a. 🛛 The [RCE fee under 37 C.F.R. 1.17(e) is required by 3 Director is hereby authorized to charge the followin payments, to Deposit Account No. 50-1123.					
i. 🛛 R	CE fee required under 37 C.F.R 1.17(e)					
ii. 🔲 E	xtension of time fee (37 C.F.R 1.136 and 1.17)					
iii. 🛛 O	ther: Charge any additional fees or credit any ove	rpayments for this filing				
b. 🗌 Chec	k in the amount of \$ enclosed					
c. 🗌 Payn	nent by credit card (Form PTO-2038 enclosed)					
	WARNING: Information on this form may become publi this form. Provide credit card informa					
	SIGNATURE OF APPLICANT, ATTO	RNEY. OR AGENT REQUIR	ED			
Name (Print/Type)	Michael Ø. Martensen	Registration No. (Attorney/A	and the second sec			
Signature	The Collan Censa	Date 6/14/00	1			
	CERTIFICATE OF MAILING	OR TRANSMISSION	1			
	his correspondence is being deposited with the United States oner For Patents, P.O. Box 1450, Alexandria, VA 22313-14 v.					

Date

Name (Print/Type) Julie Lange Signature

> Petitioners Amazon Ex. 1010, p. 275 of 399

2006

15 June

Electronic Patent Application Fee Transmittal				
Application Number:	10869200			
Filing Date:	16-Jun-2004			
Title of Invention:	System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware			
First Named Inventor:	Daniel Poznanovic			
Filer:	Michael Christian Martensen			
Attorney Docket Number:	SRC028			
Filed as Large Entity				
Utility Filing Fees				
Description	Fee Code Quantity Amount Sub-Total USD(\$)	in		
Basic Filing:				
Pages:				
Claims:				
Miscellaneous-Filing:				
Petition:				
Patent-Appeals-and-Interference:				
Post-Allowance-and-Post-Issuance:				
Extension-of-Time:				

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Miscellaneous:				
Request for continued examination	1801	1	790	790
	Total in USD (\$)		790	

Electronic Acknowledgement Receipt								
EFS ID:	1079525							
Application Number:	10869200							
Confirmation Number:	5929							
Title of Invention:	System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware							
First Named Inventor:	Daniel Poznanovic							
Customer Number:	25235							
Filer:	Michael Christian Martensen							
Filer Authorized By:								
Attorney Docket Number:	SRC028							
Receipt Date:	15-JUN-2006							
Filing Date:	16-JUN-2004							
Time Stamp:	10:54:20							
Application Type:	Utility							
International Application Number:								

Payment information:

Submitted with Payment	yes					
Payment was successfully received in RAM	\$790					
RAM confirmation Number 626						
Deposit Account	501123					
The Director of the USPTO is hereby authorized t Charge any Additional Fees required unde	o charge indicated fees and credit any overpayment as follows: r 37 C.F.R. Section 1.16 and 1.17					

File Listing:

Γ

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part	Pages
1	Request for Continued Examination (RCE)	DOC182.PDF	28871	no	1
Warnings:					
Information:					2
2	Fee Worksheet (PTO-875)	fee-info.pdf	8207	no	2
Warnings:					
Information:	(-		
		Total Files Size (in bytes):	: 3	37078	
characterize similar to a l <u>New Applica</u> If a new app 37 CFR 1.53 shown on th <u>National Sta</u> If a timely su	wledgement Receipt evidences rec ed by the applicant, and including Post Card, as described in MPEP ations Under 35 U.S.C. 111 lication is being filed and the appl (b)-(d) and MPEP 506), a Filing Re his Acknowledgement Receipt will age of an International Application ubmission to enter the national sta 371 and other applicable requiren	page counts, where applica 503. lication includes the necess ceipt (37 CFR 1.54) will be i establish the filing date of <u>under 35 U.S.C. 371</u> age of an international appl	able. It serves as e sary components fo issued in due cours the application.	vidence of r or a filing da se and the d	receipt ate (see late

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L2	2258	711/154.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 12:14
L3	11	2 and memory and ((reconfigurable reconfigurability configurable configurability) near5 (processor microprocessor CPU controller cache)) and (pre-fetch\$3 prefetch\$3)	US-PGPUB; USPAT	OR	ON	2006/07/24 12:18
S16 5	1675	reconfigur\$4 near2 processor	US-PGPUB; USPAT	OR	ON	2006/07/24 10:27
S16 6	138	S165 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 10:20
S16 7	1854	reconfigur\$4 near2 (processor microprocessor micro-processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 10:28
S16 8	144	S167 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 10:28
S16 9	3355	(reconfigur\$4 adaptive) near2 (processor microprocessor micro-processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:34
S17 0	156	S169 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 10:40
S17 1	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 10:58
S17 2	4	"021492".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:20
S17 3	2217	711/170.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:20
S17 4	5	S173 and (algorithm application task instructions computation arithmetic program) near3 (reconfigur\$5) and (prefetch\$3 pre-fetch\$3)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:22
S17 5	28	S173 and (algorithm application task instructions computation arithmetic program) same (reconfigur\$5) and (prefetch\$3 pre-fetch\$3)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:30
S17 6	7	712/207.ccls. and prefetch\$3 near5 computation\$2	US-PGPUB; USPAT	OR	ON	2006/07/24 11:31
S17 7	100	712/207.ccls. and prefetch\$3 with (configur\$5 reconfig\$5)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:32
S17 8	81	712/207.ccls. and prefetch\$3 with (configur\$5 reconfig\$5) same (process algorithm program instructions calculation application)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:33

7/24/2006 12:22:12 PM

C:\Documents and Settings\sthomas\My Documents\EAST\Workspaces\10869200.wsp

Page 1

Petitioners Amazon Ex. 1010, p. 280 of 399

S17 9	3	712/207.ccls. and prefetch\$3 with (configur\$5 reconfig\$5) same (process algorithm program instructions calculation application) same parallel	US-PGPUB; USPAT	OR	ON	2006/07/24 11:33
S18 0	1118	(configurable) near2 (processor microprocessor micro-processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:35
S18 1	977	S180 not S169	US-PGPUB; USPAT	OR	ON	2006/07/24 11:35
S18 2	58	S181 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:35
S18 3	161	reconfigur\$3 adj (processor micro-processor CPU processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 4	190	reconfigur\$3 adj (processor micro-processor CPU microprocessor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 5	8	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 6	0	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and prefetch	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 7	13	711/170-173.ccls. and dynamic near3 logic	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 8	999	smc.as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S18 9	0	smc.as. and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 0	0	smc.as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 1	0	(smc and computers) .as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 2	0	(smc and computers) .as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 3	0	(smc and computers).as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 4	16	(src and computers).as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 5	114	711/170.ccls. and dynamic\$4 near3 configur\$5	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 6	6	711/170.ccls. and dynamic\$4 near3 configur\$5 with cache	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 7	438	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46

Petitioners Amazon Ex. 1010, p. 281 of 399

S19 8	6	"206189".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S19 9	1	"5024031".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 0	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 1	2217	711/170.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 2	598	711/170.ccls. and (reconfigur\$5 rearrang\$4 application adj specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 3	126	711/170.ccls. and matrix	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 4	81	711/170.ccls. and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 5	214	712/15.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 6	378	711/170.ccls. and (application near2 specific application-specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 7	438	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 8	298	S207 and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S20 9	12	S208 and memory with reconfiguring	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 0	57	711/170.ccls. and ((reconfigur\$5 rearrang\$4) and application adj specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 1	81	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 2	314	711/170.ccls. and reconfig\$7	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 3	1	"6779131".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S21 4	1	("6779131").URPN.	USPAT	OR	ON	2006/07/24 11:46
S21 5	9	("5892896" "6060339" "6081463" "6154851" "6204562" "6363502" "6405324" "6483755" "6530005").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S21 6	29	direct adj execution adj logic	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S21 7	4	711/170.ccls. and programmable adj logic adj blocks	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46

7/24/2006 12:22:12 PM C:\Documents and Settings\sthomas\My Documents\EAST\Workspaces\10869200.wsp

Page 3

Petitioners Amazon Ex. 1010, p. 282 of 399

S21 8	6	"869200".ap.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S21 9	8	711/171-172.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 0	81	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 1	81	711/170.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S22 2	8	711/171-172.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S22 3	17	711/173.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S22 4	106	711/170.ccls. and reprogram\$5	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 5	93	711/171-172.ccls. and (reprogram\$5 reconfig\$6)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 6	82	S225 not S224	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 7	527	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 8	19	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and prefetch	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S22 9	113	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and bandwidth	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 0	7	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and vhdl	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 1	47	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and matrix	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 2	15	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and parallelism	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 3	1	"6553477".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S23 4	6	711/170-173.ccls. and reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46

Page 4

Petitioners Amazon Ex. 1010, p. 283 of 399

S23 5	9	("20030046530" "5737524" "5872919" "5915104" "5953512" "6000014" "6104415" "6216219" "6339819").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S23 6	445	reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S23 7	812	reconfigurable adj2 processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S23 8	367	S237 not S236	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S23 9	160	S237 and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 0	11	(adaptive adj processor) and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 1	5	S240 not S239	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 2	0	"008128".pa.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 3	6	"008128".ap.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 4	49	src adj computers	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S24 5	7	711/117.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S24 6	19	711/118.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S24 7	4	"859051".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S24 8	1	"6678790".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S24 9	4	"021492".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 0	1	"6563746".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 1	2	("6574682" "5860111").pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46

7/24/2006 12:22:12 PM C:\Documents and Settings\sthomas\My Documents\EAST\Workspaces\10869200.wsp

Page 5

Petitioners Amazon Ex. 1010, p. 284 of 399

S25 2	4	("6026402" "6633515").pn. "20030169283" "20030136846"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 3	3	"20030208658" "20030194458"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 4	161	reconfigur\$3 adj (processor micro-processor CPU processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 5	0	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and prefetch	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 6	999	smc.as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 7	0	smc.as. and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 8	0	smc.as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S25 9	0	(smc and computers) .as. and "712".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 0	0	(smc and computers) .as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 1	0	(smc and computers).as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 2	2217	711/170.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 3	438	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 4	1	("6779131").URPN.	USPAT	OR	ON	2006/07/24 11:46
S26 5	8	711/171-172.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 6	81	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 7	81	711/170.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:46
S26 8	527	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S26 9	113	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and bandwidth	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 0	445	reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S27 1	11	(adaptive adj processor) and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46

7/24/2006 12:22:12 PM C:\Documents and Settings\sthomas\My Documents\EAST\Workspaces\10869200.wsp

Page 6

Petitioners Amazon Ex. 1010, p. 285 of 399

S27 2	0	"008128".pa.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:46
S27 3	1	"5024031".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 4	1	"6779131".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 5	1	"6553477".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 6	1	"6678790".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 7	1	"6563746".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 8	8	reconfigur\$3 adj (processor micro-processor CPU microprocessor) and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S27 9	13	711/170-173.ccls. and dynamic near3 logic	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S28 0	16	(src and computers).as.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S28 1	114	711/170.ccls. and dynamic\$4 near3 configur\$5	US-PGPUB; USPAT	OR	ON	2006/07/24 11:46
S28 2	6	711/170.ccls. and dynamic\$4 near3 configur\$5 with cache	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 3	6	"206189".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 4	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 5	81	711/170.ccls. and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 6	298	S263 and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 7	12	S286 and memory with reconfiguring	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 8	57	711/170.ccls. and ((reconfigur\$5 rearrang\$4) and application adj specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S28 9	81	711/170.ccls. and FPGA	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S29 0	9	("5892896" "6060339" "6081463" "6154851" "6204562" "6363502" "6405324" "6483755" "6530005").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47

Petitioners Amazon Ex. 1010, p. 286 of 399

S29 1	29	direct adj execution adj logic	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 2	4	711/170.ccls. and programmable adj logic adj blocks	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 3	6	"869200".ap.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 4	8	711/171-172.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 5	17	711/173.ccls. and FPGA	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S29 6	106	711/170.ccls. and reprogram\$5	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S29 7	93	711/171-172.ccls. and (reprogram\$5 reconfig\$6)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S29 8	82	S297 not S296	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S29 9	19	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and prefetch	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S30 0	7	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and vhdl	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S30 1	47	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and matrix	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S30 2	15	711/170-172.ccls. and ((configur\$5).ti. (configur\$6).ab.) and parallelism	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S30 3	6	711/170-173.ccls. and reconfigurable adj processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S30 4	9	("20030046530" "5737524" "5872919" "5915104" "5953512" "6000014" "6104415" "6216219" "6339819").PN.	US-PGPUB; USPAT; USOCR	OR	ON	2006/07/24 11:47
S30 5	812	reconfigurable adj2 processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S30 6	160	S305 and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47

Petitioners Amazon Ex. 1010, p. 287 of 399

S30 7	5	S271 not S306	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S30 8	6	"008128".ap.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S30 9	49	src adj computers	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S31 0	7	711/117.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 1	19	711/118.ccls. and reconfigurable near3 (memory cache RAM random adj access adj memory processor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 2	4	"859051".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 3	4	"021492".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 4	2	("6574682" "5860111").pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 5	4	("6026402" "6633515").pn. "20030169283" "20030136846"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 6	3	"20030208658" "20030194458"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 7	190	reconfigur\$3 adj (processor micro-processor CPU microprocessor)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 8	126	711/170.ccls. and matrix	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S31 9	214	712/15.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 0	298	S263 and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 1	160	S305 and ("711" "713").clas.	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S32 2	438	reconfigurable adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 3	378	711/170.ccls. and (application near2 specific application-specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 4	314	711/170.ccls. and reconfig\$7	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 5	367	S305 not S270	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47

7/24/2006 12:22:12 PM C:\Documents and Settings\sthomas\My Documents\EAST\Workspaces\10869200.wsp

Page 9

Petitioners Amazon Ex. 1010, p. 288 of 399

S32 6	598	711/170.ccls. and (reconfigur\$5 rearrang\$4 application adj specific)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 7	812	reconfigurable adj2 processor	US-PGPUB; USPAT; JPO	OR	ON	2006/07/24 11:47
S32 8	2	("20030070055" "20030217244")	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S32 9	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 0	707	(configurable reconfigurable "re-configurable") adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 1	789	(configurable reconfigurable "re-configurable") adj (processor (processing adj unit) CPU microprocessor "micro-processor")	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 2	57	((configurable reconfigurable "re-configurable") adj (processor (processing adj unit) CPU microprocessor "micro-processor")). ti.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 3	393	S331 and (FPGA PLD)	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 4	359	S333 not S332	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 5	1	"6507213".pn.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 6	4	("6507213").URPN.	USPAT	OR	ON	2006/07/24 11:47
S33 7	957	((configurable reconfigurable "re-configurable") adj (processor (processing adj unit) CPU microprocessor "micro-processor" cache))	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 8	391	S337 and fpga	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S33 9	15	S338 and "711".clas.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 0	30	direct adj execut\$3 adj logic	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 1	20	memory adj algorithm adj processor	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 2	6	"869200".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 3	3363	711/170-173.ccls.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47

Petitioners Amazon Ex. 1010, p. 289 of 399

S34 4	35	S343 and reconfigurable near3 (processor multiprocessor cache CPU (processing adj unit))	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 5	3	"682579".ap.	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 6	1	"20030088610"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 7	0	"2003004117"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 8	1	"20030004117"	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S34 9	10	hoyle.in. and operating adj system	US-PGPUB; USPAT	OR	ON	2006/07/24 11:47
S35 0	1	"6507898".pn.	USPAT	OR	OFF	2006/07/24 12:06
S35 1	1	"6507898".pn.	USPAT	OR	OFF	2006/07/24 12:06

Petitioners Amazon Ex. 1010, p. 290 of 399

KINTERFERENCE SEARCH X

•

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L5	26	(processor and prefetch\$3 and memory and algorithm).clm.	US-PGPUB; USPAT	OR	ON	2006/07/24 12:19

Petitioners Amazon Ex. 1010, p. 291 of 399