	F
10	9
3	d
/02	Ġ
N	1
	1

11-01-0	SIBEBEIE	_ 1U 51Us
---------	----------	-----------

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.	SRC015				
First Inventor	Jon M. Huppenthal et al.				
Title	MULTI-ADAPTIVE PROCESSING SYSTEMS AND TECHNIQUES FOR ENHANCING PARALLELISM AND PERFORMANCE OF COMPUTATIONALS FUNCTIONS				
Express Mail Label No.	EV035493558US				

		- 1				FUNCTION		COMPUTATIONAL
L			Express N	1ail Labe	el No.	EV0354	193558U	3
		APPLICATION ELEMENTS			Box Pa	ant Commissi atent Applicat ngton, DC 20	ion	atents
1. 2. 3.		Fee Transmittal Form (submit an original and a duplicate for fee pl Applicant claims small entity status. See 37 CFR 1.27 Specification [total pages34_ (preferred Arrangement set forth below) - Descriptive title of the Invention - Cross References to Related Applicatio - Statement Regarding Fed sponsored R Reference to sequence listing, a table, computer program listing appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings - Detailed Description - Claim(s)]	7	CD-ROM or Comp leotide a oplicable S i. ii. S ACCON Assignr 37 CF	o, all necessary computer Read pecification Se	duplicate, n (Append Acid Sequency) able Form equence List for CD-R fying identite PPLICATI (coversheet	large table ix) uence Submission ting on: (2 copies); or y of above copies ION PARTS t/document(s)) Power of
- Claim(s) - Abstract of the Disclosure 4.			(when there is an assignee) Attorney 11. □ English Translation Document 12. □ IDS & Form PTO/SB/08A □ Copies of IDS Citations 13. □ Preliminary Amendment 14. ☑ Return Receipt Postcard (MPEP 503) 15. □ Certified Copy of Priority Document(s) 16. □ Nonpublication Request Under 35 USC 122(b)(2)(B)(i). Applicant must attach form PTO/SB/35 17. ☑ Other: Certificate of Mailing					
Price FOR part of	Continu	ONTINUING APPLICATION, check apply amendment, or in an Application Data pation Divisional Continuation-in Examiner. Examiner. Examiner disclosure of the accompanying continuation or divisional application pain inadvertently omitted form the submitted application pain.	sheet under	ox, and su 37 CFR	ipply the 1.76: or applic Group	requisite info	/	
		19. COF	RRESPOND	ENCE A	DDRES	S		(4)
Nar		mer Number or Bar Code Label 252	35	or 🗌 (Correspo	ondence addr	ess below	
	Iress			-				
_								
City	_	State				ZIP	_	
T	ame (f	Print/Type) William J. Kubida		egistratio	n No	Fax	20.664	
-	- (, Kudida		VI	n NO.		29,664	
(5	Signatu	ire)	X.	na	0	Date	31 00	2002

VVCS - 80404/0018 - 56592 v1

SDIEDL, BIEZBSDI

PATENT EXPRESS MAIL NO. EV035493558US Attorney Docket No. SRC015 Client/Matter No. 80404.0018

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Jon M. Huppenthal and David E. Caliga

Serial No. NEW

Filed: Herewith

For: MULTI-ADAPTIVE PROCESSING SYSTEMS AND TECHNIQUES FOR ENHANCING PARALLELISM AND PERFORMANCE OF COMPUTATIONAL FUNCTIONS

CERTIFICATE OF MAILING BY EXPRESS MAIL

Box PATENT APPLICATION Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

The undersigned hereby certifies that the following documents:

1. Utility Patent Application Transmittal;

2. Utility Patent Application;

3. Unexecuted Declaration for Utility Patent Application;

20 sheets of drawings;

Return postcard; and

6. Certificate of Mailing By Express Mail

relating to the above application, were deposited as "Express Mail", Mailing Label No. EV035493558US, with the United States Postal Service, addressed to Box PATENT APPLICATION, The Assistant Commissioner for Patents, Washington, D.C., 20231,

Maile

31 October 2002.

31 Ochober 2002

Date

31 Corosin 2002

Date

William J. Kubida, Reg. No. 29,664

HOGAN & HARTSON LLP

One Tabor Center

1200 17th Street, Suite 1500

Denver, Colorado 80202

(719) 448-5909 Tel

(303) 899-7333 Fax

\\\CS - 80404/0018 - 56592 v1

PATENT Attorney Docket No. SRC015 Client No. 80404.0018 Express Mail No. EV035493558US

MULTI-ADAPTIVE PROCESSING SYSTEMS AND TECHNIQUES FOR ENHANCING PARALLELISM AND PERFORMANCE OF COMPUTATIONAL FUNCTIONS

CROSS REFERENCE TO RELATED PATENT APPLICATIONS

The present invention is related to the subject matter of United States Patent Application Ser. No. 09/755,744 filed January 5, 2001 for: "Multiprocessor 5 Computer Architecture Incorporating a Plurality of Memory Algorithm Processors in the Memory Subsystem" and is further related to the subject matter of United States Patent No. 6,454,687 for: "System and Method for Accelerating Web Site Access and Processing Utilizing a Computer System Incorporating 10 Reconfigurable Processors Operating Under a Single Operating System Image", all of which are assigned to SRC Computers, Inc., Colorado Springs, Colorado and the disclosures of which are herein specifically 15 incorporated in their entirety by this reference.

COPYRIGHT NOTICE/PERMISSION

A portion of the disclosure of this patent document may contain material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure as it appears in the United States Patent and Trademark Office patent file or records, but otherwise, reserves all copyright rights whatsoever. The following notice applies to the software and data and described below, inclusive of the drawing figures where applicable: Copyright © 2000, SRC Computers, Inc.

\\\CS - 80404/0018 - 56166 v1

20

2

BACKGROUND OF THE INVENTION

The present invention relates, in general, to the field of computing systems and techniques. More particularly, the present invention relates to multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions.

Currently, most large software applications achieve high performance operation through the use of parallel processing. This technique allows multiple processors to work simultaneously on the same problem to achieve a solution in a fraction of the time required for a single processor to accomplish the same result. The processors in use may be performing many copies of the same operation, or may be performing totally different operations, but in either case all processors are working simultaneously.

The use of such parallel processing has led to the proliferation of both multi-processor boards and large scale clustered systems. However, as more and more performance is required, so is more parallelism, resulting in ever larger systems. Clusters exist today that have tens of thousands of processors and can occupy football fields of space. Systems of such a large physical size present many obvious downsides, including, among other factors, facility requirements, power, heat generation and reliability.

SUMMARY OF THE INVENTION

However, if a processor technology could be
employed that offers orders of magnitude more
parallelism per processor, these systems could be
reduced in size by a comparable factor. Such a
processor or processing element is possible through

\\\CS - 80404/0018 - 56166 v1

20

the use of a reconfigurable processor. Reconfigurable processors instantiate only the functional units needed to solve a particular application, and as a result, have available space to instantiate as many functional units as may be required to solve the problem up to the total capacity of the integrated circuit chips they employ.

At present, reconfigurable processors, such as multi-adaptive processor elements (MAPTM, a trademark of SRC Computers, Inc.) can achieve two to three orders of magnitude more parallelism and performance than state-of-the-art microprocessors. Through the advantageous application of adaptive processing techniques as disclosed herein, this type of reconfigurable processing parallelism may be employed in a variety of applications resulting in significantly higher performance than that which can now be achieved while using significantly smaller and less expensive computer systems.

However, in addition to these benefits, there is an additional much less obvious one that can have even greater impact on certain applications and has only become available with the advent of multi-million gate reconfigurable chips. Performance gains are also realized by reconfigurable processors due to the much tighter coupling of the parallel functional units within each chip than can be accomplished in a microprocessor based computing system.

In a multi-processor, microprocessor-based

30 system, each processor is allocated but a relatively small portion of the total problem called a cell.

However, to solve the total problem, results of one processor are often required by many adjacent cells because their cells interact at the boundary and

\\\CS - 80404/0018 - 56166 v1

20

4

upwards of six or more cells, all having to interact to compute results, would not be uncommon.

Consequently, intermediate results must be passed around the system in order to complete the computation of the total problem. This, of necessity, involves numerous other chips and busses that run at much slower speeds than the microprocessor thus resulting in system performance often many orders of magnitude lower than the raw computation time.

On the other hand, in the use of an adaptive processor-based system, since ten to one thousand times more computations can be performed within a single chip, any boundary data that is shared between these functional units need never leave a single integrated circuit chip. Therefore, data moving around the system, and its impact on reducing overall system performance, can also be reduced by two or three orders of magnitude. This will allow both significant improvements in performance in certain applications as well as enabling certain applications to be performed in a practical timeframe that could not previously be accomplished.

Particularly disclosed herein is a method for data processing in a reconfigurable computing system comprising a plurality of functional units. The method comprises: defining a calculation for the reconfigurable computing system; instantiating at least two of the functional units to perform the calculation; utilizing a first of the functional units to operate upon a subsequent data dimension of the calculation and substantially concurrently utilizing a second of the functional units to operate upon a previous data dimension of the calculation.

\\\CS - 80404/0018 - 56166 v1

25

Further disclosed herein is a method for data processing in a reconfigurable computing system comprising a plurality of functional units. The method comprises: defining a first systolic wall comprising 5 rows of cells forming a subset of the plurality of functional units; computing a value at each of the cells in at least a first row of the first systolic wall; communicating the values between cells in the first row of the cells to produce updated values; communicating the updated values to a second row of the first systolic wall; and substantially concurrently providing the updated values to a first row of a second systolic wall of rows of cells in the subset of the plurality of functional units.

Also disclosed herein is a method for data processing in a reconfigurable processing system which includes setting up a systolic processing form employing a speculative processing strategy.

BRIEF DESCRIPTION OF THE DRAWINGS

The aforementioned and other features and objects of the present invention and the manner of attaining them will become more apparent and the invention itself will be best understood by reference to the following description of a preferred embodiment taken in conjunction with the accompanying drawings, wherein:

Fig. 1 is a simplified functional block diagram of typical clustered inter-processor communications path in a conventional multi-processor computing system;

. Fig. 2 is a functional block diagram of an adaptive processor communications path illustrating the many functional units ("FU") interconnected by

reconfigurable routing resources within the adaptive processor chip;

Fig. 3A is a graph of the actual performance improvement versus the number of processors utilized and illustrating the deviation from perfect scalability of a particular application utilizing a conventional multi-processor computing system such as that illustrated in Fig. 1;

Fig. 3B is a corresponding graph of the actual
10 performance improvement versus the number of
processors utilized and illustrating the performance
improvement over a conventional multi-processor
computing system utilizing an adaptive processor-based
computing system such as that illustrated in Fig. 2;

15 Fig. 4A is a simplified logic flowchart illustrating a conventional sequential processing operation in which nested Loops A and B are alternately active on different phases of the process;

Fig. 4B is a comparative, simplified logic

20 flowchart illustrating multi-dimensional processing in accordance with the technique of the present invention wherein multiple dimensions of data are processed by both Loops A and B such that the computing system logic is operative on every clock cycle;

25 Fig. 5A is illustrative of a general process for performing a representative multi-dimensional pipeline operation in the form of a seismic migration imaging function utilizing the parallelism available in the utilization of the adaptive processing techniques of the present invention;

Fig. 5B is a follow-on illustration of the computation phases employed in implementing the exemplary seismic migration imaging function of the preceding figure;

\\\CS - 80404/0018 - 56166 v1

Fig. 6A is a simplified logic flowchart for a particular seismic migration imaging application illustrative of the parallelism provided in the use of an adaptive processor-based computing system;

Fig 6B illustrates the computational process which may be employed by a microprocessor in the execution of the seismic imaging application of the preceding figure;

Fig. 6C illustrates the first step in the computational process which may be employed by an adaptive processor in the execution of the seismic imaging application of Fig. 6A in which a first shot (S1) is started;

Fig. 6D illustrates the second step in the same computational process for the execution of the seismic imaging application of Fig. 6A in which a second shot (S2) is started;

Fig. 6E illustrates the third step in the same computational process for the execution of the seismic imaging application of Fig. 6A in which the operation on the first and second shots is continued through compute;

Fig. 6F illustrates the fourth step in the same computational process showing the subsequent operation on shots S1 and S2;

Fig. 6G illustrates the fifth step in the same computational process followed by the continued downward propagation of shots S1 and S2 over all of the depth slices;

Fig. 7A illustrates a process for performing a representative systolic wavefront operation in the form of a reservoir simulation function also utilizing the parallelism available in the utilization of the

\\\CS - 80404/0018 - 56166 v1

20

adaptive processing techniques of the present invention:

Fig. 7B illustrates the general computation of fluid flow properties in the reservoir simulation of the preceding figure which are communicated to neighboring cells;

Fig. 7C illustrates the creation of a systolic wall of computation at Time Set 1 which has been started for a vertical wall of cells and in which communication of values between adjacent rows in the vertical wall can occur without storing values to memory;

Fig. 7D is a follow on illustration of the creation of a systolic wall of computation at Time Set 1 and Time Set 2 showing how a second vertical wall of cells is started after the computation for cells in the corresponding row of the first wall has been completed;

Fig. 8A illustrates yet another process for performing a representative systolic wavefront operation in the form of the systolic processing of bioinformatics also utilizing the parallelism available in the utilization of the adaptive processing techniques of the present invention;

Fig. 8B illustrates a systolic wavefront processing operation which further incorporates a speculative processing strategy based upon an evaluation of the rate of change of XB;

Fig. 8C is a further illustration of the systolic wavefront processing operation of the preceding figure incorporating speculative processing;

Fig. 9A illustrates still another process for performing a representative systolic wavefront operation in the form of structure codes calculating

\\\CS - 80404/0018 - 56166 v1

20

25

polynomials at grid intersections, again utilizing the parallelism available in the utilization of the adaptive processing techniques of the present invention;

Fig. 9B illustrates the computation start for a vertical wall of grid points at Time Set 1 for a polynomial evaluation performed on grid intersections wherein calculations between rows are done in a stochastic fashion using values from a previous row;

and

Fig. 9C is a further illustration of the polynomial evaluation performed on grid intersections of the preceding figure wherein a second wall is started after the cells in the corresponding row of the first wall have been completed.

DESCRIPTION OF A REPRESENTATIVE EMBODIMENT

This application incorporates by reference the entire disclosure of Caliga, D. et al. "Delivering Acceleration: "The Potential for Increased HPC Application Performance Using Reconfigurable Logic", SC2001, November 2001, ACM 1-58113-293-X/01/0011.

With reference now to Fig. 1, a simplified functional block diagram of typical clustered interprocessor communications path in a conventional multiprocessor computing system 100 is shown. The computer system comprises a number of memory and input/output ("I/O" controller integrated circuits ("ICs") 1020 through 102N, (e.g. "North Bridge") 102 such as the P4X333/P4X400 devices available from VIA Technologies, Inc.; the M1647 device available from Acer Labs, Inc. and the 824430X device available from Intel Corporation. The North Bridge IC 102 is coupled by means of a Front Side Bus ("FSB") to one or more

\\cs - 80404/0018 - 56166 v1

15

20

25

microprocessors 104_{00} though 104_{03} and 104_{N0} through 104_{N3} such as one of the Pentium® series of processors also available from Intel Corporation.

The North Bridge ICs 102_0 through 102_N are coupled to respective blocks of memory 106_0 through 106_N as well as to a corresponding I/O bridge element 108_0 through 108_N . A network interface card ("NIC") 110_0 through 210_N couples the I/O bus of the respective I/O bridge 108_0 through 108_N to a cluster bus coupled to a common clustering hub (or Ethernet Switch) 112.

Since typically a maximum of four microprocessors 104, each with two or four functional units, can reside on a single Front Side Bus, any communication to more than four must pass over the Front Side Bus, inter-bridge bus, input/output ("I/O") bus, cluster interconnect (e.g. an Ethernet clustering hub 112) and then back again to the receiving processor 104. The I/O bus is typically an order of magnitude lower in bandwidth than the Front Side Bus, which means that any processing involving more than the four processors 104 will be significantly throttled by the loose coupling caused by the interconnect. All of this is eliminated with a reconfigurable processor having hundreds or thousands of functional units per processor.

With reference additionally now to Fig. 2, a functional block diagram of an adaptive processor 200 communications path for implementing the technique of the present invention is shown. The adaptive processor 200 includes an adaptive processor chip 202 incorporates a large number of functional units ("FU") 204 interconnected by reconfigurable routing resources. The adaptive processor chip 202 is coupled to a memory element 206 as well as an interconnect 208

\\\CS - 80404/0018 - 56166 v1

10

15

20

25

11

and a number of additional adaptive processor chips 210.

As shown, each adaptive processor chip 202 can contain thousands of functional units 204 dedicated to 5 the particular problem at hand. Interconnect between these functional units is created by reconfigurable routing resources inside each chip 202. As a result, the functional units 204 can share or exchange data at much higher data rates and lower latencies than a standard microprocessor 104 (Fig. 1). In addition, the adaptive processor chips 202 can connect directly to the inter-processor interconnect 208 and do not require the data to be passed through multiple chips in a chipset in order to communicate. This is because the adaptive processor can implement whatever kind of interface is needed to accomplish this connection.

With reference additionally now to Fig. 3A, a graph of the actual performance improvement versus the number of processors utilized in a conventional multiprocessor computing system 100 (Fig. 1) is shown. In this figure, the deviation from perfect scalability of a particular application is illustrated for such a system.

With reference additionally now to Fig. 3B, a corresponding graph of the actual performance improvement versus the number of processors utilized in an adaptive processor-based computing system 200 (Fig. 2) is shown. In this figure, the performance improvement provided with an adaptive processor-based computing system 200 over that of a conventional multi-processor computing system 100 is illustrated.

With reference additionally now to Fig. 4A, a simplified logic flowchart is provided illustrating a conventional sequential processing operation 400 in

\\\CS - 80404/0018 - 56166 v1

10

15

20

which nested Loops A (first loop 402) and B (second loop 404) are alternately active on different phases of the process.

As shown, the standard implementation of applications that have a set of nested loops 402,404 is to complete the processing of the first loop 402 before proceeding to the second loop 404. The problem inherent in this approach, particularly when utilized in conjunction with field programmable gate arrays ("FPGAs") is that all of the logic that has been instantiated is not being completely utilized.

With reference additionally now to Fig. 4B, a comparative, simplified logic flowchart is shown illustrating a multi-dimensional process 410 in accordance with the technique of the present invention. The multi-dimensional process 410 is effectuated such that multiple dimensions of data are processed by both Loops A (first loop 412) and B (second loop 414) such that the computing system logic is operative on every clock cycle.

In contrast to the sequential processing operation 400 (Fig. 4A) the solution to the problem of most effectively utilizing available resources is to have an application evaluate a problem in a data flow sense. That is, it will "pass" a subsequent dimension of a given problem through the first loop 412 of logic concurrently with the previous dimension of data being processed through the second loop 414. In practice, a "dimension" of data can be: multiple vectors of a problem, multiple planes of a problem, multiple time steps in a problem and so forth.

With reference additionally now to Fig. 5A, a general process for performing a representative multi-dimensional pipeline operation is shown in the form of

\\\CS - 80404/0018 - 56166 v1

10

15

20

25

a seismic migration imaging function 500. The process 500 can be adapted to utilize the parallelism available in the utilization of the adaptive processing techniques of the present invention in the form of a multi-adaptive processor (MAPTM, a trademark of SRC Computers, Inc., assignee of the present invention) STEP3d routine 502. The MAP STEP3d routine 502 is operation to utilize velocity data 504, source data 506 and receiver data 508 to produce a resultant image 510 as will be more fully described hereinafter.

With reference additionally now to Fig. 5B, the MAP STEP3d routine 502 of the preceding figure is shown in the various computational phases of: MAPTRI_x 520, MAPTRI_y 522, MAPTRI_d+ 524 and MAPTRI_d- 526.

With reference additionally now to Fig. 6A, a simplified logic flowchart for a particular seismic migration imaging application 600 is shown. The seismic migration imaging application 600 is illustrative of the parallelism provided in the use of an adaptive processor-based computing system 200 such as that shown in Fig. 2. The representative application 600 demonstrates a nested loop parallelism in the tri-diagonal solver and the same logic can be implemented for the multiple tri-diagonal solvers in the x, y, d+ and d- directions. The computational phases of: MAPTRI_x 520, MAPTRI_y 522, MAPTRI_d+ 524 and MAPTRI_d- 526 are again illustrated.

With reference additionally now to Fig. 6B, a computational process 610 is shown which may be employed by a microprocessor ("mP") in the execution of the seismic imaging application 600 of the preceding figure. The process 610 includes the step 612 of reading the source field $[S(Z_0)]$ and receiver field $[R(Z_0)]$ as well as the velocity field $[V(Z_0)]$ at

\\\CS - 80404/0018 - 56166 v1

15

20

step 614. At step 616 values are computed for $S(Z_{nz})$, $R(Z_{nz})$ which step is followed by the phases MAPTRI_x 520 and MAPTRI_y 522. At step 618, the image of $Z_{1/2}$ is computed. This is followed by the phases MAPTRI_d+ 524 and MAPTRI_d- 526 to produce the resultant image Z at step 620. The process 610 loops over the depth slices as indicated by reference number 622 and loops over the shots as indicated by reference number 624.

10 With reference additionally now to Fig. 6C, the first step in a computational process 650 in accordance with the technique of the present invention is shown in which a first shot (S1) is started. The process 650 may be employed by an adaptive processor (e.g. a MAPTM adaptive processor) as disclosed herein in the execution of the seismic imaging application 600 of Fig. 6A. As indicated by the shaded block, the phase MAPTRI x 520 is active.

With reference additionally now to Fig. 6D, the second step in the computational process 650 is shown at a point at which a second shot (S2) is started. Again, as indicated by the shaded blocks, the phase MAPTRI_x 520 is active for S2, the phase MAPTRI_y 522 is active for S1 and image $Z_{1/2}$ has been produced at step 618. As shown, adaptive processors in accordance with the disclosure of the present invention support computation pipelining in multiple dimensions and the parallelism in Z and shots is shown at step 612.

With reference additionally now to Fig. 6E, the third step in the computational process 650 is shown in which the operation on the first and second shots is continued through compute. As indicated by the shaded blocks, the phase MAPTRI d+ 524 is active for

\\\CS - 80404/0018 - 56166 v1

S1, the phase MAPTRI_y 522 is active for S2 and image $Z_{1/2}$ has been produced at step 618.

With reference additionally now to Fig. 6F, the fourth step in the computational process 650 is shown illustrating the subsequent operation on shots S1 and S2. The phase MAPTRI_d+ 524 is active for S2, the phase MAPTRI_d- 526 is active for S1 and image Z has been produced at step 620.

With reference additionally now to Fig. 6G, the fifth step in the computational process 650 is shown as followed by the continued downward propagation of shots S1 and S2 over all of the depth slices. The phase MAPTRI_x 520 is active for S1, the phase MAPTRI_d- 526 is active for S2 and image Z has been produced at step 620.

With reference additionally now to Fig. 7A, a process 700 for performing a representative systolic wavefront operation in the form of a reservoir simulation function is shown which utilizes the parallelism available in the adaptive processing techniques of the present invention. The process 700 includes a "k" loop 702, "j" loop 704 and "i" loop 706 as shown.

With reference additionally now to Fig. 7B, the general computation of fluid flow properties in the reservoir simulation process 700 of the preceding figure are illustrated as values are communicated between a group of neighboring cells 710. The group of neighboring cells 710 comprises, in the simplified illustration shown, first, second and third walls of cells 712, 714 and 716 respectively. Each of the walls of cells includes a corresponding number of first, second, third and fourth rows 718, 720, 722 and 724 respectively.

\\\CS - 80404/0018 - 56166 v1

15

20

As shown, the computation of fluid flow properties are communicated to neighboring cells 710 and, importantly, this computation can be scheduled to eliminate the need for data storage. In accordance with the technique of the present invention, a set of cells can reside in an adaptive processor and the pipeline of computation can extend across multiple adaptive processors. Communication overhead between multiple adaptive processors may be advantageously minimized through the use of MAP™ adaptive processor chain ports as disclosed in U.S. Patent No. 6,339,819 issued on January 15, 2002 for: "Multiprocessor With Each Processor Element Accessing Operands in Loaded Input Buffer and Forwarding Results to FIFO Output Buffer", assigned to SRC Computers, Inc., assignee of the present invention, the disclosure of which is herein specifically incorporated by this reference.

With reference additionally now to Fig. 7C, the creation of a systolic wall 712 of computation at Time Set 1 is shown. The systolic wall 712 has been started for a vertical wall of cells and communication of values between adjacent rows 718 through 724 in the vertical wall can occur without storing values to memory.

With reference additionally now to Fig. 7D, a follow on illustration of the creation of a systolic wall 712 of computation at Time Set 1 and a second systolic wall 714 at Time Set 2 is shown. In operation, a second vertical wall of cells is started after the computation for cells in the corresponding row of the first wall has been completed. Thus, for example, at time t₀, the first row 718 of systolic wall 712 is completed and the results passed to the first row 718 of the second systolic wall 714. At

\\\CS - 80404/0018 - 56166 v1

20

25

time t_1 , the second row 720 of the first systolic wall 712 and the first row 718 of the second systolic wall 714 are computed. Thereafter, at time t_2 , the third row 722 of the first systolic wall 712 and the second row 720 of the second systolic wall 714 are computed. The process continues in this manner for all rows and all walls.

With reference additionally now to Fig. 8A, yet another process 800 for performing a representative systolic wavefront operation is shown. The process 800 is in the form of the systolic processing of bioinformatics and also utilizes the parallelism available in the adaptive processing techniques of the present invention. As shown, systolic processing in the process 800 can pass previously computed data down within a column (e.g. one of columns 802, 804 and 806) as to subsequent columns as well (e.g. from column 802 to 804; from column 804 to 806 etc.) The computational advantage provided is the processing of the second column 804 can begin after only a few clock cycles following the start of the processing of the first column 802 to compute the first "match" state.

With reference additionally now to Fig. 8B, a systolic wavefront processing operation 810 is shown. The processing operation 810, comprising "i" loop 812 and "k" loop 814 now further incorporates a speculative processing strategy based upon an evaluation of the rate of change of XB.

A straightforward systolic processing operation could be used for performing the operation 810 but for the problem inherent in the computation of XB as its value XB[i] 816 can not be known until the completion of the entire "k" loop 814. After evaluating the rate of change of XB, it was determined that a speculative

\\\cs - 80404/0018 - 56166 v1

15

20

25

processing strategy could be used for the problem. A normal systolic form is set up and the value of XB is held constant for the set of columns computed in the systolic set. At the bottom of each column, the value of XB[i] 816 is then computed.

With reference additionally now to Fig. 8C, a further illustration of the systolic wavefront processing operation 810 incorporating speculative processing of the preceding figure is shown. The speculative processing includes "j" columns 8180 through 818; as shown. Each of the columns 818 assumes that XB[i+j] has a constant value. A test is conducted at the bottom of each of the columns 818 to determine with the XB value changes as indicated at steps 820; through 820;. If the value of XB changes at the i+n column, the process is then restarted at that column 818. Since the rate of change of XB is relatively slow, the "cost" of the compute operation can be greatly reduced.

With reference additionally now to Fig. 9A, another process 900 for performing a representative systolic wavefront operation is shown in the form of structure codes calculating polynomials at grid intersections 902. The process 900 advantageously utilizes the parallelism available in the adaptive processing techniques of the present invention.

With reference additionally now to Figs. 9B and 9C, the computation start for a vertical wall 910 of grid points at Time Set 1 is shown for a polynomial evaluation performed on grid intersections 902 (Fig. 9A) wherein calculations between rows 912, 914, 016 and 918 are done in a stochastic fashion using values from a previous row. As shown, a polynomial evaluation is performed on the grid intersections 902

\\\CS - 80404/0018 - 56166 v1

10

15

20

such that a second wall 910_1 is started after the cells in the corresponding row of the first wall 910_0 have been completed.

As can be determined from the foregoing, the

multi-adaptive processing systems and techniques for
enhancing parallelism and performance of computational
functions disclosed herein can be employed in a myriad
of applications including multi-dimensional pipeline
computations for seismic applications, search

algorithms, information security, chemical and
biological applications, filtering and the like as
well as for systolic wavefront computations for fluid
flow and structures analysis, bioinformatics etc.
Some applications may also employ both the multidimensional pipeline and systolic wavefront
methodologies.

Following are representative applications of the techniques for adaptive processor based computation disclosed herein:

20 Imaging

25

Seismic: These applications, typically used in the oil and gas exploration industries, process echo data to produce detailed analysis of subsurface features. The applications use data collected at numerous points and consisting of many repeated parameters. Due to this, these programs are ideal candidates to take advantage of parallel computing. In addition, because the results of the computation on one data point are used in the computation of the next, these programs will particularly benefit from the tight parallelism that can be found in the use of adaptive or reconfigurable processors.

Synthetic Aperture Radar ("SAR"): These applications are typically used in geographical

\\\cs - 80404/0018 - 56166 v1

imaging. The applications use data collected in swaths. Processing consists of repeated operations on data that has been sectioned in cells. These programs are also ideal candidates to take advantage of parallel computing and in particular to benefit from the tight parallelism that can be found in adaptive or reconfigurable processors.

JPEG Image compression: These applications partition an image into numerous blocks. These blocks then have a set of operations performed on them. The operations can be parallelized across numerous blocks. The combination of the set of operations and the parallelism will particularly benefit from the tight parallelism that can be found in adaptive or reconfigurable processors.

MPEG Image compression: These applications partition a frame into numerous blocks. These blocks then have a set of operations performed on them. The operations can be parallelized across numerous blocks. In addition, there are numerous operations that are performed on adjacent frames. The combination of the set of operations and the parallelism will particularly benefit from the tight parallelism that can be found in adaptive or reconfigurable processors.

25 Fluid flow

15

20

Reservoir Simulation: These applications, also typically used in the oil and gas production industries, process fluid flow data in the oil and gas subsurface reservoirs to produce extraction models. The application will define a three dimensional ("3d") set of cells that contain the oil and gas reservoir. These programs are ideal candidates to take advantage of parallel or adaptive computing because there are repeated operations on each cell. In addition,

\\\CS - 80404/0018 - 56166 v1

information computed for each cell is then passed to neighboring cells. These programs will particularly benefit from the tight parallelism that can be found in adaptive or reconfigurable processors.

Weather prediction: Such an application will partition the forecast area into logical grid cells. The computational algorithms will then perform calculations that have polynomials that have nodes associated with the grid cells. These programs are ideal candidates to take advantage of adaptive or parallel computing because there are repeated operations on each cell associated with the set of times computed in the forecast.

Automotive: These applications investigate the aerodynamics of automobile or other aerodynamic structures. The application generally divides the space surrounding the automobile structure into logical cells that are associated with nodes in computational polynomials. These programs are ideal candidates to take advantage of adaptive or parallel computing because there are repeated operations on each cell associated with the set of wind velocities computed in the forecast. These programs will benefit from the tight parallelism that can be found in adaptive or reconfigurable processors.

Aerospace: These applications investigate the aerodynamics of aerospace/airplane structures. The application divides the space surrounding the aerospace/airplane structure into logical cells that are associated with nodes in computational polynomials. These programs are ideal candidates to take advantage of parallel computing because there are repeated operations on each cell associated with the set of wind velocities computed in the forecast.

\\\cs - 80404/0018 - 56166 v1

5

10

15

20

25

These programs will benefit from the tight parallelism that can be found in adaptive or reconfigurable processors.

Plastic Injection Molding: These applications
investigate the molding parameters of injecting liquid
plastic into molds. The application divides the space
inside the mold into logical cells that are also
associated with nodes in computational polynomials.
These programs are ideal candidates to take advantage
of parallel computing because there are repeated
operations on each cell associated with the set of
injection parameters. These programs will benefit
from the tight parallelism that can be found in
adaptive or reconfigurable processors.

15 Structures

20

25

Crash Analysis: These applications are typically used in the automotive or aviation industry. The application will partition the entire automobile into components. These components are then subdivided into cells. The application will analyze the effect of a collision on the structure of the automobile. These programs are ideal candidates for parallel computing because there are repeated operations on each cell and they receive computed information from their neighboring cells. These programs will benefit from the tight parallelism that can be found in adaptive or reconfigurable processors.

Structural Analysis: These applications investigate the properties of structural integrity. The application divides the structure into logical cells that are associated with nodes in computational polynomials. These programs are ideal candidates to take advantage of parallel computing because there are repeated operations on each cell associated with load

\\\cs - 80404/0018 - 56166 v1

and stress. These programs will benefit from the tight parallelism that can be found in adaptive or reconfigurable processors.

Search algorithms

Image searches: These applications are typically used in the security industry for fingerprint matching, facial recognition and the like. The application seeks matches in either a collection of subsets of the total image or the total image itself.

The process compares pixels of the model to pixels of a record from an image database. These programs are ideal candidates for parallel computing because of the correlation of comparison results that exist for each pixel in the subsets or entire image. These programs will benefit from the tight parallelism that can be found in adaptive or reconfigurable processors.

Data mining: These applications are typically used in commercial market spaces. The application seeks matches in a set of search information (e.g. character strings) in each record in a database. The application then produces a match correlation for all data records. A match correlation is produced from the comparison results for each set of search information with all characters in a database record. These programs are ideal candidates for parallel computing because of the repeated comparison operations that exist all character comparisons of the set of search information with each character in the database record. These programs will benefit from the tight parallelism that can be found in adaptive or reconfigurable processors.

\\\CS - 80404/0018 - 56166 v1

20

24

Finance

10

15

20

25

30

Financial modeling: The application creates numerous strategies for each decision step in the modeling process. The results of a computational step are feed into another set of strategies for subsequence modeling steps. These programs are ideal candidates to take advantage of parallel computing because there are repeated operations on each strategy within a modeling step. These programs will benefit from the tight parallelism that can be found in adaptive or reconfigurable processors.

Information Security

Encryption/Decryption: The application applies an algorithm that converts the original data into an encrypted, or "protected", form. The process is applied to each set of N bits in the original data. Decryption reverses the process to deliver the original data. These programs are ideal candidates for parallel computing because there are repeated operations on each N bits of data. These programs will benefit from the tight parallelism that can be found in adaptive or reconfigurable processors.

Chemistry/Biology

Genetic pattern matching: These applications are typically used in the bioinformatics industry. The application looks for matches of a particular genetic sequence (or model) to a database of genetic records. The application compares each character in the model to the characters in genetic record. These programs are ideal candidates for parallel computing because of the repeated comparison operations that exist for all character comparisons of the model with each character in the genetic record. These programs will benefit

\\\cs - 80404/0018 - 56166 v1

from the tight parallelism that can be found in adaptive or reconfigurable processors.

Protein Folding: These applications are typically used by pharmaceutical companies. The application investigates the dynamics of the deformation of the protein structure. The application uses a set of equations which are recomputed at various "time" intervals to model the protein folding. These programs are ideal candidates for parallel computing because of the repeated computations on a large set of time intervals in the modeling sequence. These programs will benefit from the tight parallelism that can be found in adaptive or reconfigurable processors

Organic structure interaction: These applications are typically used by chemical and drug companies. The application investigates the dynamics of organic structures as they are interacting. The application uses a set of equations which are recomputed at various "time" intervals to model how the organic structure interact. These programs are ideal candidates for parallel computing because of the repeated computations on a large set of time intervals in the modeling sequence. These programs will benefit from the tight parallelism that can be found in adaptive or reconfigurable processors

Signals

10

15

20

25

30

Filtering: Applications often utilize filtering techniques to "clean-up" a recorded data sequence. This technique is utilized in a wide variety of industries. The application generally applies a set of filter coefficients to each data point in the recorded sequence. These programs are ideal candidates for parallel computing because of the repeated computations to all data points in the

\\\CS - 80404/0018 - 56166 v1

sequence and all sequences. These programs will benefit from the tight parallelism that can be found in adaptive or reconfigurable processors.

While there have been described above the principles of the present invention in conjunction with specific, exemplary applications for the use of adaptive processor-based systems in the implementation of multi-dimensional pipeline and systolic wavefront computations, it is to be clearly understood that the foregoing descriptions are made only by way of example 10 and not as a limitation to the scope of the invention. Particularly, it is recognized that the teachings of the foregoing disclosure will suggest other modifications to those persons skilled in the relevant art. Such modifications may involve other features which are already known per se and which may be used instead of or in addition to features already described herein. Although claims have been formulated in this application to particular combinations of features, it should be understood that 20 the scope of the disclosure herein also includes any novel feature or any novel combination of features. disclosed either explicitly or implicitly or any generalization or modification thereof which would be apparent to persons skilled in the relevant art, 25 whether or not such relates to the same invention as presently claimed in any claim and whether or not it mitigates any or all of the same technical problems as confronted by the present invention. The applicants hereby reserve the right to formulate new claims to 30 such features and/or combinations of such features during the prosecution of the present application or of any further application derived therefrom.

What is claimed is:

35

\\\CS - 80404/0018 - 56166 v1

CLAIMS:

- 1. A method for data processing in a reconfigurable computing system comprising a plurality of functional units, said method comprising:
- 5 defining a calculation for said reconfigurable computing system;

instantiating at least two of said functional units to perform said calculation;

utilizing a first of said functional units to

10 operate upon a subsequent data dimension of said

calculation; and

substantially concurrently utilizing a second of said functional units to operate upon a previous data dimension of said calculation.

- 15 2. The method of claim 1 wherein said subsequent and previous data dimensions of said calculation comprise multiple vectors in said calculation.
- The method of claim 1 wherein said subsequent and previous data dimensions of said calculation comprise
 multiple planes in said calculation.
 - 4. The method of claim 1 wherein said subsequent and previous data dimensions of said calculation comprise multiple time steps in said calculation.
- 5. The method of claim 1 wherein said subsequent an 25 previous data dimensions of said calculation comprise multiple grid points in said calculation.
 - 6. The method of claim 1 wherein said calculation comprises a seismic imaging calculation.

- 7. The method of claim 1 wherein said calculation comprises a synthetic aperture radar imaging calculation.
- 8. The method of claim 1 wherein said calculation comprises a JPEG image compression calculation.
 - 9. The method of claim 1 wherein said calculation comprises an MPEG image compression calculation.
- The method of claim 1 wherein said calculation comprises a fluid flow calculation for a reservoir simulation.
 - 11. The method of claim 1 wherein said calculation comprises a fluid flow calculation for weather prediction.
- 12. The method of claim 1 wherein said calculation 15 comprises a fluid flow calculation for automotive applications.
 - 13. The method of claim 1 wherein said calculation comprises a fluid flow calculation for aerospace applications.
- 20 14. The method of claim 1 wherein said calculation comprises a fluid flow calculation for an injection molding application.
 - 15. The method of claim 1 wherein said calculation comprises a structures calculation for crash analysis.
- 25 16. The method of claim 1 wherein said calculation is comprises a structures calculation for structural analysis.

\\\CS - 80404/0018 - 56166 VI

- 17. The method of claim 1 wherein said calculation comprises a search algorithm for an image search.
- 18. The method of claim 1 wherein said calculation comprises a search algorithm for data mining.
- 5 19. The method of claim 1 wherein said calculation comprises a financial modeling application.
 - 20. The method of claim 1 wherein said calculation comprises an encryption algorithm.
- 21. The method of claim 1 wherein said calculation 10 comprises an decryption algorithm.
 - 22. The method of claim 1 wherein said calculation comprises a genetic pattern matching function.
 - 23. The method of claim 1 wherein said calculation comprises a protein folding function.
- 15 24. The method of claim 1 wherein said calculation comprises an organic structure interaction function.
 - 25. The method of claim 1 wherein said calculation comprises a signal filtering application.
- 26. A method for data processing in a reconfigurable 20 computing system comprising a plurality of functional units, said method comprising:

defining a first systolic wall comprising rows of cells forming a subset of said plurality of functional units;

25 computing a value at each of said cells in at least a first row of said first systolic wall;

communicating said values between cells in said first row of said cells to produce updated values;

communicating said updated values to a second row of said first systolic wall; and

substantially concurrently providing said updated values to a first row of a second systolic wall of rows of cells in said subset of said plurality of functional units.

- 27. The method of claim 26 wherein said values correspond to vectors in a computation.
- 28. The method of claim 26 wherein said values10 correspond to planes in a computation.
 - 29. The method of claim 26 wherein said values correspond to time steps in a computation.
 - 30. The method of claim 26 wherein said values correspond to grid points in a computation.
- 15 31. The method of claim 26 wherein said step of communicating said updated values to a second row of said first systolic wall is carried out without storing said updated values in an extrinsic memory.
- 32. The method of claim 26 wherein said values correspond to a seismic imaging calculation.
 - 33. The method of claim 26 wherein said values correspond to a synthetic aperture radar imaging calculation.
- 34. The method of claim 26 wherein said values25 correspond to a JPEG image compression calculation.
 - 35. The method of claim 26 wherein said values correspond to an MPEG image compression calculation.

- 36. The method of claim 26 wherein said values correspond to a fluid flow calculation for a reservoir simulation.
- 37. The method of claim 26 wherein said values correspond to a fluid flow calculation for weather prediction.
 - 38. The method of claim 26 wherein said values correspond to a fluid flow calculation for automotive applications.
- 10 39. The method of claim 26 wherein said values correspond to a fluid flow calculation for aerospace applications.
 - 40. The method of claim 26 wherein said values correspond to a fluid flow calculation for an
- 15 injection molding application.
 - 41. The method of claim 26 wherein said values correspond to a structures calculation for crash analysis.
- 42. The method of claim 26 wherein said values
 20 correspond to a structures calculation for structural analysis.
 - 43. The method of claim 26 wherein said values correspond to a search algorithm for an image search.
- 44. The method of claim 26 wherein said values25 correspond to a search algorithm for data mining.
 - 45. The method of claim 26 wherein said values correspond to a financial modeling application.

\\\CS - 80404/0018 - 56166 v1

- 46. The method of claim 26 wherein said values correspond to an encryption algorithm.
- 47. The method of claim 26 wherein said values correspond to an decryption algorithm.
- 5 48. The method of claim 26 wherein said values correspond to a genetic pattern matching function.
 - 49. The method of claim 26 wherein said values correspond to a protein folding function.
- 50. The method of claim 26 wherein said values correspond to an organic structure interaction function.
 - 51. The method of claim 26 wherein said values correspond to a signal filtering application.
- 52. The method of claim 26 wherein said reconfigurable computing system comprises at least one adaptive processor.
 - 53. The method of claim 52 wherein said reconfigurable computing system further comprises at least one microprocessor.
- 20 54. A method for data processing in a reconfigurable computing system comprising a plurality of functional units, said method comprising:

performing a calculation by a subset of said plurality of functional units to produce computed data;

passing said computed data from a first column of said calculation to a next column in said calculation;

evaluating a rate of change in at least one variable for each of said columns in said calculation;

\\\CS - 80404/0018 - 56166 v1

continuing said calculation if said variable does not change for a particular column of said calculation; and

restarting said calculation at said column of said calculation where said variable does change.

55. A method for data processing in a reconfigurable computing system comprising:

performing systolic processing on a calculation do be executed by said reconfigurable computing system; and


further performing speculative processing on said calculation by said reconfigurable computing system.

34


ABSTRACT OF THE DISCLOSURE


Multi-adaptive processing systems and techniques for enhancing parallelism and performance of computational functions are disclosed which can be employed in a myriad of applications including multi-dimensional pipeline computations for seismic applications, search algorithms, information security, chemical and biological applications, filtering and the like as well as for systolic wavefront computations for fluid flow and structures analysis, bioinformatics etc. Some applications may also employ both the multi-dimensional pipeline and systolic wavefront methodologies disclosed.


\\\CS - 80404/0018 - 56166 v1





- <u>5</u>





























































DECLARATION FOR SRC015 Attorney Docket No. **UTILITY OR DESIGN First Named Inventor** Jon M. Huppenthal et al. PATENT APPLICATION COMPLETE IF KNOWN (37 CFR 1.63) **Application Number** ☐ Declaration □ Declaration Filing Date Herewith Submitted Submitted after Initial Filing--surcharge 37 CFR 1.16(e) required with Initial Group Art Unit Filing **Examiner Name**

As a below named Inventor, I hereby declare that:								
My residence, mailing address, and citizenship are as stated below next to my name.								
I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:								
MULTI-ADAPTIVE PROCESSING SYSTEMS AND TECHNIQUES FOR ENHANCING PARALLELISM AND PERFORMANCE OF COMPUTATIONAL FUNCTIONS								
the specification of which								
is attached hereto								
OR				W 10				
was filed on (MM/DD/YYYY)	as U.S. Application PCT International A							
and was amended on (MM/DD/YYYY)	(if applicable)		19 W.S.					
I hereby state that I have reviewed and understand the claims, as amended by any amendment specifically ref	contents of the above erred to above.	e identified spe	cification, inclu	ding the				
I acknowledge the duty to disclose information which is for continuation-in-part applications, material informatic application and the national or PCT international filing of	n which became ava	ilable between	the filing date of	, including of the prior				
I hereby claim foreign priority benefits under 35 U.S.C patent or inventor's certificate, or § 365(a) of any PCT other than the United States of America, listed below a application for patent or inventor's certificate, or of any the application on which priority is claimed.	nternational applicati nd have also identifie	ion which desig	nated at least of ecking the box,	any foreign				
	oreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Yes	Attached? No				
Additional foreign application nos. are listed on a su	upplemental priority d	lata sheet PTO	SB/02B attach	ed hereto:				
I hereby claim the benefit under 35 U.S.C. § 119(e) of								
Application Number(s) Filing Date (MM/DD/YYY			0. 37					
				-72				

\\\CS - 80404/0018 - 56592 v1

DECLARATION – Utility or Design Patent Application

application designation designation of this approvided by the to patentability a	ne benefit under 35 gnating the United oplication is not disc first paragraph of 3 as defined in 37 CF I or PCT internation	States of closed in 35 U.S.C. R 1.56 w	America, the prior to 112, I acl	listed b United S knowled ime ava	elow a States of dge the silable b	nd, insof or PCT in duty to	ar as the nternation disclose i	subj nal ap nform	ect matter of e plication in the nation which is	ach of the manner material
	nt Application or I				Parent Filing Date (MM/DD/YY)				Parent Pate (if applica	
As a named inve	l.S. or PCT internat	oint the f	ollowing re	egistere	ed pract	titioner(s	2B attach	ned h	ereto.	on and to
transact all busing	ness in the Patent umber 25235	Tradema	rk Office	connect	ted ther	ewith:				
OR	practitioner(s) nam	e/registra								
	Name	Re	gistration		u zo.c.	2000	ame			gistration lumber
TON T										
☐ Additional re	egistered practition	er(s) nan	ned on su	ppleme	ntal she	eet PTO				
	pondence to: 🛛		r Number de Label	2	5235		OF	? ⊔	Corresponder address belo	
Name			-17	10				1.574		
Address				5	1 01	word F		710		
City					Sta	ate	1007	ZIP		
Country		Telepho	one			_		Fax	c	
information and	e that all statement I belief are believed statements and th willful false statem	d to be tru e like so ents may	ue; and fui made are jeopardiz	rther the punish te the v	at these able by alidity o	statem fine or i of the ap	ents were mprisonn olication	e mad nent, or an	le with the kno or both, under y patent issued	wledge 18 U.S.C.
	or First Inventor:	7.7	petition ha	as been	No. 10 10 10 10 10 10 10 10 10 10 10 10 10		0.00		or.	
Given Name (fir	rst and middle [if a	ny])					or Surnar	me		Facilities (
Jon M.					Hupp	enthal				
Inventor's Signature									Date	
Residence City	Colorado S	prings	State	Colo	rado	Count	y US	A	Citizenship	USA
Mailing Address	s 10015 Burg	ess Roa	ad							
City	Colorado S	prings	State	Colo	rado	ZIP	80908	3	Country	USA
	ventors are named		suppleme			inventor	(s) sheet	(s) P	TO/SB/02A att	ached

\\\CS - 80404/0018 - 56592 v1

DECLARATION

ADDITIONAL INVENTOR(S) Supplemental Sheet Page __1__ of __1__

Name of Additiona	I Joint Inventor, if any:	□Аре	etition ha	s been filed	for this un	signed invent	or			
Given Name (first	and middle [if any])	Family Name or Surname								
David E.		Caliga								
Inventor's Signature		Date								
Residence: City	Colorado Springs	State	co	Country	USA	Citizenship	USA			
Mailing Address	8445 Lauralwood L	ralwood Lane								
City	Colorado Springs	State	со	ZIP	80919	Country	USA			
Name of Additiona	I Joint Inventor, if any:	☐ A petition	on has be	een filed for	this unsig	ned inventor				
Given Name (first	Family N	ame or S	Surname							
Inventor's Signature		00 AW				Date				
Residence: City		State Country				Citizenship				
Mailing Address										
City		State		ZIP		Country				
Name of Additiona	al Joint Inventor, if any:	□Ар	etition ha	s been filed	for this u	nsigned invent	or			
Given Name (first	and middle [if any])	Fami	ly Name	or Surname						
Inventor's Signature						Date				
Residence: City		State		Country		Citizenship				
Mailing Address				7						
City		State		ZIP		Country				

\\\CS - 80404/0018 - 56592 v1

			DBB	STA		ADLEO	001	(
		8			**** ****			A	pplication	or Do	ocket Num	ber
	PATENT A	PPLICATIO				on recor	OF		L	0 8	50/	t>
		Effect	ive Octob	er 1, 20	001					0	1 - 1	8
	CLAIMS AS FILED - PART I								YTITY	2_	OTHER	
TO	TAL CLAIMS		(Column	11	(Colu	mn 2)	TA			OR	SMALL	
			25	ka riya				RATE	FEE		RATE	FEE
FO	R		NUMBER	FILED	NUMB	ER EXTRA	BA	SIC FEE	370.00	OR	BASIC FEE	740.00
то	TAL CHARGEA	BLE CLAIMS	5 Simir	us 20=	#	3)	>	(\$ 9=		OR	X\$18=	630
IND	EPENDENT CL	AIMS	4 mi	nus 3 =	9)	K42 =		OR	X84=	84
MU	LTIPLE DEPEN	DENT CLAIM PF	RESENT				+	140=		OR	+280=	
* If	the difference	in column 1 is	less than ze	ero, ente	r "0" in c	olumn 2	T	OTAL		OR	TOTAL	TOKU
	C	LAIMS AS A	MENDED	- PAR	T 11		27.1			J	OTHER	MAHT
		(Column 1)		(Colu	mn 2)	(Column 3)	S	MALL	ENTITY	OR	SMALL	
A		CLAIMS REMAINING		HIGH		PRESENT			ADDI-		DATE	ADDI-
R		AFTER AMENDMENT		PREVI		EXTRA	1	RATE	TIONAL		RATE	TIONAL
AMENDMENT	Total	*	Minus	άά		=	>	(\$ 9=		OR	X\$18=	
ARAER	Independent	÷	Minus	\$150	-	=	5	(42=		OR	X84=	
4	FIRST PRESE	NTATION OF MU	ULTIPLE DE	PENDEN	TCLAIM			140			+280=	
								140=		OR	TOTAL	
							ADD	TOTAL DIT. FEE		OR	ADDIT. FEE	
<u></u>		(Column 1)	1	(Colu	mn 2)_	(Column 3)				1		
00		REMAINING		NUN	IBER OUSLY	PRESENT		RATE	ADDI- TIONAL		RATE	ADDI- TIONAL
ER.		AFTER AMENDMENT		1011/01/01/02/02/02	FOR	EXTRA			FEE			FEE
MENDMENT	Total	*	Minus	#rit		=	×	(\$ 9=		OR	X\$18=	
AME	Independent	*	Minus	***	- 01 1111	<u> </u>		(42=		OR	X84=	
L	FIRST PRESE	NTATION OF MU	JETIPLE DEF	PENDEN	CLAIM		+	140=		OR	+280=	
								TOTAL		OB	TOTAL	
						/a	ADD	IT. FEE		JOH	ADDIT. FEE	
	1	(Column 1) CLAIMS	1	(Colu	mn 2) HEST	(Column 3)			C	1		
2		REMAINING AFTER		NUM	BER OUSLY	PRESENT EXTRA	F	RATE	ADDI- TIONAL		RATE	ADDI- TIONAL
ES		AMENDMENT		18 18 20 18 20 18 18 18 18 18 18 18 18 18 18 18 18 18	FOR	LAMA			FEE			FEE
AMENDMENT C	Total	*	Minus	94		=	×	(\$ 9=		OR	X\$18=	
BE	Independent	th the state of th	Minus	strict		=	,	(42=		OR	X84=	
	FIRST PRESE	NTATION OF M	ULTIPLE DE	PENDEN	T CLAIM		-				000	1
	If the entry in eals	mn 1 is less than t	ne entry in col	ımn 2 weit	e "0" in co	lumn 3	+	140=		OR	+280=	
**	If the "Highest Nu	mber Previously P	aid For IN TH	IS SPACE	is less tha	in 20, enter "20."	ADD	TOTAL OIT. FEE	L	OR	TOTAL ADDIT. FEE	
	The Highest Nur	imber Previously P nber Previously Pa	id For" (Total o	or Independ	dent) is the	e highest number	r found	in the ap	propriate bo	x in co	dumn 1.	

FORM PTO-875 (Rev. 8/01)

TU S (1PO 2001 487 124 / 1019)

Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE



Commissioner for Patants Washington, DC 20231 www.uspto.gov

APPLICATION NUMBER FILING/RECEIPT DATE FIRST NAMED APPLICANT ATTORNEY DOCKET NUMBER

10/285,318

HOGAN & HARTSON LLP

1200 SEVENTEENTH ST DENVER, CO 80202

ONE TABOR CENTER, SUITE 1500

25235

10/31/2002

Jon M. Huppenthal

SRC015

CONFIRMATION NO. 1420 FORMALITIES LETTER

OC000000009216113

Date Mailed: 12/09/2002

NOTICE TO FILE MISSING PARTS OF NONPROVISIONAL APPLICATION

FILED UNDER 37 CFR 1.53(b)

Filing Date Granted

Items Required To Avoid Abandonment:

An application number and filing date have been accorded to this application. The item(s) indicated below, however, are missing. Applicant is given **TWO MONTHS** from the date of this Notice within which to file all required items and pay any fees required below to avoid abandonment. Extensions of time may be obtained by filing a petition accompanied by the extension fee under the provisions of 37 CFR 1.136(a).

- The statutory basic filing fee is missing.
 Applicant must submit \$ 740 to complete the basic filing fee for a non-small entity. If appropriate, applicant may make a written assertion of entitlement to small entity status and pay the small entity filing fee (37 CFR 1.27).
- · The oath or declaration is unsigned.
- To avoid abandonment, a late filing fee or oath or declaration surcharge as set forth in 37 CFR 1.16(e) of \$130 for a non-small entity, must be submitted with the missing items identified in this letter.

Items Required To Avoid Processing Delays:

The item(s) indicated below are also required and should be submitted with any reply to this notice to avoid further processing delays.

 Additional claim fees of \$714 as a non-small entity, including any required multiple dependent claim fee, are required. Applicant must submit the additional claim fees or cancel the additional claims for which fees are due.

SUMMARY OF FEES DUE:

Total additional fee(s) required for this application is \$1584 for a Large Entity

- \$740 Statutory basic filing fee.
- \$130 Late oath or declaration Surcharge.





- Total additional claim fee(s) for this application is \$714
 - \$630 for 35 total claims over 20 .
 - \$84 for 1 independent claims over 3 .

A copy of this notice MUST be returned with the reply.

Customer Service Center

Initial Patent Examination Division (703) 308-1202

PART 2 - COPY TO BE RETURNED WITH RESPONSE







13

Attorney Docket No. SRC015 Client/Matter No. 80404.0018 Express Mail No. EV035495015US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Jon M. Huppenthal and David E. Caliga

Serial No. 10/285,318

Filed: October 31, 2002

For: MULTI-ADAPTIVE PROCESSING SYSTEMS AND TECHNIQUES FOR ENHANCING PARALLELISM AND PERFORMANCE OF COMPUTATIONAL FUNCTIONS

Group Art Unit: 2121

Examiner: Not yet assigned

Confirmation No.: 1420

RESPONSE TO NOTICE TO FILE MISSING PARTS

BOX MISSING PARTS Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

In response to the Notice to File Missing Parts of Application, Filing Date Granted, mailed December 9, 2002, submitted herewith is a signed Declaration for Patent Application; a check in the amount of \$1,594 to cover \$1,464 for the filing fee and \$130 to cover the surcharge for a large entity; and a copy of the PTO Notice form. Any fee deficiency associated with this communication may be charged to Deposit Account No. 50-1123.

Also enclosed is a Recordation Form Cover Sheet PTO 1595 with executed Assignment and recording fee of \$40.00. Please forward the Assignment to the Recording Branch for recording.

Date: 09 mum 2003

William J. Kubida, Registration No. 29,664

HOGAN & HARTSON LLP

One Tabor Center

1200 17th Street, Suite 1500

Denver, Colorado 80202

(719) 448-5909 Tel

(303) 899-7333 Fax

\\\CS - 80404/0018 - 57948 v1

•	A GISTORAN P E		Complete if Known
TO EFEE TRANS	MITTAL	Application Number	10/285,318
O' Thor FY 2	003	Filing Date	October 31, 2002
EDOS 8 O HAL	TAN 0 8 200gs	First Named Inventor	Jon M. Huppenthal et al.
JAN	E O	Examiner Name	Not yet assigned
Applicant claims small entity statu	s. See 37 CERTOEMAS	Group / Art Unit	2121
OTAL AND OF PAYMENT	(\$) 1,634.00	Attorney Docket No.	SRC015

MI	ETHOD OF	PAYMENT (check all tha	t apply)		484	FEE CALCULATIO	N (continued)	
⊠ check [credit card	☐ money order ☐ othe		3. ADDI	TIONAL FI			
Deposit Deposit Account Number	Account	50-1123		Large Entity Fee (\$)	Small Entity Fee (\$)	Fee Descrip	tion	Fee Paid
1				130	65	Surcharge – late filing for		130.00
Deposit Account Name	H	ogan & Hartson L.I	P.	130	25 130	Surcharge – late provision cover sheet Non-English specification		
The Commis	sioner is hereb	y authorized to: (check all the	at apply)	2,520	2,520	For filing a request for e	ex parte	
		below Credit any overpa	syments	920*	920*	reexamination Requesting publication	of SIR prior to	
☐ Charge fe		below, except for the filing	fee to the	1,840*	1,840*	Examiner action Requesting publication Examiner action	of SRI after	
				110	55	Extension for reply with	in first month	- Characterists
	FI	EE CALCULATION		410	205	Extension for reply with month	in second	Since H
1. BASIC I	FILING FEE	***		930	465	Extension for reply with	in third month	
Large Entity Fee (\$)	Small Entity Fee (\$)	Fee Description	Fee Paid	1,450	725	Extension for reply with month	in fourth	
750	375	Utility Filing Fee	750.00	1,970	985	Extension for reply with	in fifth month	
330	165	Design filing fee		320	160	Notice of Appeal		
520	260	Plant filing fee		320	160	Filing a brief in support	of an appeal	
750	375	Reissue filing fee		280	140	Request for oral hearing	9	
160	80	Provisional filing fee		1,510	1,510	Petition to institute a purproceeding	blic use	
				110	55	Petition to revive - una		
			750.00	1,300	650	Petition to revive – unin	Street Berger Berg	
2. EXTRA	CLAIM FEES	FOR UTILITY AND RE		1,300	650	Utility issue fee (or reiss	sue)	
Total Claims	55 -20	Extra Claims Fee from below	Fee Paid = 630.00	470 630	235 315	Design issue fee Plant issue fee		
Independent	4 -3'	· · · · · · · · · · · · · · · · · · ·	= 84.00	130	130	Petitions to the Commis	ssioner	
Claims Multiple Depa	10		=	50	50	Processing fee under 3	AMERICAN S	
(15.55-51.51.51.55.51.51.51.51.51.51.51.51.51.5		reater; For Reissues, see below		180	180	Submission of Info Disc		
Large Entity	y Small E	intity Fee Descr	ription	40	40	Recording each patent		40.00
Fee (\$) 18	Fee (Claims in excess of 2	20	750	375	per property (times numb Filing a submission after rejection (37 CFR § 1.1	r final	
84	42	Independent claims i	n excess of 3	750	375	For each additional inve	ention to be	
280	140	Multiple dependent o	claim, if not	750	375	examined (37 CFR §1.1 Request for Continued		
84	42	**Reissue independe	ent claims over	900	900	Request for expedited e	examination of	
18	9	original patent **Reissue claims in e and over original pat		Other fee	(specify)	a design application		
	s	SUBTOTAL (2) (\$	714.00	*Reduced	I by Basic FI	ing Fee Paid SUB	TOTAL (3)	(\$) 170.00
SUBMITTED		nplete (if applicable)						
Name (Print/	THREE VAST	Nam J. Kubida	11		stration No. rney/Agent)	29,664	Telephone	(719) 448-5900
Signature	X	elec its	Del				Date 0	January

01-10-03



Attorney Docket No. SRC015 Client/Matter No. 80404.0018 Express Mail No. EV035495015US

STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Jon M. Huppenthal and David E. Caliga

Serial No. 10/285,318

Filed: October 31, 2002

For: MULTI-ADAPTIVE PROCESSING SYSTEMS AND TECHNIQUES FOR ENHANCING PARALLELISM AND PERFORMANCE OF COMPUTATIONAL FUNCTIONS

Group Art Unit: 2121

Examiner: Not yet assigned

Confirmation No.: 1420

CERTIFICATE OF MAILING BY EXPRESS MAIL

BOX MISSING PARTS Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

The undersigned hereby certifies that the following documents:

- 1. Response to Notice to File Missing Parts;
- Copy of Notice to File Missing Parts of Application Filing Date Granted, form and surcharge payment of \$130;
- 3. Executed Declaration;
- 4. Fee Transmittal with check in the amount of \$1,464;
- 5. Recordation Form Cover Sheet PTO 1595 with Executed Assignment and Recording Fee of \$40.00;
- 6. Certificate of Mailing By Express Mail;
- 7. Return postcard;

relating to the above application, were deposited as "Express Mail", Mailing Label No. EV035495015US with the United States Postal Service, addressed to Box Missing Parts, Assistant Commissioner for Patents, Washington, D.C., 20231 galan

Date

William J. Kubida, Reg. No. 29,664

HOGAN & HARTSON LLP


One Tabor Center

1200 17th Street, Suite 1500

Denver, Colorado 80202

(719) 448-5909 Tel

(303) 899-7333 Fax



25235 HOGAN & HARTSON LLP ONE TABOR CENTER, SUITE 1500 1200 SEVENTEENTH ST DENVER, CO 80202 CONFIRMATION NO. 1420
FORMALITIES LETTER
OC000000009216113

Date Mailed: 12/09/2002

NOTICE TO FILE MISSING PARTS OF NONPROVISIONAL APPLICATION

FILED UNDER 37 CFR 1.53(b)

Filing Date Granted

Items Required To Avoid Abandonment:

An application number and filing date have been accorded to this application. The item(s) indicated below, however, are missing. Applicant is given **TWO MONTHS** from the date of this Notice within which to file all required items and pay any fees required below to avoid abandonment. Extensions of time may be obtained by filing a petition accompanied by the extension fee under the provisions of 37 CFR 1.136(a).

- The statutory basic filing fee is missing.
 Applicant must submit \$ 740 to complete the basic filing fee for a non-small entity. If appropriate, applicant may make a written assertion of entitlement to small entity status and pay the small entity filing fee (37 CFR 1.27).
- The oath or declaration is unsigned.
- To avoid abandonment, a late filing fee or oath or declaration surcharge as set forth in 37 CFR 1.16(e) of \$130 for a non-small entity, must be submitted with the missing items identified in this letter.

Items Required To Avoid Processing Delays:

The item(s) indicated below are also required and should be submitted with any reply to this notice to avoid further processing delays.

 Additional claim fees of \$714 as a non-small entity, including any required multiple dependent claim fee, are required. Applicant must submit the additional claim fees or cancel the additional claims for which fees are due.

SUMMARY OF FEES DUE:

Total additional fee(s) required for this application is \$1584 for a Large Entity

o \$740 Statutory basic filing fee.

• \$740 Statutory basic filing fee. 01 FC:1001 750.00 UP 130.00 UP

- Total additional claim fee(s) for this application is \$714
 - \$630 for 35 total claims over 20 .
 - \$84 for 1 independent claims over 3.

A copy of this notice MUST be returned with the reply.

Customer Service Center

Initial Patent Examination Division (703) 308-1202


PART 3 - OFFICE COPY

·,	1 Oan an	E CO	0 23
	DECLARATION FOR	Attorney Docket No.	SRC015
ე ტ	UTILITY OR DESIGNED PATENT APPLICATION	First Named Inventor	Jon M. Huppenthal et al.
AND ALL ST	PATENT APPLICATION	COMPL	LETE IF KNOWN
C COM	(37 CFR 4\63)	Application Number	10/285,318
WENT & I	Declaration Submitted Declaration Submitted	Filing Date	October 31, 2002
	with hitial G Initial Filing Filing Surcharge 37 CFR	Group Art Unit	2121
	JAN 0 9 2003 1.16(e) required	Examiner Name	Not yet assigned
	M M		

A A										
As a below trained investor, I hereby declare that:										
My residence, mailing address, and citizenship are as stated below next to my name.										
I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:										
MULTI-ADAPTIVE PROCESSING SYSTEMS AND TECHNIQUES FOR ENHANCING PARALLELISM AND PERFORMANCE OF COMPUTATIONAL FUNCTIONS										
the specification of which										
☐ is attached hereto										
OR										
	as U.S. Application No. or PCT International Application No.	o. 10/285,318								
and was amended on (MM/DD/YYYY)	(if applicable)									
I hereby state that I have reviewed and understand the claims, as amended by any amendment specifically re	e contents of the above identified s ferred to above.	pecification, including t	he							
I acknowledge the duty to disclose information which i for continuation-in-part applications, material informati application and the national or PCT international filing	on which became available between	en the filing date of the								
I hereby claim foreign priority benefits under 35 U.S.C patent or inventor's certificate, or § 365(a) of any PCT other than the United States of America, listed below a application for patent or inventor's certificate, or of any the application on which priority is claimed.	international application which des	signated at least one co	ountry oreign							
Prior Foreign Appl. No.(s) Country F	oreign Filing Date Priority Not (MM/DD/YYYY) Claimed	Certified Copy Attac Yes N								
]							
]							
Additional foreign application nos. are listed on a s	upplemental priority data sheet PT	O/SB/02B attached her	reto:							
I hereby claim the benefit under 35 U.S.C. § 119(e) of		ication(s) listed below.								
Application Number(s) Filing Date (MM/DD/YY	Υ)									

DECLARATION - Utility or Design Patent Application

application de claims of this provided by th to patentability	the benefit under 35 signating the United application is not dis application is not distention of the first paragraph of y as defined in 37 CF paragraph of the properties of	States of America closed in the prior 35 U.S.C. 112, I at FR 1.56 which bec	, listed United knowle ame av	below a States of edge the ailable b	nd, inso or PCT duty to	ofar as interna disclos	the sul tional a se info	bject matter of application in t rmation which	each of the he manner is material
	ent Application or			Parer	t Filing			Parent Pat	57077 10
JAN 0 9 2003 JAN 0									
As a named it transact all bû	ventor, I hereby app siness in the Patent	Trademark Office	register connec	ed practed the	titioner(rewith:	s) to pr	osecui	e this applicat	ion and to
The second second second	Number 25235	Place b							
OR	7								
☐ Registered	d practitioner(s) nam	Registration num	-	ed belov	ν	,	_	R	gistration
	Name	Number			١	lame		1,78,78	Number
									and the
☐ Additional	registered practition	er(s) named on su	37	The same of the	eet PTC		and the same	4 60/6	
Direct all corre	espondence to: 🛛	Customer Number or Bar Code Label	111	5235			OR L	Corresponde address bel	
Name									
Address									Date for the second
City				Sta	ate		ZI	Р	
Country		Telephone					Fa	ax	
information and that willful fals 1001 and sucl	are that all statement and belief are believed be statements and the h willful false statements	I to be true; and fu e like so made are ents may jeopardiz	rther the punish	at these able by alidity o	staten fine or f the ap	ents wimpriscoplication	ere ma inment in or ar	ide with the kn , or both, unde ny patent issue	owledge er 18 U.S.C.
2022 A2022 In	or First Inventor:	A petition h	as beer	Rates 887	1719901	77900		tor.	_
Jon M.	first and middle [if ar	19])		3.5	Name entha		name		
Inventor's Signature	For 1	Appent	5	-	Jima			Date /6/0	3
Residence Cit	y Colorado S	prings State	Colo	rado	Coun	ry U	SA	Citizenship	USA
Mailing Addre	ss 10015 Burg	ess Road							
City	Colorado S	prings State	Colo	rado	ZIP	809	80	Country	USA
⊠Additional i	nventors are named	on _1_suppleme	ntal ad	ditional	invento	r(s) she	et(s) F	TO/SB/02A a	tached



ADDITIONAL INVENTOR(S) Supplemental Sheet Page __1__ of __1__

Name of Additiona	I Joint Inventor, if any:	☐ A petition has been filed for this unsigned inventor									
Given Name (first	and middle [if any])	Family Name or Surname									
David E.		Caliga									
Inventor's Signature	SJ e. (?aloge			_	Date	1/4/2003				
Residence: City	Colorado Springs	State	со	Country	USA	Citizenship	USA				
Mailing Address	8445 Lauralwood L	Lane									
City	Colorado Springs	State	со	ZIP	80919	Country	USA				
Name of Additiona	I Joint Inventor, if any:	□ A petition	on has b	een filed for	this unsig	ned inventor					
Given Name (first	Family Name or Surname										
Inventor's Signature				82.4		Date					
Residence: City		State	State Country			Citizenship	- 9.48				
Mailing Address											
City		State		ZIP		Country					
Name of Additiona	I Joint Inventor, if any:	□Аре	etition ha	s been filed	for this ur	nsigned inven	tor				
Given Name (first	and middle [if any])	Famil	y Name	or Surname	u .	85.52-116					
Inventor's Signature	T	<u> </u>				Date					
Residence: City		State Country Citizenship									
Mailing Address					-						
City		State		ZIP		Country					



08/14/03

Express Mail No. EV335405389US Attorney Docket No. SRC015 Client/Matter No. 80404,0018

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Jon M. Huppenthal and David E. Caliga

Serial No. 10/285,318

Filed: October 31, 2002

For: MULTI-ADAPTIVE PROCESSING SYSTEMS AND TECHNIQUES FOR ENHANCING PARALLELISM AND PERFORMANCE OF COMPUTATIONAL FUNCTIONS Group Art Unit: 2121

Examiner: Not yet assigned

Confirmation No.: 1420

RECEIVED

AUG 1 8 2003

Technology Center 2100

CERTIFICATE OF MAILING BY EXPRESS MAIL

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 Sir:

The undersigned hereby certifies that the attached:

- 1. Information Disclosure Statement;
- Form PTO/SB/08A, with references;
- Certificate of Mailing; and
- 4. Return card

relating to the above application, were deposited as "Express Mail" Mailing Label No. EV335405389US, with the United States Postal Service, addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on 13 Amaging 2013

13 August 2003

Date

Aug. 13, 2003

Mailer

Peter J. Meza, Reg. No. 32,920 HOGAN & HARTSON LLP

One Tabor Center

1200 17th Street, Suite 1500

Denver, Colorado 80202

(719) 448-5900 Tel (303) 899-7333 Fax

IIICS - 80404/0018 - 62565 v1



Express Mail No. EV335405389US Attorney Docket No. SRC015 Client/Matter No. 80404.0018

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Jon M. Huppenthal and David E. Caliga

Serial No. 10/285,318

Filed: October 31, 2002

For: MULTI-ADAPTIVE PROCESSING SYSTEMS AND TECHNIQUES FOR ENHANCING PARALLELISM AND PERFORMANCE OF COMPUTATIONAL FUNCTIONS

Group Art Unit: 2121

Examiner: Not yet assigned

Confirmation No.: 1420

RECEIVED

AUG 1 8 2003

Technology Center 2100

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. 1.97

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Applicant hereby submits for filing under 37 CFR 1.97 a disclosure statement. In submitting these references, no representation is made or implied that the references are or are not material to the examination of this application. The patents, publications or other information of which Applicant is presently aware are listed in Form PTO/SB/08A submitted herewith and copies of all such patents and publications are attached hereto.

No fee is believed due for this submittal. However, any fee deficiency associated with this submittal may be charged to Deposit Account No. 50-1123.

Respectfully submitted,

Peter J. Meza, Reg. No. 32,920

HOGAN & HARTSONLL

One Tabor Center

1200 17th Street, Suite 1500

Denver, Colorado 80202

(719) 448-5906 Tel

(303) 899-7333 Fax

IIICS - 80404/0018 - 62565 v1

PTO/SB/08A (10/01)
(Substitute for form 1449ARTO) TRA

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use several sheets if necessary)

Sheet ___1__ of ___4__

ATTY.	DOCKET	NO.	SRC	015
Client	Matter No	0. 80	404.	0018

APPLICATION NO. 10/285,318

FIRST NAMED INVENTOR

Jon M. Huppenthal and David E. Caliga

RECEIVED

FILING DATE October 31, 2002 ART UNIT 2121

AUG 1 8 2003

U.S. PATENT DOCUMENTS

Technology Center 2100

US-5,230,057 US-5,892,962 US-5,903,771 US-6,192,439 US-6,076,152	07/20/93 04/06/99 05/11/1999 02/20/2001 06/13/2000	Shido, et al. Cloutier Sgro et al. Grunewald et al.	Figs 1 & 6, col. 3, lines 30-67, col 4, lines 1-51, col 7, lines 1-27. Fig 3, col 3, lines 53-67, col 4, lines 1-64.
US-5,903,771 US-6,192,439	05/11/1999	Sgro et al. Grunewald et al.	col 7, lines 1-27.
US-6,192,439	02/20/2001	Grunewald et al.	col 7, lines 1-27.
	53.5 e-W. (M. (M. (M. (M. (M. (M. (M. (M. (M. (M		Fig 3, col 3, lines 53-67, col 4, lines 1-64.
US-6,076,152	06/13/2000		
		Huppenthal et al.	€
US-6,052,773	04/18/2000	DeHon et al.	
US-6,226,776	05/01/2001	Panchul et al.	
US-6,023,755	02/08/2000	Casselman	
US-5,737,766	04/07/1998	Tan	
US-5,570,040	10/29/1996	Lytle et al.	
	US-6,226,776 US-6,023,755 US-5,737,766	US-6,226,776 05/01/2001 US-6,023,755 02/08/2000 US-5,737,766 04/07/1998	US-6,226,776 05/01/2001 Panchul et al. US-6,023,755 02/08/2000 Casselman US-5,737,766 04/07/1998 Tan

FOREIGN PATENT DOCUMENTS

Examiner Initials	Cite No.	Foreign Patent Doc cntry code – No. – Kind Code	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Doc	Pages, Columns. Lines Where Relevant Passages or Relevant Figures Appear	TRANSL	ATION
	ARSWSLE -				Till till	YES	NO
		500000					

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS

Examiner Initials	Cite No.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s) publisher, city and/or country where published
1000	7	AGARWAL, A., et al., "The Raw Compiler Project", pages 1-12, http://cag-www.lcs.mit.edu/raw , Proceedings of the Second SUIF Compiler Workshop, Augs. 21-23, 1997.
		ALBAHARNA, OSAMA, et al., "On the viability of FPGA-based integrated coprocessors", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 206-215.
		AMERSON, RICK, et al., "TeramacConfigurable Custom Computing", © 1995 IEEE, Publ. No. 0-8186-7086-X/95, Pages 3 38.

	100	
DEVO	2	
200	, 'E	8
13.	N N	Sheet 2 of _
Bin	2	BARTHEL, DOMINIQUE August 25-26, 1997, "PVP a Parallel Video coProcessor", Hot Chips IX, Pages 203-210.
PARMI & TO	1	BERTIN, PATRICE, et al., "Programmable active memories: a performance assessment", © 1993 Massachusetts Institute o -Technology, Pages 88-102.
	7	BITTNER, RAY, et al., "Computing kernels implemented with a wormhole RTR CCM", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 98-105.
	+	BUELL, D., et al. "Splash 2: FPGAs in a Custom Computing Machine – Chapter 1 – Custom Computing Machines: An Introduction", Pages 1-11, http://www.computer.org/espress/catalog/bp07413/spls-ch1.html (originally believed published in J. of Supercomputing, Vol. IX, 1995, PP. 219-230.
*	7	CASSELMAN, STEVEN, "Virtual Computing and The Virtual Computer", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 43 48.
to	4	- CHAN, PAK, et al., "Architectural tradeoffs in field-programmable-device-based computing systems", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 152-161.
	T	CLARK, DAVID, et al., "Supporting FPGA microprocessors through retargetable software tools", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 195-103.
20	7	CUCCARO, STEVEN, et al., "The CM-2X: a hybrid CM-2/Xillink prototype", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 121-130.
	4	CULBERTSON, W. BRUCE, et al., "Exploring architectures for volume visualization on the Teramac custom computer", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 80-88.
	4	CULBERTSON, W. BRUCE, et al., "Defect tolerance on the Teramac custom computer", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 116-123.
	+	DEHON, ANDRE, "DPGA-Coupled microprocessors: commodity IC for the early 21 st century", © 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 31-39.
((*	4	DEHON, A., et al., "MATRIX A Reconfigurable Computing Device with Configurable Instruction Distribution", Hot Chips IX, August 25-26, 1997, Stanford, California, MIT Altificial Intelligence Laboratory.
	+	DHAUSSY, PHILIPPE, et al., "Global control synthesis for an MIMD/FPGA machine", © 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 72-81.
	1	ELLIOTT, DUNCAN, et al., "Computational Ram: a memory-SIMD hybrid and its application to DSP", © 1992 IEEE, Publ. No. 0-7803-0246-X/92, Pages 30.6.1-30.6.4.
	4	FORTES, JOSE, et al., "Systolic arrays, a survey of seven projects", © 1987 IEEE, Publ. No. 0018-9162/87/0700-0091, Pages 91-103.
	+	GOKHALE, M., et al., "Processing in Memory: The Terasys Massively Parallel PIM Array" @ April 1995, IEEE, Pages 23-31.
	7	GUNTHER, BERNARD, et al., "Assessing Document Relevance with Run-Time Reconfigurable Machines", © 1996 IEEE, ~Publ. No. 0-8186-7548-9/96, Pages 10-17.
	B	HAGIWARA, HIROSHI, et al., "A dynamically microprogrammable computer with low-level parallelism", © 1980 IEEE, Publ. No. 0018-9340/80/07000-0577, Pages 577-594.
	\	HARTENSTEIN, R. W., et al. "A General Approach in System Design Integrating Reconfigurable Accelerators," http://xputers.informatik.uni-kl.de/papers/paper026-1.html , IEEE 1996 Conference, Austin, TX, Oct. 9-11, 1996.
	٢	HARTENSTEIN, REINER, et al., "A reconfigurable data-driven ALU for Xputers", © 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 139-146.
	+	HAUSER, JOHN, et al.: "GARP: a MIPS processor with a reconfigurable co-processor", © 1997 IEEE, Publ. No. 0-08186-8159-4/97, Pages 12-21.
	+	HAYES, JOHN, et al., "A microprocessor-based hypercube, supercomputer", © 1986 IEEE, Publ. No. 0272-1732/86/1000-0006, Pages 6-17.
,	4	HERPEL, H. –J., et al., "A Reconfigurable Computer for Embedded Control Applications", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 111-120.
	7	HOGL, H., et al., "Enable++: A second generation FPGA processor", © 1995 IEEE, Publ. No. 0-8186-7086-X/95, Pages 45-53.
	A	KING, WILLIAM, et al., "Using MORRPH in an industrial machine vision system". © 1996 IEEE, Publ. No. 08186-7548-9/96, Pages 18-26.



- T	100	Sheet 3 of _
Vo Mile 131	30	MANOHAR, SWAMINATHAN, et al., "A pragmatic approach to systolic design", © 1988 IEEE, Publ. No. CH2603-9/88/0000/0463, Pages 463-472.
FINT & TRAI	EN	MAUDUIT, NICOLAS, et al., "Lneuro 1.0: a piece of hardware LEGO for building neural network systems," © 1992 IEEE, Publ. No. 1045-9227/92, Pages 414-422.
		MIRSKY, ETHAN A., "Coarse-Grain Reconfigurable Computing", Massachusetts Institute of Technology, June 1996.
	/	MIRSKY, ETHAN, et al., "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources", © 1996 [EEE, Publ. No. 0-8186-7548-9/96, Pages 157-166.
•		MORLEY, ROBERT E., Jr., et al., "A Massively Parallel Systolic Array Processor System", © 1988 IEEE, Publ. No. CH2603-9/88/0000/0217, Pages 217-225.
	V	PATTERSON, DAVID, et al., "A case for intelligent DRAM: IRAM", Hot Chips VIII, August 19-20, 1996, Pages 75-94.
B	$\overline{}$	PETERSON, JANES, et al., "Scheduling and partitioning ANSI-C programs onto multi-FPGA CCM architectures", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 178-187.
	V	SCHMIT, HERMAN, "Incremental reconfiguration for pipelined applications," © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 47-55.
5 3	$ $	SITKOFF, NATHAN, et al., "Implementing a Genetic Algorithm on a Parallel Custom Computing Machine", Publ. No. 0-8186 7086-X/95, Pages 180-187.
	40	STONE, HAROLD, "A logic-in-memory computer", © 1970 IEEE, IEEE Transactions on Computers, Pages 73-78, January 1990.
	b	TANGEN, UWE, et al., "A parallel hardware evolvable computer POLYP extended abstract", © 1997 IEEE, Publ. No. 0-8186-8159/4/97, Pages 238-239.
	0	THORNBURG, MIKE, et al., "Transformable Computers", © 1994 IEEE, Publ. No. 0-8186-5602-6/94, Pages 674-679.
.53711512-1105	۵	TOMITA, SHINJI, et al., "A computer low-level parallelism QA-2", © 1986 IEEE, Publ. No. 0-0384-7495/86/0000/0280, Pages 280-289.
	2	TRIMBERGER, STEVE, et al., "A time-multiplexed FPGA", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 22-28.
	ν	UEDA, HIROTADA, et al., "A multiprocessor system utilizing enhanced DSP's for image processing", © 1988 IEEE, Publ. No. CH2603-9/88/0000/0611, Pages 611-620.
	0	VILLASENOR, JOHN, et al., "Configurable computing", © 1997 Scientific American, June 1997.
	P	WANG, QUIANG, et al., "Automated field-programmable compute accelerator design using partial evaluation", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 145-154.
	1	W.H. Mangione-Smith and B.L. Hutchings. Configurable computing: The Road Ahead. In Proceedings of the Reconfigurable Architectures Workshop (RAW'97), pages 81-96, 1997.
		WIRTHLIN, MICHAEL, et al., "The Nano processor: a low resource reconfigurable processor", © 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 23-30.
		WIRTHLIN, MICHAEL, et al., "A dynamic instruction set computer", © 1995 IEEE, Publ. No. 0-8186-7086-X/95, Pages 99-107
	8	WITTIG, RALPH, et al., "One Chip: An FPGA processor with reconfigurable logic", © 1996 IEEE, Publ. No. 0-8186-7548-9/96 Pages 126-135.
	8.	YAMAUCHI, TSUKASA, et al., "SOP: A reconfigurable massively parallel system and its control-data flow based compiling method", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 148-156.
		"Information Brief", PCI Bus Technology, © IBM Personal Computer Company, 1997, Pages 1-3.
	b	YUN, HYUN-KYU AND SILVERMAN, H. F.; "A distributed memory MIMD multi-computer with reconfigurable custom computing capabilities", Brown University, 10-13 Dec. 1997, pp. 7-13.
	1	HOOVER, CHRIS AND HART, DAVID; "San Diego Supercomputer Center, Timelogic and Sun Validate Ultra-Fast Hidden Markov Model Analysis-One DeCypher-accelerated Sun Fire 6800 beats 2,600 CPUs running Linux-", San Diego Supercomputer Center, http://www.sdsc.edu/Press/02/050802 markovmodel.html, May 8, 2002, pp. 1-3.
	8	CALIGA, DAVID AND BARKER, DAVID PETER, "Delivering Acceleration: The Potential for Increased HPC Application
	100	Performance Using Reconfigurable Logic", SRC Computers, Inc., November 2001, pp. 20.

Ma .	Š	Sheet 4 of 4					
TRAIT & TRAI	SEL MENTO	CALLAHAN, TIMOTHY J. AND WAWRZYNEK, JOHN, "Adapting Software Pipelining for Reconfigurable Computing", University of California at Berkeley, November 17-19, 2000, pp. 8.					
	1	RATHA, NALINI K., JAIN, ANIL K. AND ROVER, DIANE T., "An FPGA-based Point Pattern Matching Processor with Application to Fingerprint Matching", Michigan State University, Department of Computer Science, pp. 8.					
		DEHON, ANDRÉ, "Comparing Computing Machines", University of California at Berkeley, Proceedings of SPIE Vol. 3526, November 2-3, 1998, pp. 11.					
	v	VEMURI, RANGA R. AND HARR, RANDOLPH E., "Configurable Computing: Technology and Applications", University of Cincinnati and Synopsys Inc., IEEE, April 2000, pp. 39-40.					
*	6	DEHON, ANDRÉ, "The Density Advantage of Configurable Computing", California Institute of Technology, IEEE, April 2000. pp. 41-49.					
•0		HAYNES, SIMON D., STONE, JOHN, CHEUNG, PETER Y.K. AND LUK, WAYNE, "Video Image Processing with the Sonic Architecture", Sony Broadcast & Professional Europe, Imperial College, University of London, IEEE, April 2000, pp. 50-57.					
		PLATZNER, MARCO, "Reconfigurable Accelerators for Combinatorial Problems", Swiss Federal Institute of Technology (ETH) Zurich, IEEE, April 2000, pp. 58-60.					
	0	CALLAHAN, TIMOTHY J., HAUSER, JOHN R. AND WAWRZYNEK, JOHN, "The Garp Architecture and C Compiler", University of California, Berkeley, IEEE, April 2000. pp. 62-69.					
	0	GOLDSTEIN, SETH COPEN, SCHMIT, HERMAN, BUDIU, MIHAI, CADAMBI, SRIHARI, MOE, MATT AND TAYLOR, R. REED, "PipeRench: A Reconfigurable Architecture and Compiler", Carnegie Mellon University, IEEE, April 2000, pp. 70-76.					
	V,	MUCHNICK, STEVEN S., "Advanced Compiler Design and Implementation", Morgan Kaufmann Publishers, pp. 217.					
		HAMMES, JEFFREY P., Dissertation "Compiling SA-C To Reconfigurable Computing Systems", Colorado State University, Department of Computer Science, Summer 2000, pp. 179.					
	,	Automatic Target Recognition, Colorado State University & USAF, http://www.cs.colostate.edu/cameron/applications.html , pp. 1-3.					
	ı	CHODOWIEC, PAWEL, KHUON, PO, GAJ, KRIS, Fast Implementations of Secret-Key Block Ciphers Using Mixed Inner- and Outer-Round Pipelining, George Mason University, February 11-13, 2001, pp.9.					
EXAMINER	•	DATE CONSIDERED					


EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in

conformance and not considered. Include copy of this form with next communication to applicant.

AUG 1 8 2003

RECEIVED

Technology Center 2100





2/21

Attorney Docket No. SRC015 Client/Matter No. 80404.0018 Express Mail No. EV331754640US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Jon M. Huppenthal and David E. Caliga

Serial No. 10/285,318

Filed: October 31, 2002

Com ANULTI ADADTIVE DDO

MULTI-ADAPTIVE PROCESSING SYSTEMS AND TECHNIQUES FOR ENHANCING PARALLELISM

AND PERFORMANCE OF COMPUTATIONAL

FUNCTIONS

Confirmation No.: 1420

Examiner:

Not yet assigned

Art Unit:

2121

RECEIVED

APR 2 0 2004

Technology Center 2100

CERTIFICATE OF MAILING BY EXPRESS MAIL

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

The undersigned hereby certifies that the enclosed

- 1. Information Disclosure Statement based on an International Search,
- 2. Form PTO/SB/08A, with references,
- 3. Certificate of Mailing, and
- 4. Return Card,

and this Certificate of Mailing by Express Mail relating to the above application, were deposited as "Express Mail", Mailing Label No. EV331754640US with the United States Postal Service, addressed Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450,

OII 19 THIBLE DUDGE

Date 15 April 2004

 \sim //

William J. Kubida, Reg. No. 29,664

HOGAN & HARTSON

One Tabor Center

Maile

1200 17th Street, Suite 1500

Denver, Colorado 80202

(719) 448-5909 Tel

(303) 899-7333 Fax

528597.01



160

Attorney Docket No. SRC015 Client/Matter No. 80404.0018 Express Mail No. EV331754640US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Jon M. Huppenthal and David E. Caliga

Serial No. 10/285,318

Filed: October 31, 2002

For: MULTI-ADAPTIVE PROCESSING SYSTEMS AND

TECHNIQUES FOR ENHANCING PARALLELISM AND PERFORMANCE OF COMPUTATIONAL FUNCTIONS

Confirmation No.: 1420

Examiner:

Not yet assigned

Art Unit:

2121

INFORMATION DISCLOSURE STATEMENT BASED ON THE CEIVED

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 APR 2 0 2004

Technology Center 2100

Sir:

Pursuant to 37 C.F.R. § 1.97 the Examiner may wish to consider the references listed on the attached Form PTO/SB/08A. In submitting these references for the Examiner's consideration, no representation is made or implied that the references are or are not material to the examination of the application. The Examiner is encouraged to make his or her own determination of materiality. Copies of the references are provided.

Pursuant to 37 C.F.R. § 1.97(c), it is hereby certified that each item in this Information Disclosure Statement was cited in a communication from a foreign patent office (copy enclosed) in counterpart European application, PCT/US03/29444, mailed 24 MAR 2004, not more than three months prior to the filing of the statement (37 C.F.R. Section 1.97(e)). No petition fee is believed required, however, any fees associated with this communication may be made to Deposit Account No. 50-1123.

Date:

/ XXX Xu

William J. Kubida, Reg. No. 29,664

HOGAN & HARTSON

Respectfully submitted

One Tabor Center

1200 17th Street, Suite 1500 Denver, Colorado 80202

(719) 448-5909 Tel (303) 899-7333 Fax APR 15 2005 2 3 00 15 2005

PTO/SB/08a(08/03)
Approved for use through 07/31/2006. OMB 0651-0031
ent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Substitute for t	orm 1449A/PTO			Application Number	10/285,318
				Filing Date	October 31, 2002
100000000000000000000000000000000000000	INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheets as necessay)			First Named Inventor	Jon M. Huppenthal et al.
SIA				Art Unit	2121
(Use as many she				Examiner Name	Not yet assigned
Sheet 1 of 1		Attorney Docket No.	SRC015		

			U.S. PATENT	DOCUMENTS			
Examiner Initials	Cite No.1	Document No. No. – Kind Code ²	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Doc	Pages, Columns, Lines, Where Relev Passages or Relevant Figures Appe		
		US-6,215,898	04/10/2001	Woodfill et al.	Fig. 3 and col. 9, line 32-col. 16, line 45, a col. 57, line 6-col.67, line 23.	and	
		US-5,020,059	05/28/1991	Gorin et al.	Figs. 5, 9 and col. 7, line 28-col. 9, line 53	3.	
		US-5,471,627	11/28/1995	Means et al.	Fig. 3 and col. 4, line 40- col. 12, line 42.		
		US-4,727,503	02/23/1988	McWhirter	Column 3, line 49-col. 4, line 64.		
	JW/S-	US-5,477,221	12/19/1995	Chang et al.	Fig. 5 and (20) (1) (48-64-9) (1)		
		US-	N.	0	- 2004		
		US-			APR 2 0 2004		
		US-			Technology Center 2	210	
		US-			(Controlog)		
	11000	US-					
		US-					
		F	FOREIGN PAT	ENT DOCUMENTS			
		Foreign Patent Document	Publication Da			T ⁶	
Examiner Initials	Cite No.1	Country Code ³ Number ⁴ Kind Code ⁵	MM-DD-YYY	Y Applicant of Cited Do	Figures Appear	300	
500							
		EC					

EXAMINER	DATE
SIGNATURE	CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. \(^1\) Applicant's unique citation designation number (optional). \(^2\) See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. \(^3\) Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). \(^4\) For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. \(^5\) Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. \(^6\) Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) and application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

ved for uso through 07/31/2008, OMS 0651-0031 lark Office; U.S. DEPARTMENT OF COMMERCE

Certificate of Transmission under 37 CFR 1.8

Serial No. 10/285,318

RECEIVED CENTRAL FAX CENTER

Application of: Jon M. Huppenthal and David E. Caliga

APR 2 6 2005

Filed: October 31, 2002

Art Unit: 2121

Examiner: Not yet assigned Attorney Docket No. SRC015

For: MULTI-ADAPTIVE PROCESSING SYSTEMS AND TECHNIQUES FOR

ENHANCING PARALLELISM AND PERFORMANCE OF COMPUTATIONAL FUNCTIONS

Confirmation No.: 1420 Customer No.: 25235

I hereby certify that this correspondence is being facsimile transmitted to the United States Patent and Trademark Office

1. Information Disclosure Statement based on an International Search report.

on

26 April 2005

No. of Pages

to centralized fax number: 703-872-9306

Julie Lange

Signature

Typed or printed name of person signing Certificate

Note: Each paper must have its own certificate of transmission, or its certificate must identify each submitted paper.

Client Reference No. 80404,0018

Fax No. 719-448-5922

NCS - 80404/0018 - 74163 v1 PAGE 1/8 * RCVD AT 4/26/2005 4:17:29 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/2 * DNIS:8729306 * CSID:+ * DURATION (mm-ss):02-24

Attorney Docket No. SRC015 Client/Matter No. 80404.0018 VIA FACSIMILE

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Jon M. Huppenthal and David E. Caliga

Serial No. 10/285,318

Filed: October 31, 2002

Filed. October 51, 2007

For: MULTI-ADAPTIVE PROCESSING SYSTEMS AND

TECHNIQUES FOR ENHANCING PARALLELISM AND PERFORMANCE OF COMPUTATIONAL

FUNCTIONS

Confirmation No.: 1420

Examiner: Not yet assigned

Art Unit:

2121

RECEIVED CENTRAL FAX CENTER

APR 2 6 2005

INFORMATION DISCLOSURE STATEMENT BASED ON AN INTERNATIONAL SEARCH REPORT

MAIL STOP AMENDMENT Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.97 the Examiner may wish to consider the references listed on the attached Form PTO/SB/08A. In submitting these references for the Examiner's consideration, no representation is made or implied that the references are or are not material to the examination of the application. The Examiner is encouraged to make his or her own determination of materiality. Copies of the references are provided.

Pursuant to 37 C.F.R. § 1.97(c), it is hereby certified that each item in this Information Disclosure Statement was cited in a communication from a foreign patent office (copy enclosed) in counterpart European application, PCT/US03/29444, mailed 02 MAR 2005, not more than three months prior to the filing of the statement (37 C.F.R. Section 1.97(e)). No petition fee is believed required, however, any fees associated with this communication may be made to Deposit Account No. 50-1123.

Date: 26 / 18UC 2

William J. Kubida, Reg. No. 29,664

HOGAN & HARTSON

Respectfully submitted

One Tabor Center

1200 17th Street, Suite 1500 Denver, Colorado 80202

(719) 448-5909 Tel

(303) 899-7333 Fax

PAGE 2/8 * RCVD AT 4/26/2005 4:17:29 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/2 * DNIS:8729306 * CSID:+ * DURATION (mm-ss):02-24

PTO/SB/08a(08/03)
Approved for use through 07/31/2006, OMB 0551-0031

Substitute for	r form 1449A/PT			Application Number	10/285,318	
INFORMATION DISCLOSURE				Filing Date	October 31, 2002	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT				First Named Inventor	Jon M. Huppenthal et al.	
				Art Unit	2121	
Use as many shects as necessary)				Examiner Name	Not yet assigned	
Sheet 1 of 1		Attorney Docket No.	SRC015			

Examiner	Cite	Document No.	Publication Date	DOCUMENTS Name of Patentee or	Daniel C. L.	
Initiats	No.1	No Kind Code ²	MM-DD-YYYY	Applicant of Cited Doc	Pages, Columns, Lines, Where Rel Passages or Relevant Figures App	evant œar
		US-8,385,757	05/07/2002	Gupta et al.		
		US-4,872,133	10/03/1989	Leeland		
		US-5,274,832	12/26/1993	Khan	19 19 19 19 19 19 19 19 19 19 19 19 19 1	
		US-5,072,371	12/10/1991	Benner et al.		
		us-				-
		US-	li in the second			
		US-				_
		US-				-
		US-				
		US-				*
		US-				
_		us-				_
		F	OREIGN PATE	ENT DOCUMENTS		
Examiner	0	Foreign Patent Document	Publication Da	te Name of Patentee or	Pages, Columns, Lines Where	-
Initials	Cite No.1	Country Code ³ Number ⁴ Kind Code ²	MM-DD-YYYY	Applicant of Cited Doc	Relevant Passages or Relevant Figures Appear	T
_	-					
- 1				1		

DERED
SIL

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered, trictude copy of this form with next communication to applicant. Applicant's unique citation designation number (optional). See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. Nind of document by the two-letter code (WIPO Standard ST.3). For by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. 6 Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) and application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Criter information Officer. U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

INCS - 50404/0018 - 74163 v1

PAGE 3/8 * RCVD AT 4/26/2005 4:17:29 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/2 * DNIS:8729306 * CSID:+ * DURATION (mm-ss):02-24

PATENT COOPERATION TREATY

From the INTERNATIONAL PRELIMINARY E	CAMINING AITTHORY		.*:	
To: CAROL W. BURTON HOGAN & HARTSON, LLP 1200 17TH STREET: SUITE 1500 DENVER, CO 80202			PCT	
DENVER, CO 80202			WRITTEN OPINION	
			(PCT Rule 66)	
		ate of Mailing	02 MAR 2005	
Applicant's or agent's file reference		EPLY DUE		
SRC015 PCT	1	3	within 1 months/days from he above date of mailing	
International application No.	International filing date (day)	(Inonth/year)	Priority date (day/month/year)	
PCT/US03/29444	16 September 2003 (16.09.2	2003)		
International Patent Classification (IPC)	or both national classification	and IPC	31 October 2002 (31.10.2002)	
PC(7): G06F 15/80, 17/16 and US Cl.: Applicant	712/15; 708/509			
SRC COMPUTERS, INC.	and the second s			
Basis of the opining Priority II Priority III Non-establishmen IV Lack of unity of it V Reasoned statement citations and explain VI Certain documents VII Certain defects in	t of opinion with regard to nov oversion at under Rule 66.2 (a)(ii) with mations supporting such statem	relty, inventive ste regard to novelty, cont	ip and industrial applicability inventive step or industrial applicability;	
The applicant is hereby invite When? See the time li	d to reply to this opinion.	icant may before	the expiration of that time limit, request	
How? By submitting	a written reply, accommanied	where anomorphism		
Also For an addition For the examin For an informa	al opportunity to submit amen er's obligation to consider ame I communication with the exam	dments, see Rule endments and/or a nincr, see Rule 66	0.8 a.d 66.9, 66.4. rguments, see Rule 66.4 bis.	
If no reply is filed, the interna	ttional preliminary examination	report will be es	rablished on the basis of this opinion.	
The final date by which the interest examination report must be extended.	ernational meliminary		6	
Name and mailing address of the IPEA/I	US T			
Mail Stop PCT, Attr: IPEA/US Commissioner for Patents	Aut	horized officer	D 10	
P.O. Box 1450 Alexandria, Virginia 22313-1450	Eric	Coleman 3	James R. Matthew	
csimile No. (703)305-3230	Tele	phone No. (703)		
Form PCT/IPEA/406 (cover sheet)(July 1998)				

PAGE 4/8 * RCVD AT 4/26/2005 4:17:29 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/2 * DNIS:8729306 * CSID:+ * DURATION (mm-ss):02-24

A Marian Anna Anna Anna Anna Anna Anna Anna A	International application No.
WRITTEN OPINION	PCT/US03/29444
I. Basis of the opinion	
1. With regard to the elements of the international application:*	100
the international application as originally filed	
the description:	
pages 1-20 , as originally filed	
pages NONE , filed with the demand	
pages NONE , filed with the letter of	- NO.
the claims:	**************************************
pages 21-23 as originally filed	
pages NONE as amended (together with any sta	tement) under Article 19
pages NONE , filed with the demand	
pages NONE, filed with the letter of	
the drawings:	
pages 1-20 , as originally filed	5
pages NONE , filed with the demand	
pages NONE , filed with the letter of	
the sequence listing part of the description:	
pages NONE as originally filed	
pages NONE , filed with the demand	
pages NONE , filed with the letter of	
the language of a translation furnished for the purposes of in the language of publication of the international application (of the language of the translation furnished for the purposes of 55.2 and/or 55.3).	under Rule 48.3(b)).
With regard to any nucleotide and/or amino acid sequence discionion was drawn on the basis of the sequence listing:	losed in the international application, the written
contained in the international application in primed form.	
filed together with the international application in computer :	mandahla S
furnished subsequently to this Authority in written form.	cadable form.
furnished subsequently to this Anthority in computer readable	
The statement that the subsample for it is	e form.
The statement that the subsequently furnished written sequen international application as filed has been furnished.	
The statement that the information recorded in computer read has been furnished.	lable form is identical to the written sequence listing
The amendments have resulted in the cancellation of:	
the description, pages NONE	
the claims. Nos. NONE	
the drawings, sheets/fig NONE	
This opinion has been drawn as if (some of) the amendments had not beyond the disclosure as filed, as indicated in the Supplemental Box	(Rule 70.2(c)).
eplacement sheets which have been furnished to the receiving Office in res opinion as "originalty filed."	ponse to an invitation under Article 14 are referred to in
	Service Artestation Colors
PCT/IPEA/AOS /Boy D (Inh. 1005)	

PAGE 5/8 * RCVD AT 4/26/2005 4:17:29 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/2 * DNIS:8729306 * CSID; + * DURATION (mm-ss):02-24

WRITTEN OPINIO		PCT/US03/29444			
V. Reasoned statement under Rule 66.2(a)(ii) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement					
STATEMENT					
Novelty (N)	Claims	1-13		YES	
		NONE		NO	
Inventive Step (IS)	Claims	6-12		YES	
andan v and (15)		1-5,13		NO	
Industrial Applicability (IA)	Claims	1-13		YES	
		NONE		NO	
CITATIONS AND EXPLANATIONS case Sec Continuation Sheet					
186					
×			K:		
			#S		
			18		

PAGE 6/8 * RCVD AT 4/26/2005 4:17:29 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/2 * DNIS:8729306 * CSID:+ * DURATION (mm-ss):02-24

Porm PCT/IPEA/408 (Box V) (Taly 1998)

04-26-2005 13:21

WRITTEN OPINION

International application No. PCT/US03/29444

Supplemental Box

(To be used when the space in any of the preceding boxes is not sufficient)

TIME LIMIT:

The time limit set for response to a Written Opinion may not be extended. 37 CFR 1.484(d). Any response received after the expiration of the time limit set in the Written Opinion will not be considered in preparing the International Preliminary Examination

V. 2. Citations and Explanations:

Claims 1-2 Jack an inventive step under PCT Article 33(3) as being obvious over Gupta (US patent No. 6,385,757) in view of Khan

Gupta taught the invention substantially as claimed including a data processing ("DP") system comprising: defining a calculation for a reconfigurable computing system instantiating the performance of at least two array functional units (FU00-FUIO)(e.g., see col. 17, lines 28-52 and col. 21, lines 22-29) to perform the calculation.

Gupta did not expressly detail utilizing the array functional units to operate on a subsequent data dimension of the calculation and substantially concurrently using the second of the array units to operate on a previous data dimension of the calculation. Khan however taught operating on three dimensions using plural two dimensional arrays that operate concurrently on respective dimensions and are coupled to together to produce the three dimensional array (e.g., see col. 4, lines 35-62 and col. 12, lines 15-55).

It would have been obvious to one of ordinary skill in the DP art to combine the teachings of Gupta and Khan. One of ordinary skill would have been motivated to incorporate the three dimensional array operation of the Khan reference into the Gupta system to allow the combined system to be able to perform calculations on more complicated (three dimensional) problems. As to claim 2, Knan taught the calculation comprising plurality of planes (e.g., see col. 12, lines 15-55).

Claim 3 lacks as inventive step under PCT Article 33(3) as being obvious over the prior art as applied in the immediately preceding paragraph and further in view of Leeland (US patent No. 4,872,133). Leeland taught calculation comprised a financial application modeling using a spreadsheet application (e.g., see col. 5, lines 3-32).

It would have been obvious to one of ordinary skill in the DP art to combine the teachings of Leeland and Gupta. One of

ordinary skill would have been motivated to incorporate the Leeland teaching of financial spreadsheet application for an array processor in order to provide an additional use for the combined system.

Claims 4-5 lack an inventive step under PCT Article 33(3) as being obvious over the prior art (Gupta and Khan) as applied in the immediately preceding paragraphs and further in view of Benner (US Patent No. 5,071,371).

Benner taught the calculation comprising fluid flow calculation and structural analysis (e.g., see col. 22, lines 35-52). It would have been obvious to one of ordinary skill in the DP art to combine the teachings of Benner and Gupta. One of ordinary skill would have been motivated to incorporate the Benner teaching of fluid flow and structural analysis applications for an array processor in order to provide an additional uses for the combined system.

Claim 13 tacks an inventive step under PCT Article 33(3) as being obvious over Gupta (US Patent No. 6,385,757). Gupta raught the invention substantially as claimed including data processing ("DP") system comprising a reconfigurable processor that provides indication of whether it performs speculative and systolic processing (e.g., see col. 15, lines 6-66). Consequently, one

Form PCT/IPEA/408 (Supplemental Box) (July 1998)

PAGE 7/8 * RCVD AT 4/26/2005 4:17:29 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/2 * DNIS:8729306 * CSID:+ * DURATION (mm-ss):02-24

WRITTEN OPINION

International application No. PCT/US03/29444

Supplemental Box

(To be used when the space in any of the preceding boxes is not sufficient)

ordinary skill would have been motivated to perform systolic and speculative processing at least in order to utilize the parameters indicated by Gupta for use in systolic and speculative processing (e.g., see col. 15, lines 56-63).

Claims 6-12 the criteria set out in PCT Article 33(2)-(3), because the prior art does not teach or fairly suggest the combination of features in independent claims 6 and 12. The combination features in claim 6 comprise defining a first systolic wall comprising rows and cells forming a subset of the plurality of functional units; computing a value at each of the cells in at least a first row of the first systolic wall; communicating the values between cells in the first row of the cells to produce updated values; communicating the updated values to a second row of the first systolic wall; and substantially concurrently providing the updated values to a first row of a second systolic wall of rows of cells in the subset of the plurality of functional units. In claim 12 the combination of features comprise performing a calculation by a subset of the plurality of functional units to produce computed data; passing the computed data from a first column of the calculation to a next column in the calculation; evaluating a rate of change in at least one variable for each of the columns in the calculation; comining the calculation where the variable does not change for a particular column of the calculation; and restarting the calculation at the column of the calculation where the variable does change.

US 6,385,757 B1 (GUPTA) 07 May 2002, see column, 2, lines 20-27, column 15, lines 5-66.

US 4,872,133 A (LEELAND) 03 October 1989, see figs. 2,3,5, and col. 3, lines 27-55.

US 5,274,832 A (KHAN) 28 December 1993, see fig.18, col. 5, lines 27-49,col. 8, lines 42-59, and col. 12, lines 1-55.

US 5,072,371 (BENNER) 10 December 1991 see figs. 5,7,14 and col. 22, lines 35-62.

Form PCT/IPEA/408 (Supplemental Box) (July 1998)

PAGE 8/8 * RCVD AT 4/26/2005 4:17:29 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/2 * DNIS:8729306 * CSID:+ * DURATION (mm-ss):02-24

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
E	16	speculat\$3 with systolic\$4	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 07:38
L2	343	speculat\$3 and systolic\$4	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 08:16
L3	1	speculat\$3 and (systolic\$4 adj process\$3)	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 07:49
L4	140	rate near3 change near3 column\$1	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 07:49
L5	1951069	@ay>"2000"	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 08:16
L6	127	2 not 5	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 08:33
L7	332	column\$1 near3 value near3 change\$1	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03:08:35
L8	62	restart\$3 and 7	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 08:37
L9	42	until adj value adj change\$2	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 09:36
L10	201	712/15.ccls.	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 09:37
65	46	712/19.ccls.	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 09:37
L12	359	712/226.ccls.	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 09:37
L13	2	(("6385757") or ("5274832")).PN.	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 09:50
L14	3	(("6385757") or ("5274832") or ("5071371")).PN.	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 09:57
L15	4	(("6385757") or ("5274832") or ("5071371") or ("4872133")).PN.	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 10:03

L16	0	("bennerand(fluidadjflow)").PN.	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 10:06
L17	74	benner and (fluid adj flow)	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 10:23
L18	2089	imaging and systolic\$5	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 10:23
L19	86	imaging with systolic\$5	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 10:38
L20	4	search adj algorithm with systolic\$5	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 10:48
L21	3	encryption with systolic\$3	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 10:57
L22	0	genetic near3 match\$3 with systolic\$3	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 10:57
L23	25	genetic with systolic\$3	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 10:58
L24	5	dna with systolic\$3	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 11:00
L25	72	protein with systolic\$3	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 11:01
L26	12835	dna near3 match\$3 systolic\$3	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 11:02
L27	8	dna near3 match\$3 and systolic\$3	US-PGPUB; USPAT; EPO	OR	OFF	2005/10/03 11:02



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Boa. 1450
Alexandria. Virginia 22313-1450
www.uspto.gov

APPLICATION N	0.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/285,318 10/31/2002		10/31/2002	Jon M. Huppenthal	SRC015	1420
25235	7590	10/07/2005		EXAM	INER
		TSON LLP TER, SUITE 1500		COLEMA	N, ERIC
	ENTEEN			ART UNIT	PAPER NUMBER
DENVER	, CO 80	202		2183	
				DATE MAIL ED. 10/07/200	

DATE MAILED: 10/07/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
		10/285,318	HUPPENTHAL ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Eric Coleman	2183			
Period f	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the	correspondence address			
WHI - Exte afte - If N - Fail Any	HORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DA ensions of time may be available under the provisions of 37 CFR 1.13 or SIX (6) MONTHS from the mailing date of this communication. O period for reply is specified above, the maximum statutory period we ure to reply within the set or extended period for reply will, by statute, or reply received by the Office later than three months after the mailing ned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be ting will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
1)□	Responsive to communication(s) filed on	<u> </u>				
2a)□	This action is FINAL . 2b)⊠ This	action is non-final.				
3)	Since this application is in condition for allowar					
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.			
Disposit	tion of Claims					
4)🛛	Claim(s) 1-55 is/are pending in the application.					
	4a) Of the above claim(s) is/are withdraw	vn from consideration.				
5)	Claim(s) is/are allowed.					
	Claim(s) <u>1-55</u> is/are rejected.					
_	Claim(s) is/are objected to.					
8)[_]	Claim(s) are subject to restriction and/or	r election requirement.				
Applicat	tion Papers					
9)	The specification is objected to by the Examine	r.				
10)	The drawing(s) filed on is/are: a) acce	epted or b) objected to by the	Examiner.			
	Applicant may not request that any objection to the		NOT A CONTROL OF A CONTROL OF A PART OF A CONTROL OF A CO			
	Replacement drawing sheet(s) including the correcti	7.1	337/316			
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority	under 35 U.S.C. § 119					
а)	Acknowledgment is made of a claim for foreign of All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priorical application from the International Bureau See the attached detailed Office action for a list of	s have been received. s have been received in Applicat ity documents have been receive (PCT Rule 17.2(a)).	ion No ed in this National Stage			
Attachmer	nt(s)					
1) Notic	ce of References Cited (PTO-892)	4) Interview Summary	(PTO-413)			
2) Notic	ce of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail D	ate			
	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) or No(s)/Mail Date	6) Other:	Patent Application (PTO-152)			

U.S. Patent and Trademark Office PTOL-326 (Rev. 7-05)

Office Action Summary

Part of Paper No./Mail Date 100305

Art Unit: 2183

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- Claims 1-5,26-31,52,53 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gupta (US patent No. 6,385,757) in view of Khan US Patent No. 5,274,832).
- 3. Gupta taught the invention substantially as claimed including a data processing ("DP") system comprising: defining a calculation for a reconfigurable computing system instantiating the performance of at least two array functional units (FU00-FU10)(e.g., see col. 17, lines 28-52 and col. 21, lines 22-29) to perform the calculation.
- 4. Gupta did not expressly detail utilizing the array functional units to operate on a subsequent data dimension of the calculation and substantially concurrently using the second of the array units to operate on a previous data dimension of the calculation. Khan however taught operating on three dimensions using plural two dimensional arrays that operate concurrently on respective dimensions and are coupled to together to produce the three dimensional array (e.g., see col. 4, lines 35-62 and col. 12, lines 15-55).
- 5. It would have been obvious to one of ordinary skill in the DP art to combine the

Art Unit: 2183

teachings of Gupta and Khan. One of ordinary skill would have been motivated to incorporate the three dimensional array operation of the Khan reference into the Gupta system to allow the combined system to be able to perform calculations on more complicated (three dimensional) problems.

- 6. As to the further limitations of claim 26, Khan taught (e.g., see fig. 8) a three dimensional systolic array with connections between processors in three dimensions.
- 7. As to claim 2-5,27-30 Khan taught the calculation comprising plurality of planes, and grid points and plural time-steps and vectors(e.g., see fig. 8 and col. 12, lines 15-55). As per claim 31, the system taught by Khan shows direct connection between the processing elements in the array and therefore the storing of data to an extrinsic memory (i.e., outside the array) would have been unnecessary when the transfer of data between columns was performed (e.g., see fig. 8).
- 8. As to the limitations of claims 52 and 53 the reconfigurable systolic processor would have been able to adapt to the application an therefore would have been an adaptive processor. As to the processor comprising a microprocessor one of ordinary skill would have been motivated to implement the systolic processor as described above as an microprocessor at least to take advantage of the reduced cost and reduced system size as was well known in the art at the time of the claimed invention.
- Claims19,45 are rejected under 35 U.S.C. 103(a) as being unpatentable over
 Gupta and Khan as applied to claims 1-2,26 above, and further in view of Leeland (US patent No. 4,872,133).

Art Unit: 2183

 Leeland taught calculation comprised a financial application modeling using a spreadsheet application (e.g., see col. 5, lines 3-32).

- 11. It would have been obvious to one of ordinary skill in the DP art to combine the teachings of Leeland and Gupta. One of ordinary skill would have been motivated to incorporate the Leeland teaching of financial spreadsheet application for an array processor in order to provide an additional use for the combined system.
- 12. Claim 10-16 and 36-42,54 rejected under 35 U.S.C. 103(a) as being unpatentable over Gupta and Khan as applied to claims 1-2,26 above, and further in view of Benner (US Patent No. 5,072,371).
- 13. Benner taught the calculation comprising fluid flow calculation and structural analysis (e.g., see col. 22, lines 35-52).
- 14. It would have been obvious to one of ordinary skill in the DP art to combine the teachings of Benner and Gupta. One of ordinary skill would have been motivated to incorporate the Benner teaching of fluid flow and structural analysis applications for an array processor in order to provide an additional uses for the combined system.
- 15. As to the limitation in claim 54 of performing a calculation unit a variable changed is value in a system processing an restarting at that value The Benner system taught systolically performing calculations on fluid flow. Since in such a problem one of ordinary skill would at times be interested when a change in the data occurred and adjust the calculation to pin point the calculation around that certain point then one of ordinary skill would have been motivated to operate the Benner and Gupta and Khan

Art Unit: 2183

system to process systolically until a change in data occurred and then restart the calculation at the point of the change to better determine the magnitude of the change in data.

- 16. Claim 6-9,25,32-35,51 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gupta and Khan as applied to claims 1-2,26 above, and further in view of Helbig (US patent No. 4,962,381).
- 17. Helbig taught the application of a systolic processor for radar, medical ultrasound and other imaging applications (e.g., see col. 1, lines 1-5) Clearly this would have also comprised images processed by standard MPEG and JPEG standards.
- 18. It would have been obvious to one of ordinary skill in the DP art to combine the teachings of Helbig and Gupta. One of ordinary skill would have been motivated to incorporate the Helbig teaching of radar, medical ultrasound and other imaging applications for an systolic processor in order to provide an additional uses for the combined system.
- 19. As to the limitation of claims 25 and 51, since signal filtering would have been associated with the applications taught by Helbig such as radar then one of ordinary skill would have been motivated to use the Helbig systolic processor in signal filtering applications.
- 20. Claim 17,18,22-24,43,44,48-50 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gupta and Khan as applied to claims 1-2,26 above, and further in view of Skaletsky (US patent No. 5,784,108).

Art Unit: 2183

21. Skaletsky taught using an systolic processor for processing search algorithm for image search such as when a best match was to be found and clearly this would have been applicable to data mining as these are similar applications (e.g., see col. 3, line 13-col. 4, line 57).

- 22. It would have been obvious to one of ordinary skill in the DP art to combine the teachings of Skaletsky and Gupta. One of ordinary skill would have been motivated to incorporate the Skaletsky teaching of search algorithm applications for an systolic processor in order to provide an additional uses for the combined system.
- 23. As to the limitations of claims 22-24,48-50 in light of the search algorithm teaching especially for finding a best match for data then the use of systolic processors for similar applications such as the genetic pattern matching, protein folding and organic structure interaction would have been an obvious uses for systolic processors (such as taught by Skaletsky) to one of ordinary skill in the DP art.
- 24. Claim 20,21,46,47 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gupta and Khan as applied to claims 1-2,26 above, and further in view of Gai (US patent No. 6,061,706).
- 25. Gai taught use of systolic processors in encryption/decryption applications to speed the encryption/decryption of public keys (e.g. see col. 1, lines 25-41.
- 26. It would have been obvious to one of ordinary skill in the DP art to combine the teachings of Gai and Gupta. One of ordinary skill would have been motivated to

Art Unit: 2183

incorporate the Gai teaching of encryption and decryption applications for an systolic processor in order to provide an additional uses for the combined system.

Claims 55 is rejected under 35 U.S.C. 103(a) as being unpatentable over Gupta
 (US patent No. 6,385,757)

28. Gupta taught the invention substantially as claimed including data processing ("DP") system comprising a reconfigurable processor that provides indication of whether it performs speculative and systolic processing (e.g., see col. 15, lines 6-66). Consequently, one ordinary skill would have been motivated to perform systolic and speculative processing at least in order to utilize the parameters indicated by Gupta for use in systolic and speculative processing (e.g., see col. 15, lines 56-63).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eric Coleman whose telephone number is (571) 272-4163. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2183

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

EC

ERIC COLEMAN PRIMARY EXAMINER

Application/Control No. Applicant(s)/Patent Under Reexamination 10/285,318 HUPPENTHAL ET AL. Notice of References Cited Examiner Art Unit Page 1 of 1 2183 Eric Coleman **U.S. PATENT DOCUMENTS** Document Number Date Classification Country Code-Number-Kind Code MM-YYYY 10-1989 Leeland, Steven B. 708/509 US-4,872,133 US-5,274,832 12-1993 Khan, Emdadur R. 708/424 В 05-2002 Gupta et al. C US-6,385,757 716/1 D US-5,072,371 12-1991 Benner et al. 712/11 E US-4,962,381 10-1990 Helbig, Sr., Walter A. 342/372 Skaletzky et al. F US-5,784,108 07-1998 375/240.15 US-6,061,706 05-2000 Gai et al. 708/491 G US-US-L US-J US-K US-L US-M FOREIGN PATENT DOCUMENTS Document Number Country Code-Number-Kind Code Date Name Classification Country MM-YYYY N 0 P Q R S T **NON-PATENT DOCUMENTS** Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) U W

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 100305

Approved for use through 07/21/2008, 02(8) 0551-0031

Substitute for form 1449A/PTO				Application Number	10/285,318
				Filing Date	October 31, 2002
INFORMATION DISCLOSURE STATEMENT BY APPLICANT				First Named Inventor	Jon M. Huppenthal et al.
				Art Unit	2121
(Use as many shects as necessary)		Examiner Name	Not yet assigned		
Sheet	1 1	of	1	Attorney Docket No.	SRC015

			U.S. PATENT	DOCUMENTS	210	
Examiner Initiats	Cits No.	Document No. No Kind Code ²	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Doc	Pages, Columns, Unes, Where Rel Passages or Relevant Figures Ap	levant
EC.		US-8,385,757	05/07/2002	Gupta et al.		pour
EC.		US-4,872,133	10/03/1989	Leeland		_
&C		US-5,274,632	12/26/1993	Khan		_
6.C		US-6,072,371	12/10/1991	Benner et al.		
		us-				
		US-				78
		US-				-
_		US-				
		US-				
		US-				
		U\$-				_
		us.				-
		F	OREIGN PATE	NT DOCUMENTS		_
Examiner	Cita	Foreign Patent Document	Publication Da	e Name of Patentee or	Pages, Columns, Lines Whare	
Initials	Cite No.1	Country Code ³ Number ⁴ Kind Code ⁵	MM-DD-YYY	Applicant of Cited Doc	Relevant Passages or Relevant Figures Appear	70
			-	-		
			 	 		-
						_

m>	// / /		
EXAMINER SIGNATURE	Ewill	DATE	10/2/00
100000000000000000000000000000000000000		- OSITOIDE/CED	10/03

EXAMINER: hitial if reterence considered, whether or not citation is in conformance with MPEP 609. Draw line through citation it not in conformance and not considered, include copy of this form with next communication to applicant. \(^1\) Applicant's unique citation designation number (optionsit). See Kinds Codes of USPTO Pation Documents at \(\frac{\text{weaussjoingev}}{\text{conformance}}\) or MPEP 901.04. \(^8\) Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). \(^8\) For by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. \(^6\) Applicant is to place a check mark here if English

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to tile (and by the USPTO to process) and application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.44. This collection is estimated to take 2 hours to complete, including gathering, prepering, and submitting the completed application form to the USPTO. This will very depending upon the individual case. Any confident on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Potentian and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENO FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

INC3 - 80404/0018 - 74163 v1

PAGE 3/8 * RCVD AT 4/26/2005 4:17:29 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/2 * DNIS:8729306 * CSID:+ * DURATION (mm-ss):02-24

,	OTPETO
	M2 13 200 8
PTO/SB/08A (10/01) (Substitute for form	1449ATTO TRADE

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use several sheets if necessary)

Sheet __1__ of __4__

ATTY. DOCK	ET N	10.	SR	2015
Client/Matter	No.	804	104.	0018

APPLICATION NO. 10/285,318

2121

FIRST NAMED INVENTOR

Jon M. Huppenthal and David E. Caliga

FILING DATE October 31, 2002 ART UNIT RECEIVED

AUG 1 8 2003

U.S. PATENT DOCUMENTS

Technology Center 2100

	~				
Examiner Initials	Cite No.	Document No. No. – Kind Code	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Doc	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
{ C·		US-5,230,057	07/20/93	Shido, et al.	
		US-5,892,962	04/06/99	Cloutier	
		US-5,903,771	05/11/1999	Sgro et al.	Figs 1 & 6, col. 3, lines 30-67, col 4, lines 1-51 col 7, lines 1-27.
		US-6,192,439	02/20/2001	Grunewald et al.	Fig 3, col 3, lines 53-67, col 4, lines 1-64.
		US-6,076,152	06/13/2000	Huppenthal et al.	
		US-6,052,773	04/18/2000	DeHon et al.	
		US-6,226,776	05/01/2001	Panchul et al.	
		US-6,023,755	02/08/2000	Casselman	
	1000	US-5,737,766	04/07/1998	Tan	
٤٤.	00.00	US-5,570,040	10/29/1996	Lytle et al.	
			-		

FOREIGN PATENT DOCUMENTS

Examiner Initials	Cite No.	Foreign Patent Doc cntry code - No Kind Code	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Doc	Pages, Columns. Lines Where Relevant Passages or Relevant Figures Appear	TRANSL	ATION
					*	YES	NO
							-
		2.00			199		

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS

Examiner Initials	Cite No.	Include name of the author (In CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s) publisher, city and/or country where published
€.(.	7	AGARWAL, A., et al., "The Raw Compiler Project", pages 1-12, http://cag-www.lcs.mit.edu/raw , Proceedings of the Second SUIF Compiler Workshop, Augs. 21-23, 1997.
6.0.		ALBAHARNA, OSAMA, et al., "On the viability of FPGA-based integrated coprocessors", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 206-215.
ξζ,		AMERSON, RICK, et al., "TeramacConfigurable Custom Computing", © 1995 IEEE, Publ. No. 0-8186-7086-X/95, Pages 33

IIICS - 80404/0018 - 62565 v1

	AND E	
(JB)	3 8	Sheet 2 of _
Egg	- 3	BARTHEL, DOMINIQUE August 25-26, 1997, "PVP a Parallel Video coProcessor", Hot Chips IX, Pages 203-210.
MEN	VI & TRANS	BERTIN, PATRICE, et al., "Programmable active memories: a performance assessment", © 1993 Massachusetts Institute (—Technology, Pages 88-102.
	1	BITTNER, RAY, et al., "Computing kernels Implemented with a wormhole RTR CCM", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 98-105.
	1	BUELL, D., et al. "Splash 2: FPGAs in a Custom Computing Machine – Chapter 1 – Custom Computing Machines: An Introduction", Pages 1-11, http://www.computer.org/espress/catalog/op07413/spls-ch1.html (originally believed published in J. of Supercomputing, Vol. IX, 1995, PP. 219-230.
	1	CASSELMAN, STEVEN, "Virtual Computing and The Virtual Computer", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 43
	7	- CHAN, PAK, et al., "Architectural tradeoffs in field-programmable-device-based computing systems", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 152-161.
		CLARK, DAVID, et al., "Supporting FPGA microprocessors through retargetable software tools", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 195-103.
	1 7	CUCCARO, STEVEN, et al., "The CM-2X: a hybrid CM-2/Xilink prototype", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 121-130.
	1	CULBERTSON, W. BRUCE, et al., "Exploring architectures for volume visualization on the Teramac custom computer", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 80-88.
	1	CULBERTSON, W. BRUCE, et al., "Defect tolerance on the Teramac custom computer", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 116-123.
	4	DEHON, ANDRE, "DPGA-Coupled microprocessors: commodity IC for the early 21 st century", © 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 31-39.
	4	DEHON, A., et al., "MATRIX A Reconfigurable Computing Device with Configurable Instruction Distribution", Hot Chips IX August 25-26, 1997, Stanford, California, MIT Artificial Intelligence Laboratory.
	1	DHAUSSY, PHILIPPE, et al., "Global control synthesis for an MIMD/FPGA machine", © 1994 IEEE, Publ. No. 0-8186-5490- 2/94, Pages 72-81.
	T	ELLIOTT, DUNCAN, et al., "Computational Ram: a memory-SIMD hybrid and its application to DSP", © 1992 IEEE, Publ. No. 0-7803-0246-X/92, Pages 30.6.1-30.6.4.
	+	FORTES, JOSE, et al., "Systolic arrays, a survey of seven projects", © 1987 IEEE, Publ. No. 0018-9162/87/0700-0091, Pages 91-103.
	1	GOKHALE, M., et al., "Processing in Memory: The Terasys Massively Parallel PIM Array" @ April 1995, IEEE, Pages 23-31.
	1	GUNTHER, BERNARD, et al., "Assessing Document Relevance with Run-Time Reconfigurable Machines", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 10-17.
	B	HAGIWARA, HIROSHI, et al., "A dynamically microprogrammable computer with low-level parallelism", © 1980 IEEE, Publ No. 0018-9340/80/07000-0577, Pages 577-594.
	/	HARTENSTEIN, R. W., et al. "A General Approach in System Design Integrating Reconfigurable Accelerators," http://xputers.informatik.uni-kl.de/papers/paper026-1.html , IEEE 1996 Conference, Austin, TX, Oct. 9-11, 1996.
	7	HARTENSTEIN, REINER, et al., "A reconfigurable data-driven ALU for Xputers", © 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 139-146.
	+	HAUSER, JOHN, et al.: "GARP: a MIPS processor with a reconfigurable co-processor", © 1997 IEEE, Publ. No. 0-08186-8159-4/97, Pages 12-21.
	+	HAYES, JOHN, et al., "A microprocessor-based hypercube, supercomputer", © 1986 IEEE, Publ. No. 0272-1732/86/1000-0006, Pages 6-17.
	14	HERPEL, HJ., et al., "A Reconfigurable Computer for Embedded Control Applications", © 1993 IEEE, Publ. No. 0-8186-3890-7/93, Pages 111-120.
	+	HOGL, H., et al., "Enable++: A second generation FPGA processor", © 1995 IEEE, Publ. No. 0-8186-7086-X/95, Pages 45-53.
50	. V	KING, WILLIAM, et al., "Using MORRPH in an industrial machine vision system". © 1996 IEEE, Publ. No. 08186-7548-9/96,

2'	ير قلق	Sheet 3 of
Elms 1.3	37	, MANOHAR, SWAMINATHAN, et al., "A pragmatic approach to systolic design", © 1988 IEEE, Publ. No. CH2603- 9/88/0000/0463, Pages 463-472.
ENTETR	G.P.	MAUDUIT, NICOLAS, et al., "Lneuro 1.0: a piece of hardware LEGO for building neural network systems," ⊚ 1992 IEEE, Publ. No. 1045-9227/92, Pages 414-422.
	/	MIRSKY, ETHAN A., "Coarse-Grain Reconfigurable Computing", Massachusetts Institute of Technology, June 1996.
	~	MIRSKY, ETHAN, et al., "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources", ⊚ 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 157-166.
3 8		MORLEY, ROBERT E., Jr., et al., "A Massively Parallel Systolic Array Processor System", © 1988 IEEE, Publ. No. CH2603-9/88/0000/0217, Pages 217-225.
	V	PATTERSON, DAVID, et al., "A case for intelligent DRAM: IRAM", Hot Chips VIII, August 19-20, 1996, Pages 75-94.
	7	PETERSON, JANES, et al., "Scheduling and partitioning ANSI-C programs onto multi-FPGA CCM architectures", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 178-187.
	V	SCHMIT, HERMAN, "Incremental reconfiguration for pipelined applications," © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 47-55.
	J	SITKOFF, NATHAN, et al., "Implementing a Genetic Algorithm on a Parallel Custom Computing Machine", Publ. No. 0-8186 7086-X/95, Pages 180-187.
	•	STONE, HAROLD, "A logic-in-memory computer", @ 1970 IEEE, IEEE Transactions on Computers, Pages 73-78, January 1990.
	Ь	TANGEN, UWE, et al., "A parallel hardware evolvable computer POLYP extended abstract", © 1997 IEEE, Publ. No. 0-8186-8159/4/97, Pages 238-239.
	0	THORNBURG, MIKE, et al., "Transformable Computers", @ 1994 IEEE, Publ. No. 0-8186-5602-6/94, Pages 674-679.
	0	TOMITA, SHINJI, et al., "A computer low-level parallelism QA-2", © 1986 IEEE, Publ. No. 0-0384-7495/86/0000/0280, Pages 280-289.
	~	TRIMBERGER, STEVE, et al., "A time-multiplexed FPGA", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 22-28.
	ν	UEDA, HIROTADA, et al., "A multiprocessor system utilizing enhanced DSP's for image processing", © 1988 IEEE, Publ. No. CH2603-9/88/0000/0611, Pages 611-620
	0	VILLASENOR, JOHN, et al., "Configurable computing", © 1997 Scientific American, June 1997.
	P	WANG, QUIANG, et al., "Automated field-programmable compute accelerator design using partial evaluation", © 1997 IEEE, Publ. No. 0-8186-8159-4/97, Pages 145-154.
	1	W.H. Mangione-Smith and B.L. Hutchings. Configurable computing: The Road Ahead. In Proceedings of the Reconfigurable Architectures Workshop (RAW'97), pages 81-96, 1997.
	,	WIRTHLIN, MICHAEL, et al., "The Nano processor: a low resource reconfigurable processor", © 1994 IEEE, Publ. No. 0-8186-5490-2/94, Pages 23-30.
		WIRTHLIN, MICHAEL, et al., "A dynamic instruction set computer", © 1995 IEEE, Publ. No. 0-8186-7086-X/95, Pages 99-107
	8	WITTIG, RALPH, et al., "One Chip: An FPGA processor with reconfigurable logic", © 1996 IEEE, Publ. No. 0-8186-7548-9/96 Pages 126-135.
	6 `	YAMAUCHI, TSUKASA, et al., "SOP: A reconfigurable massively parallel system and its control-data flow based compiling method", © 1996 IEEE, Publ. No. 0-8186-7548-9/96, Pages 148-156.
		"Information Brief", PCI Bus Technology, © IBM Personal Computer Company, 1997, Pages 1-3.
	b	YUN, HYUN-KYU AND SILVERMAN, H. F.; "A distributed memory MIMD multi-computer with reconfigurable custom computing capabilities", Brown University, 10-13 Dec. 1997, pp. 7-13.
	1	HOOVER, CHRIS AND HART, DAVID; "San Diego Supercomputer Center, Timelogic and Sun Validate Ultra-Fast Hidden Markov Model Analysis-One DeCypher-accelerated Sun Fire 6800 beats 2,600 CPUs running Linux-", San Diego Supercomputer Center, http://www.sdsc.edu/Press/02/050802 markovmodel.html, May 8, 2002, pp. 1-3.
	8	CALIGA, DAVID AND BARKER, DAVID PETER, "Delivering Acceleration: The Potential for Increased HPC Application Performance Using Reconfigurable Logic", SRC Computers, Inc., November 2001, pp. 20.
5()	10	HAMMES, J.P., RINKER, R. E., MCCLURE, D. M., BÖHM, A. P. W., NAJJAR, W. A., "The SA-C Compiler Dataflow Description", Colorado State University, June 21, 2001, pp. 1-25.