

THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS

PECIAL ISSUE ON

ch



And the first of

ere a da da

4.10 11.11 D. D. an or at at Dat



INN18 502 25718 NDA HALL LIB 5109 CHERRY ST KANSAS CITY MO 64110

Δ

1233 रददर: १८८१: १८४: इन्हेन्द्र इन्हेन्द्र क्राइट्रा -----Int 2 in 2 2 2 0 0 0 × 1 2 2 2 2 D

1.3 8,1-3

071.54

Galle -10/2

and the second second

A PLICE PLICE STATES



Find authenticated court documents without watermarks at docketalarm.com.



published monthly by the Institute of Electrical and Electronics Engineers, Inc.

september 1987

SPECIAL ISSUE ON

HARDWARE AND SOFTWARE FOR DIGITAL SIGNAL PROCESSING

Edited by Sanjit K. Mitra and Kalyan Mondal

1139 SCANNING THE ISSUE

PAPERS

VLSI

- 1143 The TMS320 Family of Digital Signal Processors, K-S. Lin, G. A. Frantz, and R. Simar, Jr.
- 1160 VLSI Processor for Image Processing, M. Sugai, A. Kanuma, K. Suzuki, and M. Kubo
- 1167 Digital Signal Processor for Test and Measurement Environment, A. Kareem, C. L. Saxe, E. Etheridge, and D. McKinney.
- 1172 The Graph Search Machine (GŚM): A VLSI Architecture for Connected Speech Recognition and Other Applications, S. C. Glinski, T. M. Lalumia, D. R. Cassiday, T. Koh, C. Gerveshi, G. A. Wilson, and J. Kumar

62

60

M

0

ហ្រ

S

- 1185 DSP56200: An Algorithm-Specific Digital Signal Processor Peripheral, G. D. Hillman
- 1192 Parallel Bit-Level Pipelined VLSI Designs for High-Speed Signal Processing, M. Hatamian and G. I. Cash

Systems

- 1203 A 6 × 320-MHz 1024-Channel FFT Cross-Spectrum Analyzer for Radio Astronomy, Y. Chikada, M. Ishiguro, H. Hirabayashi, M. Morimoto, K-I. Morita, T. Kanzawa, H. Iwashita, K. Nakazima, S-I. Ishikawa, T. Takahashi, K. Handa, T. Kasuga, S. Okumura, T. Miyazawa, T. Nakazuru, K. Miura, and S. Nagasawa
- 1211 MUPSI: A Multiprocessor for Signal Processing, G. Bolch, F. Hofmann, B. Hoppe, C-U. Linster, R. Polzer, H. W. Schüssler, G. Wackersreuther, and F-X. Wurm
- 1220 Data-Driven Multicomputers in Digital Signal Processing, J-L. Gaudiot
- 1235 Synchronous Data Flow, E. A. Lee and D. G. Messerschmitt
- 1246 Multiple Digital Signal Processor Environment for Intelligent Signal Processing, W. S. Gass, R. T. Tarrant, B. I. Pawate, M. Gammel, P. K. Rajasekaran, R. H. Wiggins, and C. D. Convington

CAD

- 1260 Computer-Aided Design of VLSI FIR Filters, P. R. Cappello and C-W. Wu
- 1272 A Silicon Compiler for Digital Signal Processing: Methodology, Implementation, and Applications, F. F. Yassa, J. R. Jasica, R. I. Hartley, and S. E. Noujaim

Algorithms

- 1283 Vectorized Mixed Radix Discrete Fourier Transform Algorithms, R. C. Agarwal and J. W. Cooley
- 1293 Implementation of Digital Filtering Algorithms Using Pipelined Vector Processors, W. Sung and S. K. Mitra
- 1304 Array Architectures for Iterative Algorithms, H. V. Jagadish, S. K. Rao, and T. Kailath

Software

1322 SIG-A General-Purpose Signal Processing Program, D. L. Lager and S. G. Azevedo

PROCEEDINGS LETTERS

- 1333 Cumulants: A Powerful Tool in Signal Processing, G. B. Giannakis
- 1335 A Novel Design of a Combinational Network to Facilitate Fault Detection, P. R. Bhattacharjee, S. K. Basu, and J. C. Paul
- 1336 Asynchronous Fiber Optic Local Area Network Using CDMA and Optical Correlation, M. A. Santoro and P. R. Prucnal
- 1338 On a Constrained LMS Dither Algorithm, K. Cho and N. Ahmed

BOOK REVIEWS

1341

Spread Spectrum Systems, 2nd ed., by R. C. Dixon, reviewed by L. H. Sibul 1342

RC Active Filter Design Handbook, by F. W. Stephenson, reviewed by S. Natarajan 1342

FUTURE SPECIAL ISSUES/SPECIAL SECTIONS OF THE PROCEEDINGS 1344

A family of successive digital signal processors (overlaying a programmable bit-level pipelined MAC COVER chip) representing an important development within the topic area of this special issue.

J. J. Baldini

S. H. Durrani

W. C. Farrell

W. K. Kahn

Philip Lopresti

Irving Engelson

Sheldon Gruber

1987 PROCEEDINGS EDITORIAL BOARD

M. I. Skolnik, Editor

R. L. Abrams C. N. Berglund G. M. Borsuk K. R. Carver R. E. Crochiere J. O. Dimmock R. C. Dixon Tse-yun Feng A. L. Frisiani G. T. Hawley W. K. Kahn Sherman Karp S. S. Lam Ruey-wen Liu R. D. Masiello

SEPTEMB

m 20

J. L. Melsa R. M. Mersereau J. D. Musa T. C. Pilkington M. B. Pursley R. J. Ringlee A. C. Schell Gene Strull Yasuharu Suematsu Kiyo Tomiyasu Sven Treitel Harry Urkowitz A. S. Willsky J. C. Wiltse M. J. Wozny

PROCEEDINGS STAFF Hans P. Leander, Technical Editor Nela Rybowicz, Associate Editor

PROCEEDINGS OF THE IEEE is published monthly by The Institute of Electrical and Elec-tronics Engineers, Inc. IEEE Headquarters: 345 East 47th Street, New York, NY 10017-2394. IEEE Service Center (for orders, subscriptions, and address changes): 445 Hoes Lane, Piscataway, NJ 08854-4150. Telephones: Technical Editor 212-705-7906; Publishing Services 212-705-7509. IEEE Service Center 201-981-0060; Advertising 212-705-7579. Copyright and Reprint Permis-sions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of the U.S. Copyright Law for private use of patrons: (1) those post-1977 articles that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 29 Congress Street, Salem, MA 01970; (2) pre-1978 articles without fee. Instructors are permitted to photocopy isolated arti-cles for noncommercial classroom use without fee. For all other copying, reprint or repub-lication permission, write to Copyrights and Permissions Department, IEEE Publishing Ser-vices, 345 East 47th Street, New York, NY 10017-2394. Copyright © 1987 by The Institute of Electrical and Electronics Engineers, Inc. All rights reserved. Printed in U.S.A. Second-class changes to PROCEEDINGS OF THE IEEE, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854-4150.

DOCKE.

Annual Subscription: Member and nonmember subscription prices available on request. Sin-gle Copies: IEEE members \$10.00 (first copy only), nonmembers \$20.00 per copy. (Note: Add \$4.00 for postage and handling charge to any order from \$1.00 to \$50.00, including prepaid orders.) Other: Available in microfiche and microfilm. Change of address must be received

1987 IEEE PUBLICATIONS BOARD

C. H. House, Chairman N. R. Dixon, Vice Chairman D. L. Staiger, Staff Secretary

Donald Christiansen Robert Cotellessa T. Pavlidis H. B. Rigas Bruce Eisenstein T. E. Sharp M. I. Skolnik Jerome Suran R. C. Williamson

G. F. McClure H. P. Meisel D. H. Sheingold Marwan Simaan HEADQUARTERS STAFF

Eric Herz, Executive Director and General Manager

Elwood K. Gannett, Deputy General Manager

PUBLISHING SERVICES

David L. Staiger, Staff Director Elizabeth Braham, Manager

Database/Information Services W. R. Crone, Manager,

IEEE PRESS/PROCEEDINGS OF THE IEEE

Patricia H. Penick, Manager, Publication Administrative Services

Otto W. Vathke, Publication Business Manager

Ann H. Burgmeyer, Gail S. Ferenc, Carolyne Tamney, Production Managers

ADVERTISING

William R. Saunders, Advertising Director Ralph Obert, Advertising Production Manager

by the 1st of a month to be effective for the following month's issue. Send new address, plus mailing label showing old address, to the IEEE Service Center.

Advertising correspondence should be addressed to the Advertising Department at IEEE

Manuscripts should be submitted in triplicate to the Editor at IEEE Headquarters. A summary Manuscripts should be submitted in triplicate to the Editor at IEEE Headquarters. A summary of instructions for preparation is found in the most recent January issue of this journal. Detailed instructions are contained in "Information for IEEE Authors," available on request. See note at beginning of "Proceedings Letters" for special instructions for this section. After a man-uscript has been accepted for publication, the author's organization will be requested to pay a voluntary charge of \$110 per printed page to cover part of the publication cost. Respon-sibility for contents of papers rests upon the authors and not the IEEE or its members.

Copyright: It is the policy of the IEEE to own the copyright to the technical contributions it publishes on behalf of the interests of the IEEE, its authors and employers, and to facilitate the appropriate reuse of this material by others. To comply with the U.S. Copyright Law, authors are required to sign an IEEE copyright transfer form before publication. This form, a copy of which is found in the most recent lanuary issue of this inurnal, returns to authors. a copy of which is found in the most recent January issue of this journal, returns to authors and their employers full rights to reuse their material for their own purposes. Authors must submit a signed copy of this form with their manuscripts.

CONTRIBUTED PAPERS

The PROCEEDINGS OF THE IEEE welcomes for consideration technical papers on topics of broad significance and long-range interest in all areas of electrical, electronics, and computer engineering. Indepth reviews and tutorials are particularly appropriate, although papers describing individual research will be considered if they meet the general criteria above. Papers that do not meet these criteria should be submitted to the appropriate IEEE Transactions and

It is suggested that a prospective author, before preparing a fulllength manuscript, submit a proposal containing a description of

Μ

the topic and how it meets the above criteria, an outline of the proposed paper, and a brief biography showing the author's qualifications to write the paper (including reference to previously published material as well as the author's relation to the topic). If the proposal receives a favorable review, the author will be encouraged to prepare the paper, which after submittal will go through the normal review process.

Please send papers and proposals to the Technical Editor, PROCEEDINGS OF THE IEEE, 345 East 47th Street, New York, NY 10017-2394, USA (Telephone: 212-705-7906).

Data-Driven Multicomputers in Digital Signal Processing

JEAN-LUC GAUDIOT, MEMBER, IEEE

New technologies of integration allow the design of powerful systems which may include several thousands of elementary processors. These multiprocessors may be used for a range of applications in signal and data processing. However, assuring the proper interaction of a large number of processors and the ultimate safe execution of the user programs presents a crucial scheduling problem. The scheduling of operations upon the availability of their operands has been termed the data-driven mode of execution and offers an elegant solution to the issue. This approach is described in this paper and several architectures which have been proposed or implemented (systolic arrays, data-flow machines, etc.) are examined in detail. The problems associated with data-driven execution are also studied. A multi-level approach to high-speed digital signal processing is then evaluated.

I. INTRODUCTION

If we are to approach the computational throughputs equivalent to billions of instructions per second which will be required from the processing systems of the future, improvements on all levels of computer design must be made. Faster technology and better packaging methods can be applied to raise clock rates. However, a one billion instructions per second machine would require a clock period as low as a nanosecond. This approach is inevitably bounded by physical limits such as the speed of light. Therefore, instead of considering the technological approach to performance improvement, we emphasize here the architectural method. Indeed, instead of merely increasing the clock frequency for a corresponding increase in overall throughput, performance can also be improved by allowing multiple processing elements to collaborate on the same program. This inevitably introduces synchronization problems, and issues of resource allocation and sharing must be solved. Programmability is indeed the central problem. In one solution, a conventional language such as Fortran is used to program the application. A sophisticated compiler is relied upon to partition a sequential program for execution on a multiprocessor. This approach has the

Manuscript received September 4, 1986; revised January 23, 1987. This work was supported in part by the Department of Energy under Grant DE-FG03-87ER 25043. The views expressed in this paper are not necessarily endorsed by the U.S. Department of Energy.

The author is with the Computer Research Institute, Department of Electrical Engineering—Systems, University of Southern California, Los Angeles, CA 90089, USA.

IEEE Log Number 8716208.

advantage of imposing no "software retooling." However, complex numerical applications will not be easily partitioned and much potential parallelism may remain undetected by the compiler.

Ada, CSP [26], extended Fortran (e.g., HEP, Sequent), on the other hand, allow the programmer to deal with parallel processes by the use of primitives for parallel task spawning, synchronization, and message passing. However, while the programmer can express some of the parallelism characteristic of the application, much potential concurrency may never be uncovered because of the inherent sequential concepts of the language which must be countered through the use of special "parallelism spawning" instructions. Also, development time becomes important since the programmer must "juggle" with many parallel tasks to synchronize. In addition, debugging becomes correspondingly more difficult due to the sometimes undeterministic appearance of errors.

For these reasons, an *implicit* approach must be devised. In the above two methods, instruction scheduling is based upon a central program counter. We propose to demonstrate here the data-driven approach to programming multiprocessors: instructions can be scheduled by the *availability of their operands*. This model of execution is a subset of the *functional* model of execution [9]. It provides a significant improvement to the programmability of multiprocessors by excluding the notion of global state and introducing the notion of values *applied* to functions instead of instructions *fetching* the contents of memory cells as they are in the conventional "control-flow" model.

The overall objective of this paper is to demonstrate the applicability of data-driven principles of execution to the design of high-performance signal and data processing architectures. Several approaches will be demonstrated and their particular domain of application will be contrasted. The description of low-level processing systems is beyond the scope of this paper and the interested reader is referred to an excellent survey by Allen [3]. Instead, we will concentrate here on the issues related to building high-performance multiprocessors for signal processing applications. In Section II, we show the type of problems considered in signal processing. The data-flow principles of execution as they relate to digital signal processing problems are described in detail in Section III while several exist-

0018-9219/87/0900-1220501.00 © 1987 IEEE

PROCEEDINGS OF THE IEEE, VOL. 75, NO. 9, SEPTEMBER 1987

Find authenticated court documents without watermarks at docketalarm.com.

1220

ing data-driven architectures are described in Section IV. In Section V, we analyze a multi-level data-driven architecture and examine its programming environment. Conclusions are drawn in Section VI.

II. THE REQUIREMENTS OF SIGNAL PROCESSING

Digital signal processing techniques are applied to many different technical problems. These include radar and sonar systems, image processing, speech recognition, etc. The elementary building blocks of these were originally concentrated on such tasks as convolution, correlation, and Fourier transform. More complex algorithms (matrix operations, linear systems solvers, etc.) are now considered. Higher order operations include not only simple problems such as elementary filtering (IIR, FIR, etc.), but also more complex functions such as adaptive and Kalman filtering [45]. Also, such complex problems as Computer-Aided Tomography or Synthetic Aperture Radar can be considered [39], [16]. Signal processing algorithms are very appropriate for description by functional languages. Indeed, a signal processing algorithm is often represented in a graph form [36] and can be decomposed in two levels:

- a regular level which can be implemented by a vector operation (i.e., a loop in which all iterations present no dependencies among themselves);
- a level which contains conditional operations and heuristic decision making.

This description shows that the lower operational levels can easily deliver parallelism (by compiler analysis or programmer inspection). This layer usually consists of simple constructs (arithmetic instructions, FFT butterfly networks, simple filters, etc.). However, the higher levels will require more complex problem insight and even runtime dependency detection in order to allow maximum parallelism. We will now describe principles of execution which will allow us to deliver this concurrency.

III. DATA-FLOW PRINCIPLES

The data-flow solution to the programmability problems of large-scale multiprocessors [5] has been pioneered by Adams [2], Chamberlin [11], and Rodriguez [43]. It is now described in detail in this section.

A. Basic Principles of Execution

DOCKE

In the conventional von Neumann model of execution, an instruction is declared executable when a Program Counter of the machine points to it. This event is usually under direct programmer control. While a control-flow program is a sequential listing of instructions, a data-flow program can be represented as a graph where the nodes are the instructions (*actors*) which communicate with other nodes over *arcs* (Fig. 1). An instruction is declared executable when it has all its operands. In the graph representation chosen above, this means that all the input arcs to an actor must carry data values (referred to as *tokens*) before this actor can be executed. Execution proceeds by first absorbing the input tokens, processing the input values according to the op. code of the actor, and accordingly producing result tokens on the output arcs. In summary, it can



Fig. 1. A simple data-flow graph.

be said that the data-flow model of execution obeys two fundamental principles:

• Asynchrony of operations: The executability of an instruction is decided by a *local criterion* only. The presence of the operands can be sensed "locally" by each instruction. This is an attractive property for an implementation in a distributed environment where no central controller should be used for global scheduling.

• Functionality of the operations: The effect of each operation is limited to the production of results to be consumed by a specific number of other actors. This precludes the existence of "side-effects." These side-effects may be long-ranging in that the execution of an instruction may effect the state of a cell of memory which will be used only much later by another unrelated operation.

B. Data-Flow Interpreters

When iterations are executed, the underlying principle of data-flow (*single assignment of variables*) must invariably be violated. Indeed, for an actor to be repeatedly evaluated as in an iteration, its input arcs must carry several tokens (from different iterations). Several solutions have been proposed to allow the *controlled violation* of these rules without compromising the safe execution of the program. Among these, the Acknowledgment scheme and the U-interpreter have been given the most consideration.

1) Acknowledgment Scheme [14]: Proper matching of the tokens can be observed by ordering the token production. This would be done by a careful design of the program graph so as to insure that tokens of two different iterations can never overtake each other. In addition, it must be guaranteed that no token pileup is encountered on any one arc. This condition can be verified by allowing the firing of an actor when tokens are on all input arcs and there are no tokens on any output arcs. In order to enforce this last condition, an acknowledgment must be sent by the successor(s) to the predecessor when the token has been consumed (Fig. 2). Note that an actor is executable when it has received its input arguments as well as all acknowledgments. The parallelism which can be exploited from this scheme is mostly pipelining between the actors of different iterations. Thus when the number of instructions in the body of an iteration is the same as the number of available processors, the speedup observed by this mechanism of execution is maximal. However, for small iterations (compared to the size of the machine), the exploited parallelism

DOCKET



Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

