UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

MICROSOFT CORPORATION,

Petitioner,

v.

DIRECTSTREAM, LLC,

Patent Owner.

IPR2018-01605, IPR2018-1606, IPR2018-01607 Patent 7,620,900 B2

PATENT OWNER DIRECTSTREAM, LLC'S DEMONSTRATIVE EXHIBITS FOR ORAL ARGUMENT

Pursuant to 37 C.F.R. §42.70(b) and the Board's Order (Paper 57) in the

above-referenced proceeding, Patent Owner DirectStream, LLC files its

demonstrative exhibits for the oral hearing scheduled for February 4, 2020.

Dated: January 30, 2020

Respectfully submitted,

/Alfonso Chan/ Alfonso Chan, Reg. No. 45,964 achan@shorechan.com Joseph F. DePumpo, Reg. No. 38,124 jdepumpo@shorechan.com SHORE CHAN DEPUMPO LLP 901 Main Street, Suite 330 Dallas, Texas 75202 Tel: (214) 593-9110 Fax: (214) 593-9111

Sean Hsu, Reg. No. 69,477 shsu@jvllp.com Rajkumar Vinnakota* kvinnakota@jvllp.com G. Donald Puckett* dpuckett@jvllp.com JANIK VINNAKOTA LLP 8111 Lyndon B. Johnson Frwy., #790 Dallas, Texas 75251 Tel: (214) 390-9999 Fax: (214) 888-0219 * Admitted Pro Hac Vice

Attorneys for Patent Owner DirectStream, LLC

CERTIFICATE OF SERVICE

Pursuant to 37.C.F.R. §§42.6(e)(4) and 42.25(b), the undersigned certifies that on January 30, 2020, a complete copy of the foregoing document was filed electronically through the Patent Trial and Appeal Board's PTAB E2E System and provided, via electronic service, to the Petitioner by serving the correspondence address of record as follows:

Joseph A. Micallef jmicallef@sidley.com Scott M. Border sborder@sidley.com SIDLEY AUSTIN LLP 1501 K. Street N.W. Washington, DC 20005

Jason P. Greenhut jgreenhut@sidley.com SIDLEY AUSTIN LLP 1 South Dearborn Chicago, IL 60603

> /Alfonso Chan/ Alfonso Chan Reg. No. 45,964 Tel: (214) 593-9110

Patent Owner's Demonstratives February 4, 2020

Microsoft Corporation, Petitioner, v. DirectStream, LLC, Patent Owner

Case IPR2018-01601, -01602, -01603 (Patent No. 7,225,324 B2) Case IPR2018-01605, 01606, -01607 (Patent No. 7,680,800 B2)

DEMONSTRATIVE EXHIBIT - NOT EVIDENCE

Summary of Argument

TABLE OF CONTENTS

DITRODUCTION

I. INTRODUCTION
II. TECHNICAL BACKGROUND OF THE '324 PATENT
A. Need for Cost-Effective HPC4
B. Direct Streams's HPC Advancements
1. Architectural Innovations
2. Invention of MAP Technology10
3. DirectStream's Continued Improvement11
4. DirectStream's Continued Success
C. The '324 Patent: SRC Invents Methods for Enhancing Parallelism and Performance in Reconfigurable Computing Systems15
III. PETITIONER'S EXPERT TESTIMONY IS CONCLUSORY AND IS NOT RELIABLE TO EXPLAIN THE TEACHINGS OF THE PRIOR ART OR SUPPORT A FINDING OF OBVIOUSNESS
A. Dr. Stone Fails to Understand the Teachings of the Patent and the Prior Art
B. Dr. Stone's Opinions are Grounded in Hindsight Bias18
C. Dr. Stone Fails to Provide Facts and Data to Support His Opinions22
IV. PERSON OF ORDINARY SKILL IN THE ART
V. DIRECTSTREAM'S CLAIM CONSTRUCTIONS
A. "seamless" vs. "systolic" and "data driven"
1. "pass computed data seamlessly between said computational loops"
2. Systolic and Data Driven
B. "stream communication"
ïi

1. Petitioner Under H	r's Construction is Deeply Flawed and Illogical BRI	50
2. DirectStr with the	eam's Construction is Reasonable and Consistent Plain and Ordinary Meaning	52
C. "computational solve the calcu	loop" [wherein only functional units needed to lation are instantiated]	69
VI. THE CHALLENGE PRIOR ART	D CLAIMS ARE PATENTABLE OVER THE	74
A. Petitioner's Bu	rden of Proof to Invalidate the Patent	74
1. Anticipat	ion	74
2. Obviousr	iess	76
B. The Challenged	l Claims are Patentable over Splash2	77
1. The Prior	Art Does Not Disclose Stream Communication	77
a)	Splash2 Does Not Disclose Stream Communication	77
b)	Based on its Petition, Petitioner Cannot Now Argue Splash2 Discloses Stream Communication, as Properly Construed	79
c)	Petitioner's Other Prior Art Do Not Disclose Stream	80
2. The Prior	Art Does Not Disclose Two Computational Loops	80
a)	Splash2 Does Not Disclose Two Computational Loops	80
b)	Splash2 Also Does Not Disclose Instantiating the Two Computational Loops in the FPGAs	87
c)	Petitioner's Other Prior Art Do Not Disclose Two Computational Loops	90
	iii	

3. The Prior Passing	Art Does Not Unambiguously Disclose Seamlessly Computed Data Between Computational Loops
a)	Splash2 Does Not Unambiguously Disclose Seamlessly Passing Computed Data Between Computational Loops
b)	Using Petitioner's Own Construction, Splash2 Would Still Fail to Invalidate the '324 Patent100
c)	RaPiD Confirms the Prior Art Teaches Using Memory Between Processing Elements to Store Results
d)	Roccatano also Cannot Disclose "Seamless" Because it Requires Multiple Processors
e)	Petitioner's Other Prior Art Just as Ambiguous as Splash2
C. Claims are not	rendered obvious by Combining Prior Art109
1. Prior Art	Combinations Still Missing Claim Elements110
2. A POSIT Prior Ar	A Would Not Have Been Motivated to Combine the rt
3. Petitioner Would I Art to C	r and its Expert Failed to Consider Whether it Be Feasible to Modify the Teachings of the Prior Sombine with Each Other
4. Petitioner Reasoni	and its Expert Improperly Rely on Hindsight ing to Combine Prior Art
D. The Objective	Indicia in this Case Indicate Nonobviousness
VII. CONCLUSION	
VIII. LIST OF EXHIBIT	^T S128

iv

Summary of Argument

TABLE OF CONTENTS

I. PETITIONER PURPOSEFULLY AVOIDS THE TECHNICAL BACKGROUND OF THE '324 PATENT
A. The '324 Patent: Methods for Enhancing Parallelism and Performance in Reconfigurable Computing Systems, Using FPGAs.
B. Patent Owner's Experts Provide the Board the True State of the Art and Opinions Consistent With An Actual Methodology2
C. Petitioner and its Expert Provide No Evidence or Support for Their Understanding of the State of the Art or What a POSITA Would Have Been Motivated to Do In Order to Meet Their Burden of Proof.
II. PETITIONER'S EXPERT'S REPLY TESTIMONY AND EVIDENCE IS CONCLUSORY, UNTIMELY, AND NOT RELIABLE
A. Dr. Stone Fails to Provide Facts and Data to Support His Opinions and Purposefully Misconstrues Patent Owner's Expert Testimony
B. Petitioner's Reply and New Testimony is Outside the Scope of Patent Owner's Response or Should Have Been Provided in His Original Declaration
III. PATENT OWNER'S CLAIM CONSTRUCTIONS
A. "stream communication"
B. "computational loop" [wherein only functional units needed to solve the calculation are instantiated]15
1. Computational Loops Are Not Infinite Loops
2. Looping controlled by the Sun workstation17
C. "pass computed data seamlessly"20
D. "seamless" vs. "systolic" and "data driven"
IV. OBJECTIONS TO THESE PROCEEDINGS

Institution Grounds

Case Number(s)	Reference(s)	Basis	Claim(s) Challenged
IPR2018-01601, IPR2018-01602, IPR2018-01603	Splash2	35 U.S.C. §§ 102(a) and 102(b) ⁴	1, 15, 18, 21, and 22
IPR2018-01601, IPR2018-01602, IPR2018-01603	Splash2	35 U.S.C. § 103(a)	1, 15, 18, 21, and 22
IPR2018-01601, IPR2018-01602, IPR2018-01603	Splash2 and Gaudiot	35 U.S.C. § 103(a)	1, 15, 18, 21, and 22
IPR2018-01601	Splash2 and RaPiD	35 U.S.C. § 103(a)	8 and 9

Institution Grounds

Case Number(s)	Reference(s)	Basis	Claim(s) Challenged
IPR2018-01601	Splash2, RaPiD, and Gaudiot ⁵	35 U.S.C. § 103(a)	8 and 9
IPR2018-01601	Splash2 and Jeong	35 U.S.C. § 103(a)	20
IPR2018-01601	Splash2, Jeong, and Gaudiot	35 U.S.C. § 103(a)	20
IPR2018-01602	Splash2 and Chunky SLD	35 U.S.C. § 103(a)	7, 17, and 24
IPR2018-01602	Splash2, Chunky SLD, and Gaudiot	35 U.S.C. § 103(a)	7, 17, and 24
IPR2018-01603	Splash2 and Roccatano	35 U.S.C. § 103(a)	2–5, 22, and 23
IPR2018-01603	Splash2, Roccatano, and Gaudiot	35 U.S.C. § 103(a)	2–5, 22, and 23

1601 vs 1605 Cross-Reference

- 1601 and 1605 Petitions pertain to related patents
- The asserted prior art is the same across both consolidated proceedings

PO Exhibit List Description	1601 Ex. No.	1605 Ex. No.
Deposition Transcript of Harold Stone dated 5/30/19	2066	2065
Stone 1987 - HPC Architecture	2070	2069
Deposition Transcript of Stephen Trimberger dated 6/7/19	2076	2075
U.S. Patent 6,339,819 B1	2085	2084
Declaration of Jon Huppenthal dated 7/11/19	2100	2101
SRC Carte TMC Programming Environment v3.0 Guide (Pre-Release)	2107	2108
Declaration of Dr. Houman Homayoun dated 7/25/19	2111	2112
[28] DirectHit SEC Filings, located at https://www.sec.gov/Archives/edgar/data/1092756/0000912057-99-010346.txt	2139	2140
[44] U.S. Patent No. 8,589,666	2155	2156
Declaration of Tarek El-Ghazawi dated 7/23/19	2164	2166
[EL-GH08] Tarek El-Ghazawi, Esam El-Araby, Miaoqing Huang, Kris Gaj, Volodymyr Kindratenko, and Duncan Buell, "The Promise of High-Performance Reconfigurable Computing," IEEE Computer, vol. 41, no. 2, pp. 69-76, February 2008	2165	2167
[BUEL07] Buell, El-Ghazawi, Gaj, and Kindratenko, "High-Performance Reconfigurable Computing" IEEE Computer (Guest Editors Intro), March 2007 (Vol. 40, No. 3).	2166	2168
[1005] Halverson, "The Functional Memory Approach to the Design of Custom Computing Machines," Dissertation University of Hawaii, August 1994	2167	2169
U.S. Patent No. 5,748,613	2169	2171
European Patent EP 1 820 309 B1	2170	2172
U.S. Patent No. 8,543,746	2171	2173
U.S. Patent No. 8,352,456	2172	2174
U.S. Patent Pub. No. 2010/0070730 A1	2173	2175
Deposition Transcript of Dr. Harold S. Stone dated December 13, 2019	2176	2178
Supplemental Declaration of Dr. Houman Homayoun Under 37 CFR §42.64(B)(2)	2177	2179

Burden of Proof for Invalidity

Legal Authority - Burden of Proof in IPRs

- Petitioner bears the burden of proving by a preponderance of the evidence, with substantial evidence, that the Patent is invalid under 35 U.S.C. §§102 and 103
- See Corning Inc. v. DSM LP Assets B.V, IPR2013-00048, Paper 96 at 4 (P.T.A.B. July 11, 2014) (emphasis in original) ("Showing a reasonable likelihood of prevailing [for institution] is less stringent a standard than prevailing by a preponderance of the evidence.").

Requirements for Anticipation

 Under 35 U.S.C. §102, a claim is "anticipated only if each and every element as set forth in the claim is found, either expressly or inherently described, in a single prior art reference." *Verdegaal Bros. v. Union Oil Co. of Cal.,* 814 F.2d 628, 631, 2 USPQ2d 1051, 1053 (Fed. Cir. 1987).

No ambiguity

- Claim elements must be described in a single reference with "sufficient precision and detail to establish that the subject matter existed in the prior art." *Verve, LLC v. Crane Cams, Inc.*, 311 F.3d 1116, 1120 (Fed. Cir. 2002); Richardson v. Suzuki Motor Co., 868 F.2d 1226, 1236, 9 USPQ2d 1913, 1920 (Fed. Cir. 1989).
- Ambiguous references do not anticipate claims. Wasica Fin. GmbH v. Cont'l Auto. Sys., Inc., 853 F.3d 1272, 1284 (Fed. Cir. 2017) (finding claim not invalidated because prior art was ambiguous on whether requisite disclosure would be present to a POSITA and therefore did not anticipate the claim).

- Obviousness requires:
 - (1) "all the claimed elements were known in the prior art,"
 - (2) "one skilled in the art could have combined the elements as claimed by known methods with no change in their respective functions," and
 - (3) "the combination yielded nothing more than predictable results to one of ordinary skill in the art."
- MPEP §2143(A) (emphasis added) (citing KSR, 550 U.S. at 416; Sakraida v. AG Pro, Inc., 425 U.S. 273, 282 (1976); Anderson's-Black Rock, Inc. v. Pavement Salvage Co., 396 U.S. 57, 62-63 (1969); Great Atl. & P. Tea Co. v. Supermarket Equip. Corp., 340 U.S. 147, 152 (1950)).

 "An invention is not obvious simply because all of the claimed limitations were known in the prior art at the time of the invention. Instead, we ask 'whether there is a reason, suggestion, or motivation in the prior art that would lead one of ordinary skill in the art to combine the references, and that would also suggest a reasonable likelihood of success." Caterpillar Inc., IPR2017-02188, Paper 71 at 17 (Final Written Decision) (quoting Forest Labs, LLC v. Sigmapharm Labs., LLC, 918 F.3d 928, 934 (Fed. Cir. 2019); Smiths Indus. Med. Sys., Inc. v. Vital Signs, Inc., 183 F.3d 1347, 1356 (Fed. Cir. 1999)).

 In evaluating combinations of the prior art, it is not sufficient to say that a result may occur from a given set of conditions, but rather, it must occur. *PersonalWeb Techs., LLC. v. Apple, Inc.,* 917 F.3d 1376, 1382 (Fed. Cir. 2019). If an equally plausible or more plausible interpretation of the prior art can be supported by evidence, then obviousness cannot be found through an application of inherency. *Id.*

- Additionally, "it can be important to identify a reason that would have prompted a person of ordinary skill in the relevant field to combine the elements in the way the claimed new invention does." *KSR*, 550 U.S. at 418; see also MPEP §2143(A).
- And, the burden remains on Petitioner to demonstrate "what [skilled artisans] would have been motivated to do." *ZTE*, 685 Fed. App'x 939-40.
- "If any of these findings cannot be made, then this rationale cannot be used to support a conclusion that the claim would have been obvious to one of ordinary skill in the art." MPEP §2143(A).

Rational underpinning

- "[R]ejections on obviousness cannot be sustained by mere conclusory statements; instead, there must be some articulated reasoning with some rational underpinning to support the legal conclusion of obviousness." KSR, 550 U.S. at 418.
- Additionally, objective evidence relevant to nonobviousness ("secondary considerations") may include evidence of commercial success, long-felt but unsolved needs, failure of others, and unexpected results. See Graham, 383 U.S. at 17-18.

All PO evidence must be considered

• All PO evidence must be considered:

Petitioner's objections are without merit and of the type the Board frowns upon as no analytical attempt was made to actually form a proper evidentiary objection.⁴ It will be reversible error if the Board does choose to ignore or strike all these exhibits. *See, e.g., Knauf Insulation, Inc. v. Rockwool Int'l A/S*, No. 2018-1810, *et al.*, 2019 WL 5152356, at *4 (Fed. Cir. Oct. 15, 2019) (vacating Board invalidity ruling based on improper interpretation of prior art reference at the time of invention); *Personal Web Techs., LLC v. Apple, Inc.*, 917 F.3d 1376, 1382-83 (Fed. Cir. 2019) (same); *Align Tech., Inc. v. ClearCorrect Operating, LLC*, 745 Fed. App'x 361, 364-65 (Fed. Cir. 2018) (same).

Claim Construction Standard

Claim Construction

- Claim construction and determination of claim scope must be proper to evaluate validity
 - Phillips standard claims given ordinary and customary meaning
 - Phillips standard intrinsic evidence first
 - Phillips standard extrinsic evidence if the intrinsic evidence is unclear, but it must still be consistent with intrinsic record
 - Cannot exclude preferred embodiment
 - Claim differentiation, preserve meaning and scope of different claims
 - Separate claim terms should be given separate meaning

Claim Construction

- Phillips standard claims given ordinary and customary meaning
- The words of a claim should be given their "ordinary and customary meaning," which is "the meaning that the term[s] would have to a [POSITA]...at the time of the invention." *Phillips v. AWH Corp.*, 415 F.3d 1303, 1312-13 (Fed. Cir. 2006) (en banc).
- The Board should also consider the context in which the term is used in an asserted claim or in related claims in the patent or specification. *Id.* at 1313

Claim Construction

- Broadest Reasonable Interpretation construction must still be reasonable
- "The broadest reasonable interpretation does not mean the broadest possible interpretation." See MPEP §2111.
 "Rather, the meaning given to a claim term must be consistent with the ordinary and customary meaning of the term (unless the term has been given a special definition in the specification), and must be consistent with the use of the claim term in the specification and drawings." *Id*.

Patent and Claims

Patent Summary

MULTI-ADAPTIVE PROCESSING SYSTEMS AND TECHNIQUES FOR ENHANCING PARALLELISM AND PERFORMANCE OF COMPUTATIONAL FUNCTIONS Inventors: Jon M. Huppenthal, Colorado Springs, CO (US): David E. Caliga, Colorado Springs, CO (US) Assignae: SRC Computers, Inc., Colorado Serings, CO (US)	5,570,040 A 10,1896 Lyde et al. 5,640,586 A 40,997 Techanek et al
CONFOLATIONAL PORCHONS Inventors: Jon M. Huppenthal, Colorado Springs, CO (US), David E. Caliga, Colorado Springs, CO (US) Assignaes: SRC Computers, Inc., Colorado Springs, CO (US)	5,892,962 A 4/1999 Cloutier 5,903,771 A 5/1999 Sgro et al. 5,915,123 A * 6/1999 Mirsky et al
Assignee: SRC Computers, Inc., Colorado Springs, CO (US)	6,023,755 A 2/2000 Casselman
	6,052,773 A 4/2000 DeHon et al. 6,061,706 A * 5/2000 Gai et al
Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 550 days.	6,152,439 B1 2/2001 Grunewald et al. 6,215,898 B1* 4/2001 Woodfill et al
Appl. No.: 10/285,318	OTHER PUBLICATIONS
Filed: Oct. 31, 2002	Rosenberg, J. M., Dictionary of Computers, Information Processing & Telecommunications, 1984, John Wiley&Sons, 2ed, pp. 496.*
Prior Publication Data	(Continued)
US 2004/0088527 A1 May 6, 2004 Int. Cl. G@6F 17/00 (2006.01)	Primary Examiner—Eric Coleman (74) Attorney, Agent, or Firm—William J. Kubida; Michae C. Martensen: Hogan & Hartson LLP
U.S. Cl	(57) ABSTRACT
Field of Classification Search	(37) ABSTRACT
See application file for complete search history.	Multi-adaptive processing systems and techniques fo
References Cited	functions are disclosed which can be employed in a myrice of applications including multi-dimensional pipeline com
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	putitions for sessing applications, search algorithms, more mation security, chemical and holoigical applications, fil tering and the like as well as for systelic wavefrom formatics etc. Sense applications may also apply both multi-dimensional pipeline and systelic wavefront method elogies disclosed. 52 Claims, 20 Drawing Sheets
200 0000000000000000000000000000000000	
	ADUPTIVE PROCESSION CHIP
	208
ATT.	ancolaseo"

Petitioner Microsoft Corporation - Ex. 1001, p. 1

EX1001 – US Patent 7,225,324 •

- EX1005 US Patent 7,620,800 •
- The '800 Patent is a continuation of • the '324 Patent and both are in the same family

- The '324 patent claims techniques for enhancing parallelism and performance in reconfigurable computing systems. EX1001,1:37-41.
- At the time of the invention, "most large software applications achieve[d] high performance operation through the use of parallel processing" that required "multiple processors to work simultaneously on the same problem." EX1001, 1:42-50.



- The specification discusses the problem of passing data over numerous boundaries (or seams) between processing elements in typical multi-processor systems.
 - "In a multi-processor, microprocessor-based system, each processor is allocated but a relatively small portion of the total problem called a cell. However, to solve the total problem, results of one processor are often required by many adjacent cells because their cells interact at the boundary and upwards of six or more cells, all having to interact to compute results, would not be uncommon. Consequently, intermediate results must be passed around the system in order to complete the computation of the total problem. This, of necessity, involves numerous other chips and busses that run at much slower speeds than the microprocessor thus resulting in system performance often many orders of magnitude lower than the raw computation time."
- EX1005 at 2:26-38.

 The problem was that "as more and more performance is required, so is more parallelism, resulting in ever larger systems" to the point that "[c]lusters exist ... that have tens of thousands of processors and can occupy football fields of space." EX1001, 1:50-56. "Systems of such a large physical size present many obvious downsides, including, among other factors, facility requirements, power, heat generation and reliability." EX1001, 1:56-59.

In a multi-processor, microprocessor-based system, each processor is allocated but a relatively small portion of the total problem called a cell. However, to solve the total problem, results of one processor are often required by many adjacent cells because their cells interact at the boundary and upwards of six or more cells, all having to interact to compute results, would not be uncommon. Consequently, intermediate results must be passed around the system in order to complete the computation of the total problem. This, of necessity, involves numerous other chips and busses that run at much slower speeds than the microprocessor thus resulting in system performance often many orders of magnitude lower than the raw computation time.

EX1001, 2:25-37 (emphasis added).

- The inventors of the '324 patent realized that this problem could be solved by "a processor technology ... that offers orders of magnitude more parallelism per processor." EX1001, 1:63-65.
- And that this type of processor technology is "possible through the use of a reconfigurable processor" because reconfigurable processors can "instantiate as many functional units as may be required to solve the problem up to the total capacity of the integrated circuit chips they employ." EX1001, 1:65-2:5.
- The inventors of the '324 patent also realized that additional, and less obvious, performance gains could "also be realized by reconfigurable processors due to the much tighter coupling of the parallel functional units within each chip than can be accomplished in a microprocessor-based computing system." EX1001, 2:17-24.

- In a reconfigurable computing system, "since ten to one thousand times more computations can be performed within a single chip, any boundary data that is shared between these functional units need never leave a single integrated circuit chip." EX1001, 2:38-42 (emphasis added).
- "Therefore, data moving around the system, and its impact on reducing overall system performance, can also be reduced by two or three orders of magnitude." EX1001, 2:42-45.







Purpose of the '324 Patent – Independent claim 1

LIS00722532482

(12) United States Patent (10) Patent No.: US 7,225,324 B2 The invention claimed is:

- **1**. A method for data processing in a reconfigurable computing system, the reconfigurable computing system comprising at least one reconfigurable processor, the reconfigurable processor comprising a plurality of functional units, said method comprising:
- transforming an algorithm into a calculation that is systemically implemented by said reconfigurable computing system at the at least one reconfigurable processor; instantiating at least two of said functional units at the at least one reconfigurable processor to perform said calculation wherein only functional units needed to solve the calculation are instantiated and wherein each instantiated functional unit at the at least one reconfig-



urable processor interconnects with each other instantiated functional unit at the at least one reconfigurable processor based on reconfigurable routing resources within the at least one reconfigurable processor as established at instantiation, and wherein systolically 5 linked lines of code of said calculation are instantiated as clusters of functional units within the at least one reconfigurable processor;

utilizing a first of said instantiated functional units to operate upon a subsequent data dimension of said 10 calculation forming a first computational loop; and substantially concurrently utilizing a second of said instantiated functional units to operate upon a previous data dimension of said calculation forming a second computational loop wherein said systolic implementation of said calculation enables said first computational loop and said second computational loop execute concurrently and pass computed data seamlessly between said computational loops.

Purpose of the '324 Patent – Dependent claim 15


Purpose of the '800 Patent – Independent claim 1

(12) Uni Hupp	ited States Patent penthal et al.	(10) Patent No.: US 7,620,800 B2 (45) Date of Patent: *Nov. 17, 2009
(54) MUL AND PARA COM	TI-ADAPTIVE PROCESSING SYSTEMS TECHNIQUES FOR ENHANCING ALLELISM AND PERFORMANCE OF PUTATIONAL FUNCTIONS	5,020,059 A 5/1991 Gorin et al. 5,072,371 A 12/1991 Benner et al. 5,220,057 A 7/1993 Shido et al. 5,274,982 A 12/1993 Khan
(75) Invent	tors: Jon M. Huppenthal, Colorado Springs, CO (US); David E. Caliga, Colorado Springs, CO (US)	5,471,627 A 11/1995 Means et al. 5,477,221 A 12/1995 Chang et al.
(73) Assign	nee: SRC Computers, Inc., Colorado Springs, CO (US)	(Continued)
(*) Notice	e: Subject to any disclaimer, the term of this	FOREIGN PATENT DOCUMENTS
()	patent is extended or adjusted under 35 U.S.C. 154(b) by 95 days.	JP 59-206972 11/1984
	This patent is subject to a terminal dis- claimer.	(Continued)
(21) Appl.	No.: 11/733.064	OTHER PUBLICATIONS
(22) Filed:	Apr. 9, 2007	Gaudiot, Jean-Luc, Data-Driven Multicomputers in Digital Signal Processing, 1987, IEEE, Proceedings of the IEEE, vol. 75,No. 9, pp.
(65)	Prior Publication Data	1220-1234.*
US 20	007/0204131 A1 Aug. 30, 2007	(Continued)
	Related U.S. Application Data	(74) Attorney, Agent, or Firm—Michael C. Martensen;
(63) Contin Oct. 3	nuation of application No. 10/285,318, filed on 41, 2002, now Pat. No. 7,225,324.	(7) William J. Kubida; Hogan & Hartson LLP
(51) Int. C	1.	(57) ABSTRACT
G06F	15/82 (2006.01) 712/226	Multi-adaptive processing systems and techniques for
(58) Field	of Classification Search	enhancing parallelism and performance of computational functions are disclosed which can be employed in a myriad of
See ap	pplication file for complete search history.	applications including multi-dimensional pipeline computa- tions for seismic applications, search algorithms, information
(56)	References Cited	security, chemical and biological applications, filtering and the like as well as for systolic wavefront computations for
	U.S. PATENT DOCUMENTS	fluid flow and structures analysis, bioinformatics etc. Some applications may also employ both the multi-dimensional
4,727,50	24 A 8/1988 Fong	pipeline and systolic wavefront methodologies disclosed.
4,872,13 4,962,38	 A 10/1989 Leeland A 10/1990 Helbig, Sr. 	52 Claims, 20 Drawing Sheets
		· •

- systolic / data driven
- instantiated / formed

Disputed Claim Terms

Disputed Claim Terms

- "pass computed data seamlessly between said computational loops"
- "systolic" and "data driven"
- "computational loop"
- "stream communication"

1. "pass computed data seamlessly between said computational loops"						
DirectStream's Construction	Petitioner's Construction					
communicating the computed data over the reconfigurable	to communicate computed data directly					
data over the reconfigurable routing resources						

- Petitioner's construction of this term improperly introduces the limitation of "directly" that is not supportable by the intrinsic or extrinsic evidence
- DirectStream's proposed construction comes directly from the intrinsic record and captures the plain and customary understanding that "seamless" should be without seams or boundaries between processing elements. EX2111¶¶159-168, 220-223..

- Dr. Stone testified that the word "directly" means "the data goes from the first to the second without going to something intervening." EX2064 at 85:14-24; EX2111¶171.
- But when questioned what constitutes "intervening structures" Dr. Stone was unable to specifically identify anything because "I think you're opening a whole universe." EX2064 at 86:13-18; EX2111¶172.

13	Q. Okay. Are there any other examples
14	of intervening structures or circuits that
15	would violate this direct connection?
16	A. I I think you're opening a
17	universe. I'm not going to answer that because
18	I'd like to let's get specific things.

 His answers depended on where its expert draws the boundaries of the processing element. EX2064 at 85:25-87:24; EX2111¶173.

_	Dage 85		Page 86			Page 87
	raye 00		raye oo			Fage 07
1	STONE, Ph.D.	1	STONE, Ph.D.		1	STONE, Ph.D.
2	Oh, there it is. Okay.	2	was going from one processing element to memory		2	element as a register, yeah, I would put it
3	So this concept of systolic, what's	3	and then back to a processing element, is that		3	there, then the output of that register, if
4	your opinion of what that means?	4	something you would consider as an intervening		4	it's connected directly to the input of the
5	A. My opinion of what it means is in	5	thing?		5	next processing element, would be direct.
6	the report. It means it's the characteristic	6	A. Well, that would not be a direct		6	Q. Okay. So your view of the register
7	of rhythmically computing and passing data	7	connection of the output of the cell to the		7	would be that it's part of the processing
8	directly between processing elements. And then	8	next cell. It says, "Between processing		8	element and, therefore, is not intervening is
9	I quote: "Without a program counter or clock	9	elements you're directly connected." If you're		9	your opinion?
10	that drives a movement of data," and also	10	saying you have a processing element outputting	1	0	MR. MICALLEF: Objection. Outside
11	operating in a manner that is, "transport	11	to memory and then coming back to another	1	1	the scope.
12	triggered, i.e., by the arrival of a data	12	processing element, that would not be direct.	1	2	THE WITNESS: When you rephrased it,
13	object."	13	Q. Okay. Are there any other examples	1	3	I'm not sure I got all the words, all the
14	Q. Okay. And you mention the word	14	of intervening structures or circuits that	1	4	ifs, ands and buts.
15	"directly," it was passing data directly	15	would violate this direct connection?	1	5	BY MR. HSU:
16	between processing elements. What does that	16	A. I I think you're opening a	1	6	Q. Let me try again. So your view of
17	phrase mean to you or what's the context?	17	universe. I'm not going to answer that because	1	7	the register would be it's part of the
18	What are you trying to describe	18	I'd like to let's get specific things.	1	8	processing element and, therefore, is not
19	there?	19	Q. Well, how about a a register?	1	9	intervening?
20	A. (That the data goes from first to the	20	Would that be an intervening structure?	2	0	MR. MICALLEF: Same objection.
21	second without going to something intervening.	21	A. I I'm puzzled because that	2	1	Excuse me.
22	It directly go is connected immediately.	22	that register would be within within the	2	2	THE WITNESS: I'm see, I didn't
23	Indirectly we you go through one or more	23	processing element in my mind.	2	3	say that. If the register is part of the
24	intervening places to get there.	24	Q. Okay.	2	4	processing element, then the connection
25	Q. Okay. So would memory, if the data	25	A. If it's within the processing	2	5	would be direct. And I don't know exactly

 Petitioner's construction depends on where its expert draws the boundaries of the processing element. EX2064 at 88:12-91:24; EX2111¶¶174-175.

				-	
1 2 3 4 5 6 7 8 9	Page 88 STONE, Ph.D. the motivation for leaving it out of the processing element, so I'm confused there as to what it would be doing there. I I'd have to look at the at the cells, the processing elements, and I would be able to look and see, is the output directly connected to the next input. That's how I would make my	16 17 18 19 20 21 22 23 24 25	 Q. Yeah, let me try that again because I know I stumbled all over stuff too. So in this hypothetical that you kind of outlined, there was a Processing Element 1 and then a Processing Element 3, and we're trying to send data from 1 to 3. If there's a Processing Element 2 in between, would that constitute an intervening structure? MR. MICALLEF: Objection. Outside the scope. Lack of foundation. 	1 3 4 5 6 7 8 8 9	Page 91 STONE, Ph.D. boundaries of Processing Element 2, and at the boundaries of Processing Element 2 it is directly connected from the output of 1 into the input of 3. So it's still all the connections that you describe are still direct connections. BY MR. HSU: Q. Well, I'm wondering, earlier you
10	judgment.		Page 90	10	said that you have a direct connection from 1
11	BY MR. HSU:			11	to 2 and then from 2 to 3, but not a direct
12	Q. What about a buffer? Is that		STONE, Ph.D.	12	connection from 1 directly to 3, and I'm
13	something that you would consider an	2	(THE WITNESS: Again, I would have to)	13	wondering if you introduce a buffer in
14	intervening structure?	3	look at the whole thing, but the way you	14	Processing Element 2, which I think was your
15	MR. MICALLEF: Objection. Outside	4	described it, we have direct connections 1	15	original hypothetical, I was asking does that
16	the scope.	•	to 2, 2 to 3, and if it's rhythmically	16	change that direct connection between 1 and 3
<mark>17</mark>	THE WITNESS: Well, the buffer is	0	computing and passing data directly between	17	or the lack thereof?
18	more complex. Is it itself a processing	· · ·	processing elements, it would still be	18	MR. MICALLEF: Same objections.
19	element? Then it's directly connected from	8	systolic. So I don't know why it wouldn't	19	THE WITNESS: The inclusion of the
20	a processing element to the processing	9	be systolic.	20	buffer doesn't change anything because the
21	element buffer, and from there, directly			21	direct connections only are with respect to
22	connected to the next processing element.	19	O And if Processing Flement 2 had a	22	the boundaries of the processing element,
23	I'd have to see the context of this	20	buffer in there does it change the analysis at	23	so whatever is inside 2 doesn't change my
24	to see if it if the connections are	21	all?	24	opinion on what's direct.
25	direct, because as you describe it, it's	22	MR MICALLEE: Objection Outside	25	BY MR. HSU:
	-	23	the scope. Lack of foundation		
		24	THE WITNESS: So within Processing	-	
		2.5	Element 2, there's a buffer and there's		
24 25	to see if it if the connections are direct, because as you describe it, it's	21) 22 23 24) 25)	all? MR. MICALLEF: Objection. Outside the scope. Lack of foundation. THE WITNESS: So within Processing Element 2, there's a buffer and there's	24	opinion on what's direct. BY MR. HSU:

- Petitioner argues in reply:
 - DirectStream also erroneously asserts Dr. Stone testified that if a register were between processing elements there could still be a direct connection between those processing elements. Response, 41, citing EX2064 at 86:19-88:10, 88:12-91:24. That's not what he said. In the cited testimony, Dr. Stone stated he was talking about a register that was "within" a processing element, not one that was between processing elements. See EX2064, 86:21-87:5 ("A. I -- I'm puzzled because that -- that register would be within -- within the processing element in my mind. Q. Okay. A. If it's within the processing element as a *register, yeah, I would put it there*, then the output of that register, if it's connected directly to the input of the next processing element, would be direct.")
- Reply, 24-25 (emphasis added). .

- This is the precise problem. See Response, 41. If Dr. Stone deems the register to be "within," then it must be direct; otherwise if he deems the register to be without, then it is not direct.
- The same circuit would be both direct and indirect, depending on where the boundaries of the "processing element" are arbitrarily drawn with respect to intervening structures, which Dr. Stone concedes he could not clarify because it "open[s] a whole universe."
- This is not a reasonable claim construction position for Petitioner to take under either Phillips or BRI

- Petitioner's inclusion of this extraneous word into the construction does nothing but improperly introduce ambiguity and confusion. EX2111¶¶169-176.
- The ambiguity arising from Petitioner's insertion of the word "directly" would be avoided by simply specifying that the computed data is communicated over the reconfigurable routing resources on the chip, which all of the experts and the named inventor concur is what the patent teaches.
 - Response, 36 (Dr. Stone EX2064 at 85:14-86:12, 90:19-91:24)
 - Response, 39 (Dr. Homayoun's report EX2111¶¶161-167, 220-223);
 - Reply, 21 (Mr. Huppenthal's report, EX2100, 55).

- The specification discusses the problem of passing data over numerous boundaries (or seams) between processing elements in typical multi-processor systems. EX1005 at 2:26-38.
 - "In a multi-processor, microprocessor-based system, each processor is allocated but a relatively small portion of the total problem called a cell. However, to solve the total problem, results of one processor are often required by many adjacent cells because their cells interact at the boundary and upwards of six or more cells, all having to interact to compute results, would not be uncommon. Consequently, intermediate results must be passed around the system in order to complete the computation of the total problem. This, of necessity, involves numerous other chips and busses that run at much slower speeds than the microprocessor thus resulting in system performance often many orders of magnitude lower than the raw computation time."

- The specification then discusses how the patent solves this problem by ensuring that "any boundary data" that is shared between processing units "need never leave a single integrated circuit chip." EX1005 at 2:38-48.
 - On the other hand, in the use of an adaptive processor- based system, since ten to one thousand times more computations can be performed within a single chip, any boundary data that is shared between these functional units need never leave a single integrated circuit chip. Therefore, data moving around the system, and its impact on reducing overall system performance, can also be reduced by two or three orders of magnitude. This will allow both significant improvements in performance in certain applications as well as enabling certain applications to be performed in a practical timeframe that could not previously be accomplished.

The specification supports this understanding. The '324 patent describes one of the problems with conventional multi-processor computing systems is that they require intermediate results be passed through numerous chips and busses "that run at much slower speeds than the microprocessors thus resulting in system performance often many orders of magnitude lower than the raw computation time." EX1001 at 2:25-37, 4:64-5:30.

 By contrast, the adaptive processor-based system described by the '324 patent can perform "ten to one thousand more computations

... within a single chip" so that "data that is shared between functional need never leave a single integrated circuit chip." EX1001 at 2:38-48.

- The functional units are interconnected by reconfigurable routing resources. EX1001, Fig. 2, 5:31-51.
- So, any "seamless" on chip communications use the reconfigurable routing resources as opposed to the busses and numerous chips used by conventional multiprocessor computing systems

- File History is consistent with this construction
 - "...more computations can be performed within a single chip and any boundary data that is shared between these functional units need never leave a single integrated circuit chip, eliminating the need for external communication protocols and simplifying internal communications. For example, a compiler associated with the reconfigurable computing system can establish stream connections between functional units that rely on general communication protocols."
- EX1002 at 117-118.

- File History is consistent with this construction
 - "Khan and Gupta do not teach performing these calculations in a single processor. Rather multiple processors are disclosed which would require consideration for both internal and external communication protocols.... The invention as claimed states that communication between functional units, and not the processors, is communication protocol independent.... Applicants' invention utilizes available resources to have an application evaluate a problem in a concurrent data flow sense and not in a pipeline sense. That is, it will "pass" a subsequent dimension of a given problem through a first loop of logic concurrently with the previous dimension of data being processed through a second loop. This type of concurrent operation cannot occur in the pipeline operation described in Khan."
- EX1002 at 148-150.

- File History is consistent with this construction
 - Additionally, during prosecution, the applicant argued that the use of the words "protocol independent" in the claims was intended to "impart the ability of the functional units to seamlessly pass computed data between computational loops comprised of functional units."
- EX1002 at 224.

- File History is consistent with this construction
 - The applicant explained that "communication between other reconfigurable processors within the system would require communication protocol but communication between functional units within an individual reconfigurable processor is free of such a requirement."
- EX1002 at 174-75; 224-25.

 Thus, the prosecution history makes clear that "seamlessly" is achieved by utilizing the reconfigurable routing resources to provide a protocol independent communication without the "seams" typically experienced at the boundary of processors. EX2111¶¶161-167, 220-223.

- Petitioner's construction would also exclude standard FPGAs (including the type described in the embodiments of the '324 Patent and the specific FPGA chips used in Petitioner's prior art references) since standard FPGAs contain reconfigurable routing resources (comprising buffers and switches) between the configurable logic blocks.
- For example, the literature on Xilinx FPGA chips shows buffer switch boxes and three-state buffers to connect two or more configurable logic blocks. EX1035 at 31; EX2078 at 19-29, 32-34, 37-41, 46-51, 59-65



- Claim differentiation with dependent claims
- Inclusion of "directly" removes instantiation of anything in the reconfigurable routing resources, contrary to plain claim language and dependent claim 15



- EX1007 Splash2 prior art
- Passing computed data seamlessly is not taught in Splash2; at best it is ambiguous

- Splash2's pseudocode only discloses subroutines that execute once for the current datum to select an execution path for the processor. Thus, they simply are not computational loops.
- Additionally, Splash2 relies on the external Sun workstation to handle any looping, so any computational loop is not even instantiated on the reconfigurable processor. EX2111¶209; EX2167 at 14-15; EX2164¶¶42-43.

 The workstation is separate from the array boards containing the FPGAs, EX1007 at 13:



- ... the FPGAs must communicate with the Sun workstation (which is handling any looping) through the Sbus. EX1007 at 13; EX2111¶209; EX2167 at 14-15; EX2164¶¶42-43.
- This boundary between the FPGAs and the workstation (through the interface boards) clearly constitutes a "seam" within the context of the '324 Patent and its file history.

 Petitioner and its expert agree with DirectStream that the claims of the '324 Patent cannot be invalidated by any references that use memory or other structures to provide storage between two processing elements—such an implementation would fail to meet "seamless" limitation of the independent claims.

EX2064 at 85:14-86:12:

EX2064, 91:9-24:

	Page 85			Page 86
1	STONE, Ph.D.	1.1	1	STONE, Ph.D.
2	Oh, there it is. Okay.		2	was going from one processing element to memory
3	So this concept of systolic, what's		<mark>3</mark>	and then back to a processing element, is that
4	your opinion of what that means?		4	something you would consider as an intervening
5	A. My opinion of what it means is in		<mark>(5</mark>)	thing?
6	the report. It means it's the characteristic		6	A. Well, that would not be a direct
7	of rhythmically computing and passing data		7	connection of the output of the cell to the
8	directly between processing elements. And then		8	next cell. It says, "Between processing
9	I quote: "Without a program counter or clock		9	elements you're directly connected." If you're
10	that drives a movement of data," and also		10	saying you have a processing element outputting
11	operating in a manner that is, "transport		11	to memory and then coming back to another
12	triggered, i.e., by the arrival of a data		12	processing element, that would not be direct.
13	object."		13	Q. Okay. Are there any other examples
14	Q. Okay. And you mention the word		14	of intervening structures or circuits that
15	"directly," it was passing data directly		15	would violate this direct connection?
16	between processing elements. What does that		16	A. I I think you're opening a
17	phrase mean to you or what's the context?		17	universe. I'm not going to answer that because
18	What are you trying to describe		18	I'd like to let's get specific things.
19	there?		19	Q. Well, how about a a register?
<mark>(20)</mark>	A. That the data goes from first to the		20	Would that be an intervening structure?
21	second without going to something intervening.		21	A. I I'm puzzled because that
22	It directly go is connected immediately.	-	22	that register would be within within the
23	Indirectly we you go through one or more		23	processing element in my mind.
24	intervening places to get there.	-	24	Q. Okay.
25	Q. Okay. So would memory, if the data		25	A. If it's within the processing

	Page 91
1	STONE, Ph.D.
2	boundaries of Processing Element 2, and at
3	the boundaries of Processing Element 2 it
4	is directly connected from the output of 1
5	into the input of 3. So it's still all
6	the connections that you describe are still
7	direct connections.
8	BY MR. HSU:
9	Q. Well, I'm wondering, earlier you
10	said that you have a direct connection from 1
11	to 2 and then from 2 to 3, but not a direct
<mark>12</mark>	connection from 1 directly to 3, and I'm
<mark>13</mark>	wondering if you introduce a buffer in
14	Processing Element 2, which I think was your
15	original hypothetical, I was asking does that
16	change that direct connection between 1 and 3
17	or the lack thereof?
18	MR. MICALLEF: Same objections.
19	THE WITNESS: The inclusion of the
20	buffer doesn't change anything because the
21	direct connections only are with respect to
22	the boundaries of the processing element,
23	so whatever is inside 2 doesn't change my
24	opinion on what's direct.
25	BY MR. HSU:

 In accordance with the specification and the file history for the '324 Patent, this would certainly include any structures that require data to leave the reconfigurable resources on a single chip for storage and then be read back into the chip by the next processing element. EX1002 at 117-118, 147-148, 174-175, 224-225.

- Splash2 is, at best, ambiguous on whether memory is used to store the results from each processing element after each time step to preserve it for output and later use.
 EX2111¶¶210-219. The Splash2 algorithms disclosed indicate storage is likely necessary to preserve the values calculated at each timestep and to store them for some number of additional timesteps. EX2111¶¶210-219.
- Based on the disclosed algorithms, Splash2's pseudocode will overwrite the computed data at each timestep.
 EX2111¶214. Without storage to preserve the computed data at each timestep, intermediate computed data will be lost and the only preserved "computed data" would be the one resulting from the final time step. EX2111¶214.

 In fact, Splash2 clearly discloses providing local memory at each FPGA for storage purposes. EX1007 at 95 ("Many Splash 2 applications use the off-chip memory... which are often used as lookup tables or as storage for results to the host."),

³In an actual implementation, these two unidirectional distance streams can be combined into one bidirectional stream, using one storage register instead of two. Here we keep the distance streams distinct for clarity.

- EX1007 at 102 (describing the use of one or two storage registers)
 - System featured Field-Programmable Gate Arrays
 - SelectRAM™ memory: on-chip ultra-fast RAM with
 - synchronous write option
 - dual-port RAM option
- EX1035 at 1; EX2111¶¶210-219.

• Other literature about Splash2 confirms this local memory can be used for storage of results. EX2156 at 205-206; EX2111¶¶215-219.

through all the PEs. The PEs can read data either from their respective memory or from any other PE. A broadcast path also exists by suitably programming X_0 .

Splash 2 system supports several models of computation, including PEs executing the same instruction on multiple data (SIMD mode) and PEs executing multiple instructions on multiple data (MIMD mode). It can also execute the same or different instructions on single data by receiving data through the global broadcast bus. The most common mode of operation is systolic in which the SIMD Bus is used for data transfer. Also individual memory available with each PE makes it convenient to store temporary results and tables.

• Splash2 also discloses using a register for communicating data between processing elements.

7.4.1 Nearest-Neighbor Communication

Left-to-right communication is accomplished with structural connections between virtual processors. Each PE has a left and right port. The width of the communication ports are defined at compile time. These ports are hard-wired together so that the right port of processor i and the left port of processor i +1 share a register. An exception to this is on the Xilinx chip boundaries. The Splash 2 linear interconnect is used for chip-to-chip communication. On each chip, the left port of the first virtual processor on the chip and the right port of the last virtual processor on the chip and XP_RIGHT, respectively.

- EX1007 at 88
- The well-known solution at the time of the invention was to use memory storage to smooth out those timing problems, and Splash2 touts its local memory attached to each FPGA as a major benefit for programmers. EX1007 at 13, 40; EX1035 at 1.

- At best, Splash2 is still ambiguous whether or not it uses the available local memory to store results.
- Here, it is equally (if not more) plausible for a POSITA to interpret Splash2 to use the local memory due to the known timing problems in systolic systems prior to the invention of the '324 Patent. EX2111¶¶210-219.

 Petitioner's expert even admits that local memory must be used to store temporary results. EX2064 at 176:13-177:25; EX2111¶¶215.

¹ STONE, Ph.D. ¹ STONE, Ph.D.	
² where do those end up going in terms of the ² stream associated with each character s	stream,"
³ bidirectional array? ³ (and then the Footnote 3. And the the	e gist
4 A. They go left and right. 4 of Footnote 3 is we don't really need tw	vo
⁵ Q. Is it a a stream of output? ⁵ distance streams. We can get by with a	one.
6 A. No, they're used look to the 6 Then it makes the additional statement	that if
7 upper code again. 9 you combine the two into one distance.	stream,
8 Do you see that calculation when 8 we can do that: "using one storage re	egister
⁹ both of the characters are non null? It's a instead of two."	
¹⁰ minimum of three things, one of which is (Now, what happens is when you	<mark>ı output</mark>
¹¹ PEDist. That's where it's used. That's how something such as TDout or SDout, where it's used.	nich appear
¹² you make the calculation. (12) on Page 101, you have to store them in	<mark>. a</mark>
13 Q. Okay. I'm going to show you Page ¹³ register to hold them. This is a matter of the state of the	of how
¹⁴ 102 of Exhibit 1007 and calling your attention ¹⁴ you'd build logic. They're in a register	
¹⁵ to the Footnote 3 at the bottom of the page. ¹⁵ (They hold their value. That value prop	agates
¹⁶ Do you have that? 16 (to the next cell, and when the propagat	ion is
¹⁷ A. I see that. ¹⁷ done, the next cell samples it and then	you can
(18) Q. (What's the one storage register that) (clear your register.)	
19 that footnote is referring to? But there's a hold time and a	
(A) I have to look at the context of (A) (Propagation time that's associated with	
this. The two storage registers are the delivery of information from cell to cel	ll, and
storage registers related to the distance in that's why you need a storage register.	So
each character stream. I'm going to read from we've re by reducing two streams	two
24 (the text just beneath Figure 8.8.) (distance streams to one, they get by with the text just beneath Figure 8.8.)	th one
⁽²⁵⁾ ("In addition, there is one distance" (storage register."	

 Even under Petitioner's own proposed construction, Splash2 still does not disclose "seamless" because it cannot show Splash2 discloses passing data "directly." Petitioner's own expert testified that "directly" meant nothing can reside in between the boundaries of the two processing elements, including memory, buffers, registers or additional processing elements. EX2064 at 85:14-91:24. Otherwise, it would no longer be direct or seamless.
- Moreover, Petitioner's expert did not investigate Splash2 further or either the Xilinx chips or materials on configuring them to better understand the disclosures, even though he admitted he did not have any personal knowledge of them. See EX2064 at 209:2-213:13.
- The Xilinx FPGAs contained in Splash2 clearly contain structure (such as the buffered switch matrix) within the internal routing resources to connect processing elements, which would exclude the Splash2 FPGAs from the definition of Petitioner and its expert.

• Three-State Buffers

A pair of 3-state buffers is associated with each CLB in the array. (See Figure 27 on page 30.) These 3-state buffers can be used to drive signals onto the nearest horizontal longlines above and below the CLB. They can therefore be used to implement multiplexed or bidirectional buses on the horizontal longlines, saving logic resources. Programmable pullup resistors attached to these longlines help to implement a wide wired-AND function. The buffer enable is an active-High 3-state (i.e. an active-Low enable), as shown in Table 13.

Programmable Interconnect

All internal connections are composed of metal segments with programmable switching points and switching matrices to implement the desired routing. A structured, hierarchical matrix of routing resources is provided to achieve efficient automated routing.

• EX1035 at 28-31.

. . .

- Additionally, chapter 2 of the book Field-Programmable Gate Array Technology by Dr. Trimberger describes the Xilinx FPGAs in Splash2, and Dr. Trimberger similarly describes the structures in the routing resources that each add delay to any signals traveling through them, altering the timing of that part of the system.
- EX2078 at 19-29, 32-34, 37-41, 46-51, 59-65, 70.



 Petitioner and Dr. Stone concede in reply that the only basis for claiming Splash2 discloses looping is relying on the infinite "loop-endloop" in Figs. 8.7 and 8.12 to allegedly compare each of the genetic sequences of

datum.

2. Splash2 Discloses The Claimed Computational Loops

DirectStream next repeats its argument, rejected in the Institution Decision, that <u>Splash2</u> does not disclose computational loops, and it makes a similar argument with respect to other prior art cited in the Petition. Response, 91-93, 95. Once again, however, DirectStream bases its arguments solely on its legally improper interpretation, *see id.*, so they should be rejected.¹² Further, DirectStream's characterization of the computational loops disclosed in <u>Splash2</u> simply ignores what the reference says. EX1076¶15-19. Figures 8.7 and 8.12 expressly label the listed instructions, respectively as a "loop," EX1007, 101, 105, and the text of <u>Splash2</u> explains that those instructions are executed repeatedly as source and target sequences are shifted through the two systolic arrays, EX1007, 102-04; *see also* EX2064, 225:9-17.

 Petitioner does not explain how these sequences arrive in Splash2, even though Petitioner and its expert acknowledge the sequences must be "streamed through the array."

> Chapter 8 of <u>Splash2</u> further discloses the interconnection of the Processing Elements instantiated to carry out the Edit Distance Algorithm. For example, in the Bidirectional Systolic Array source and target sequences are streamed through each Processing Element, as shown in Figure 8.5. EX1007, 101; EX1003¶227. Similarly, in the Unidirectional Systolic Array target sequences are streamed through each Processing Element, as shown in Figure 8.9. EX1007, 103;

- Petition, 33
- EX1003¶134 ("More specifically, for this implementation... two genetic sequences are shifted in opposite directions through multiple processing elements of the Splash 2 system.... The source and target sequences enter the array on opposite ends...").

- Petitioner does not dispute that Splash2 requires a host Sparc computer. Petition, 30.
- This workstation controls the sequences of data sent into Splash2 is also consistent with the disclosures in Halverson. See EX2167 at 14-15; EX2164¶¶42-43.

- Gokhale is unavailing.
- Despite Dr. Stone professing without any support or analysis that Splash2 is not a SIMD structure, Splash2 clearly states it does operate as a SIMD structure, which stands for single instruction, multiple data. EX1007, 125 ("The Splash 2 system supports several models of computation, including PEs executing a single instruction on multiple data (SIMD mode) and PEs executing multiple instructions on multiple data (MIMD mode).")

Disputed Claim Terms

- pass computed data "seamlessly" between said computational loops
- "systolic" and "data driven"
- "computational loop"
- "stream communication"

2. Systolic and Data Driven	
DirectStream's Construction	Petitioner's Construction
This term has its plain and	The characteristic of rhythmically
ordinary meaning and need not	computing and passing data directly
be construed.	between processing elements "without a
	program counter or clock that drives the
In the alternative, this term may	movement of data" and operating in a
be construed as:	manner that is "transport triggered, <i>i.e.</i> , by
	the arrival of a data object"
An array of many interconnected	
functional units that operates in	
a data flow sense and allows	
different data to flow in different	
directions	

- Petitioner's construction of this term improperly introduces the limitation of "passing data directly" that is not supportable by the intrinsic or extrinsic evidence, and the Board's institution decision adopted this incorrect construction.
- Similar flaw to Petitioner's construction for "seamless"
- In contrast, Petitioner does not insert "directly" into is construction for data driven
 - Petition, p. 11 ("... the ordinary meaning to a Skilled Artisan of "data driven" is the scheduling of operations upon the availability of their operands").

Petitioner and its expert conflate the concepts of systolic and ۲ seamless, removing any functional difference between the two terms.

EX2064 at 85:3-22:

EX2064, 93:3-94:22:



Page 94

- "Dr. Kung described a systolic system as follows:
 - A systolic system consists of a set of interconnected cells, each capable of performing some simple operation. Because simple, regular communication and control structure have substantial advantages over complicated ones in design and implementation, cells in a systolic system are typically interconnected to form a systolic array or a systolic tree. Information in a systolic system flows between cells in a pipelined fashion, and communication with the outside world occurs only at the "boundary cells." For example, in a systolic array, only those cells on the array boundaries may be I/0 ports for the system. ... The basic principle of a systolic architecture, a systolic array in particular, is illustrated in Figure 1. By replacing a single processing element with an array of PEs[processing elements], or cells in the terminology of this article, a higher computation throughput can be achieved without increasing memory bandwidth. The function of the memory in the diagram is analogous to that of the heart; it "pulses" data (instead of blood) through the array of cells. The crux of this approach is to ensure that once a data item is brought out from the memory it can be used effectively at each cell it passes while being "pumped" from cell to cell along the array. This is possible for a wide class of compute-bound computations where multiple operations are performed on each data item in a repetitive manner.
- EX1016 at 39."

- Systolic means an array of interconnected processing elements that only interact with memory at the array boundaries so that the data is processed by multiple processing elements before returning to memory.
 - See also EX2040 at 1("The term systolic arrays was coined by Kung ... to describe application specific VLSI architectures that were regular, locally connected and massively parallel with simple processing elements (PEs).").
- Memory acts like the heart in systolic system by "pulsing" data into the array where it is pumped from processing element to processing element before returning to memory. EX2046¶16.

 Figure 2 shows a systolic array of interconnected function units (which as explained above are each "a set of logic that performs a specific operation") that interact only with memory at the boundaries of the array:



• EX1001, Figs. 2, 7B

- The '324 patent also talks about how this improves performance because the "boundary data that is shared between these functional units need never leave a single integrated circuit chip." EX1001, 2:38-42; EX2111¶¶125-131.
- And in the '324 patent, the "[s]ystolic implementation will connect computational loops such that data from one loop will be passed as input data to a concurrently executing compute loop." EX1002 at 226.



- EX1001 at 6:21-30.
 - In contrast to the sequential processing operation 400 (FIG. 4A) the solution to the problem of most effectively utilizing available resources is to have an application evaluate a problem in a data flow sense. That is, it will "pass" a subsequent dimension of a given problem through the first loop 412 of logic concurrently with the previous dimension of data being processed through the second loop 414. In practice, a "dimension" of data can be: multiple vectors of a problem, multiple planes of a problem, multiple time steps in a problem and so forth.

- During prosecution, the applicant confirmed that it was using the plain meaning of "systolic":
 - Instantiation is a term well known to one of ordinary skill in the art of reconfigurable processing...Similarly the term systolic computation is derived from continual and pulsating pumping of the human heart. In computer architecture a systolic array is an arrangement of data processing units similar to a central processing unit but without a program counter or clock that drives the movement of data. That is because the operation of the systolic array is transport triggered, i.e. by the arrival of a data object. Data flows across the array between functional units, usually with different data flowing in different directions. David J. Evans in his work, Systolic algorithms... define[s] a Systolic system as a "network of processors which rhythmically compute an[d] pass data through the system."
- EX1002 at 225-26

- In contrast, Petitioner's construction ignores this plain and customary understanding of the term "systolic" within the context of the '324 Patent.
- Just as with Petitioner's error with respect to "seamless," Petitioner once again improperly inserts the limitation of "directly" without any support from the intrinsic or extrinsic evidence.
- However, this is nonsensical because it would exclude standard FPGAs (including the type described in the embodiments of the '324 Patent and the specific FPGA chips used in Petitioner's prior art references) since standard FPGAs contain reconfigurable routing resources(comprising buffers and switches) between the configurable logic blocks. For example, the literature on Xilinx FPGA chips shows buffer switch boxes and three state buffers to connect two or more configurable logic blocks. EX1035 at 31;EX2078 at 19-29, 32-34, 37-41, 46-51, 59-65.

- Petitioner's construction is based on arguing that SRC acted as its own lexicographer. 601 Petition at 14-15.
- But the standard for "finding lexicography" is exacting and requires the patentee to "clearly set forth a definition of the disputed claim term" and "clearly express an intent to define the term."
 - Pacing Techs., LLC v. Garmin Int'l, Inc., 778 F.3d 1021, 1024 (Fed. Cir. 2015) ("Disavowal, or disclaimer of claim scope, is only considered when it is clear and unmistakable.").
 - Ancora Techs., Inc. v. Apple, Inc., 744 F.3d 732, 734 (Fed. Cir. 2014) ("A claim term should be given its ordinary meaning in the pertinent context, unless the patentee has made clear its adoption of a different definition or otherwise disclaimed that meaning.").

- The only time the applicant describes what it meant when it used the term "systolic" comes from the following passage on the next page:
 - Thus in Applicant's invention Systolic implementation will connect computational loops such that data from one compute loop will be passed as input data to a concurrently executing compute loop. In the Applicant's invention data computed by computation units or groups of functional units flows seamlessly and concurrently with data being computed by other groups of functional units. EX1002 at 226.
- If anything were to be construed as an explicit definition of the term "systolic" it should be that sentence. But this description is in accordance with the term's plain and customary meaning.

- The limitation "passing data directly between processing elements is simply not a requirement of systolic systems. EX2111¶177.
- And the limitations of (i) "without a program counter or clock that drives the movement of data" and (ii) "operating in a manner that is 'transport triggered, i.e., by the arrival of a data object" are redundant at best.
- Transport triggered operations do not utilize program counters or a clock to drive the movement of data because they are triggered by the availability of inputs. EX2046¶¶14, 16; EX2047 at 1 ("[I]n data-driven (e.g., data-flow) computers the availability of operands triggers the execution of the operation to be performed on them...").

- This contrasts with traditional Von Neumann computers that must use program counters and/or clocks to drive data movement because of their sequential, centralized control scheme. EX2046¶¶9-10;
- EX2048 at 2 ("In a data flow computer, an instruction is ready for execution when its operands have arrived. There is no concept of control flow, and data flow computers do not have program location counters.") (emphasis added).
- So even if the Board were inclined to construe this term, there is no reason to require both "transport triggered" and "without a program counter or clock that drives the movement of data."

Disputed Claim Terms

- pass computed data "seamlessly" between said computational loops
- "systolic" and "data driven"
- "computational loop"
- "stream communication"

C. "computational loop" ... [wherein only functional units needed to solve the calculation are instantiated]

DirectStream's Construction	Petitioner's Construction
a set of computations that is executed	Petitioner has not proposed any
repeatedly per datum, either a fixed	construction for this term
number of times or until some	
condition is true or false	

• At Institution, the Board construed the term to mean "a set of computations that is executed repeatedly, either a fixed number of times or until some condition is true or false." Paper 21.

- ... the word "computational" simply means an act, process, or method of computing. EX2038 at 3 (definition of "computation"). However, the plain language of the independent claims and the specification further clarify that the computations are part of the calculations for which the functional units are being instantiated. See EX2111¶¶125-131.
- Loop: ... A set of statements in a program executed repeatedly, either a fixed number of times or until some condition is true or false. EX 2026 at 8 (Microsoft Press Computer Dictionary Third Edition 1997).
- Loop: in a computer, a series of instruction being carried out repeatedly until a terminal condition prevails. EX2025 at 5 (Modern Dictionary of Electronics Sixth Edition 1997).
- Loop: a sequence of instructions that is repeated until a prescribed condition, such as agreement with a data element or completion of a count, is satisfied. EX2024 at 4 (Oxford Dictionary of Computing Fourth Edition 1997).

- This definition is consistent with how the '324 patent's specification utilizes the term "loop." For example, the specification depicts numerous "loops" that are repeated until some condition is met.
- EX1001 at Fig. 4A, 4B



- DirectStream's definition is also consistent with how "loop" is used in "Delivering Acceleration: The Potential for Increased HPC Application Performance Using Reconfigurable Logic, which was incorporated by reference into the '324 patent. EX1001 at 4:59-63; EX2037 at 4, 5, 7, 12, 13, 16, 17, 18, 19.
 - Discussing how SRC converted algorithms written in a high-level language (such as FORTRAN or C) by using a compiler to generate a "data flow graph" that was further optimized manually into "an algorithm data flow that will be put into hardware logic for the FPGAs." EX2037 at 7, 10-11.

- Additionally, the '666 patent further illustrates the concept of a computational loop as would be known to a POSITA in the context of describing the use of stream communications:
 - Consumer loops are simple iterative processes that operate to provide a _ particular result. As a simple example, an addition operation may necessitate an iterative loop until a certain value is obtained. Consumer loops receive or fetch data values from a buffer and begin the looping process. Once launched, the computations continue until completed. Thus, using our simple addition example, the loop computation may comprise fetching a value, adding the value to the existing total, and then comparing the value to a predetermined number to determine if a termination criteria has been reached. This process may take two or three clock ticks of the processor. Thus even though there is additional data in the buffer available to the consumer, there is a lag between when a value has been fetched and when the loop has determined that it should terminate.
- EX2027 at 2:64-3:23, 6:6-28.

EX2027 at 2:64-3:23



Patent Owner Saint Regis Mohawk Tribe Ex. 2027 - p. 1 specialized logic configurations. The dataflow graphs are analyzed and optimized to provide an optimal set of logic configurations for each particular high level program. For 65 example, a data buffer in a loop structure can be designed based on the program computations that are going to be run

values to be available.

When loops, in a high level language such as C or Fortran, are compiled for execution on reconfigurable hardware such as FPGAs, aggressive pipelining is employed, with the goal of achieving as great a throughput of data as possible. The

она живението се спорту имение ссиминет оти они тет ист

Patent Owner Saint Regis Mohawk Tribe Ex. 2027 - p. 8

US 8,589,666 B2

3

body of an inner loop is converted to a dataflow graph with many individual functional units that are derived from the operators in the loop body. The FPGA implementations of these functional units may have latencies of one or more clock ticks, and the interconnection of many functional units will 5 result in a loop body that can have new data fed in on every clock tick, even though it may take many clock ticks for the results of an iteration's data to reach the bottom of the dataflow graph. Thus many iterations are active at any point in time.

Part of the loop body's dataflow graph consists of the expression that computes a loop termination criteria. If a new loop iteration is activated on every clock tick, then extra loop iterations are activated despite a termination value being achieved. For example, when it takes three clocks for the data of a given loop iteration to produce the true/false termination value, then by the time the termination expression becomes true, three additional iterations of the loop will already have started. These extra iterations are harmless as long as they are not allowed to affect the state of the overall computation. However, the data acquired by the loop from the data stream may be lost.

Consider the following producer-consumer loops:

and the Loop Valid node 250 latches into a false state, telling the Terminate node 260 to emit a "done" pulse telling the Synchronization node 215 that the loop has reached its termination condition.

⁵ Because of pipelining, it can take multiple clock ticks for the effects of a value to move through the loop body 230, but when there are values available in the FIFO buffer 110, the Synchronization node 215 will take a value from the FIFO buffer and start a new loop iteration 235 on every clock tick.
¹⁰ Assuming that the Compare node 240 and Loop Valid node 250 each have a one-clock tick latency, the Synchronization node 215 will spawn at least of couple of extra iterations before it sees that loop termination has occurred, and those extra loop iterations will have taken from the FIFO buffer
¹⁵ values that should not have been taken.

This effect becomes even more pronounced when the termination expression is more complex. A rather extreme case arises from the following: for (i−0; i<w/v; i++) The "divide operation" is typically a many-clock latency operation; thirty ²⁰ or more clock ticks is not unusual, so the Synchronization node **215** of this loop **230** could spawn more than thirty extra iterations before it learns that the loop has reached termination.

The effect of these extra iterations on the consumer loop 25 nest is twofold. First, when the inner loop is entered for the

EX2027 at 6:6-28.



5

invokes data stream pipelining during iterative computations, an FPGA or other reconfigured processor is configured to place two buffers between the producer of a data stream and the data consumer. In addition to a typically found FIFO buffer, a restore buffer is interposed between the producer and the consumer of the data values. The restore buffer is configured to be of sufficient size to maintain a persistent memory of enough data values dispatched to the iterative loop structure so as to restore data values fetched and lost due to pipelined consumer loop overshoots.

In one aspect of the present invention, a restore buffer is placed between each incoming stream and its consumer loop. The restore buffer stores the data values that were recently fetched from the buffer to the consumer so that later they can be restored. To determine how many data values should be restored, the iterative loop structure counts the number of the data values it takes from each data stream. The iterative loop structure also counts the number of valid loop iterations that take place. Once a loop termination is detected, the iterative loop structure halts fetching data values from the restore buffer and compares, for each stream, the number of loop 20 iterations with the number of values fetched from each data stream. The difference is the number of extra data values that were taken from the restore buffer and must be restored. The iterative loop structure then directs the restore buffers to restore those values.

The foregoing and other features, utilities and advantages of the invention will be apparent from the following more particular description of an embodiment of the invention as illustrated in the accompanying drawings.

US 8,589,666 B2

tion of pipelined data streams are discussed in detail herein. In a pipelined data stream environment comprising a producer of data and a consumer of that data, the effects of consumer loop overshoots are eliminated by interposing, in one embodiment of the present invention, two buffers between the producer and consumer. As previously described, a typical configuration of a pipelined data stream structure places a single buffer between the producer and the consumer. Such a single buffer is typically configured to absorb differences in the production and consumption rate of the data streams, but does little to prevent the lost of data due to consumer loop overshoots.

6

Consumer loops are simple iterative processes that operate to provide a particular result. As a simple example, an addition operation may necessitate an iterative loop until a certain value is obtained. Consumer loops receive or fetch data values from a buffer and begin the looping process. Once launched, the computations continue until completed. Thus, using our simple addition example, the loop computation may comprise fetching a value, adding the value to the existing total, and then comparing the value to a predetermined number to determine if a termination criteria has been reached. This process may take two or three clock ticks of the processor. Thus even though there is a distional data in the buffer available to the consumer, there is a lag between when a value has been fetched and when the loop has determined that it should terminate.

 In contrast, Petitioner and its expert do not even provide a construction for this term. Instead, Petitioner's expert merely assumes that a computational loop is present because multiple data are being processed. EX2064 at 178:17-180:11.

STONE, Ph.D. Dkay. Okay. I appreciate the ing through that. That is helpful. b looking at this bidirectional timay be better to look at the 7 that contain the the code. I your report, it was on Page 121. So I should go back to the report, eep this handy. Dkay. Yeah. It should be the same so is should be Figure 8.7. Dkay. And the page number again? Age 121. Dkay. This there. Do you see that figure? Age 121. Dkay. So a see that figure? Age 121. Dkay. In there. Do you see that figure? Age 121. Dkay. In the figure 8.7. The figure figure 8.7. The figure 8.7. Dkay. I should be figure 8.7. Dkay. I	1 2 8 6 7 7 8 9 10 11 12 12 12 14 15 16 17 18 19 20 21 22 23 4 25	<section-header><text><text><text><text><text><text><text></text></text></text></text></text></text></text></section-header>
Dkay. Okay. I appreciate the ing through that. That is helpful. b looking at this bidirectional it may be better to look at the 7 that contain the the code. I your report, it was on Page 121. So I should go back to the report, sep this handy. Dkay. Yeah. It should be the same so it should be Figure 8. Dkay. Crathere. Dkay. Chat the page number again? age 121. Dkay. In there. Dy ou see that figure? age 121. Well, it is, and The informed it says 'loop' and 'end loop.' This is Well, in terms of the claims. 'efferencing a computational loop, do li that that claim term? Yeage 180.	2 8 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 	<text><text><text><text><text><text><text></text></text></text></text></text></text></text>
 cing furough that. That is helpful. b looking at this bidirectional it may be better to look at the 7 that contain the the code. I your report, it was on Page 121. So I should go back to the report, eep this handy. Nokay. Yeah. It should be the same so it should be Figure 8.7. Nokay. An the page number again? Nay. Th there. No you see that figure? is that a computational loop. 72 Well, it is, and I'm informed it says "loop" and "end loop. This is Well, in terms of the claims, referencing a computational loop, do li that that claim term? Yes. 	2 6 7 8 9 9 10 11 12 13 14 15 16 17 18 9 20 21 22 23 24 25	<text><text><text><text><text><text></text></text></text></text></text></text>
 Dowing at this bidirectional it may be better to look at the 7 that contain the the code. I your report, it was on Page 121. So I should go back to the report, sep this handy. Dylay. Yeah. It should be the same so it should be Figure 8.7. Dylay. Y. And the page number again? age 121. Dylay. The there. Do you see that figure? Do you see that figure? So is that a computational loop. stat a computational loop. The size of the claims, referencing a computational loop, do li that that claim term? Yes. 	4 6 7 8 9 10 11 12 12 14 15 16 17 18 19 20 21 22 22 24 25	 computational loop? A Everything between loop and end hop, including the words 'loop' and 'end loop. Q and so the claims in, I believe, indicate and so the claims in, I believe, and the '800 patent refer to a first and second computational loop. D for is it word patient the the same loop of the '100 patient's first and second computational loops are the same loop. M.R. MICALLEF: Objection. Form. THE WITNESS. I have already testified that when you build these cells, you don't build hem the way the software would read that. You would use VHDL and convert this into parallel implementation of this loop, and each of those instantiation would be the same loop, but they're
it may be better to look at the 7 that contain the the code. I your report, it was on Page 121. So I should go back to the report, sep this handy. Dkay. Yeah. It should be the same so it should be Figure 8.7. Dkay. And the page number again? age 121. Dkay. I'm there. Do you see that figure? do. s that a computational loop, 7? Well, it is, and I'm informed it says "loop" and "end loop." This is Well, in terms of the claims, referencing a computational loop, do II that that claim term? Yes. Example 180	5 6 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	A. Everything between loop and end loop, 'comprise a computational loop.' Q. And so the claims in, I believe, both the '324 and the '800 patent refer to arist and second computational loop. Do you recall that? A. Do So is it your opinion that both of for a second loop are the same loop cot ents' in Figure 8.7? MR. MICALLEF: Objection. Form The WITNESS: I have areas word for a build them the way the software you don't build them the WHDL and convert this into parallel implementation of this loop, and each of those instantiation of this loop, and each of those instantiation of this loop, and each of those instantiation of this loop.
7 that contain the - the code. I your report, it was on Page 121. So I should go back to the report, sep this handy. Nay. Yeah. It should be the same so it should be Figure 8.7. Nay. And the page number again? age 121. Nay. The there. No you see that figure? so that a computational loop, 72 Well, it is, and I'm informed it says "loop" and "end loop." This is Well, in terms of the claims, liteferencing a computational loop, do lit hat - that claim term? Yes.	6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	 op, including the words "loop" and "end loop", comprise a computational loop. And so the clams in, I believe, hot the 324 and the '800 patent refer to a first and second computational loop. De you recall that? A. I do: Os is it your opinion that both of fosc carsprate and loops are the same loop oct ants's in Figure 827. M. M.CALLEF: Objection. Form THE WITNESS: I have already that when you build these cells, you don't build them the way the software onvert this into parallel implementation. So the cells that would be in the Splash 2 any would be the VHDL instantiations of this loop, and each of those instantiations would be the same loop, but they're
your report, it was on Page 121. So I should go back to the report, so I should go back to the report, so it should be Figure 8.7. Okay. Yeah. It should be the same so it should be Figure 8.7. Okay. And the page number again? age 121. Okay. Tru there. Do you see that figure? do. s that a computational loop, 7? Well, it is, and I'm informed it says "loop" and "end loop." This is Well, in terms of the claims, referencing a computational loop, do II that that claim term? Yes. Example 180	7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	 comprise a computational loop. Q. And so the claims in I believe, both the 324 and the 800 patent refer to a first and second computational loop. Doy recall that? A. Ido. D. So is optimized the same loop computational loops are the same loop computation of the same loop loop and computation of the same loop, but they'ne
So I should go back to the report, sep this handy. Nokay. Yeah. It should be the same so it should be Figure 8.7. Nay. And the page number again? Day ou see that figure? do. is that a computational loop, 72 Well, it is, and I'm informed it says "loop" and "end loop." This is Well, in terms of the claims, referencing a computational loop, do II that that claim term? Yes.	6 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	 Q. And so the claims in, I believe, both the '324 and the '800 patent refer to a first and second computational loop. Do you recall that? A. Both and the claims of the second computational loops are the same loop code that's in Figure 8.2? M.R. MICALLEF: Objection. Form. THE WITNESS: I have already to the dott and when you build these cells, you don't build them the way the software convert this into parallel implementation. So the cells that would use the MDL and convert this into parallel implementation of this loop, and each of those instantiation of this loop, and each of those instantiation would be the VHDL instantiation of this loop, and each of those instantiations
eep this handy. Okay. Yeah. It should be the same so it should be Figure 8.7. Okay. And the page number again? age 121. Okay. Im there. Oy you see that figure? do. so that a computational loop, 7? Well, it is, and I'm informed it says "loop" and "end loop." This is Well, in terms of the claims, efferencing a computational loop, do II that that claim term? Yeas:	9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	both the '324 and the '800 patent refer to a find and second computational loop. Do you recall that? A. I do. O. So is it your opinion that both of fose computational loops are the same loop of the second second second second second MR. MICALLEF: Objection. Form. THE WITNESS: I have already tetting that when you build these cells, you don't build them the way the software would read that. You would use VHDL and covert this into parallel implementation. So the cells that would be in the Splash 2 array would be the VHDL instantiation of this loop, and each of those instantiations would be the same loop, but they're
Way. Yeah. It should be the same so it should be Figure 8.7. Nay. And the page number again? Jage 121. Dkay. Im there. Do you see that figure? ido. s that a computational loop, 7? Well, it is, and I'm informed it says 'loop' and 'end loop.'' This is Well, in terms of the claims, referencing a computational loop, do II that that claim term? Yes.	10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25	first and second computational loop: Do you recall that? A. Io. O. So is it your opinion that both of fore computational loops are the same loop code that's in Figure 8.7? MR. MICALLEF: Objection. Form The WITNESS: Linkaw already to the WITNESS: Linkaw already to the object that when you build these cells, you don't build them the way the software you don't build
so if should be Figure 8.7. Okay. And the page number again? Jage 121. Okay. Im there. Do you see that figure? do. is that a computational loop, 7? Well, it is, and I'm informed it says "loop" and "end loop." This is Well, in terms of the claims, referencing a computational loop, do II that that claim term? Yes. Page 180	11) 12 13 14 15 16 17 18 19 20 21 22 23 24 25	Do you recall that? A. Ido. O. So is it your opinion that both of toose computational loops are the same loop oot that's in Figure 8.7? MR. MICALLEF: Objection. Form. THE WITNESS: I have already tetified that when you build these cells, you don't build them the way the software would read that. You would use VHDL and convert this into parallel implementation. So the cells that would be in the Splash 2 array would be the VHDL instantiation of this loop, and each of those instantiations would be the same loop, but they're
Dkay. And the page number again? age 121. Dkay. I'm there. Do you see that figure? do. s that a computational loop, 7? Well, it is, and I'm informed it says "loop" and "end loop." This is Well, in terms of the claims, referencing a computational loop, do II that that claim term? Yes. Page 180	12 13 14 15 16 17 18 19 20 21 22 23 24 25	A. Ido. Q. So is it your opinion that both of those computational loops are the same loop code that's in Figure 8.7? MR. MICALLEF: Objection. Form THE WITNESS: I have already testified that when you build these cells, you don't build them the way the software would read that. You would use VHDL and convert this into parallel implementation. othe cells that would be in the Splash 2 array would be the VHDL instantiation of this loop, and each of those instantiations would be the same loop, but they're
Page 121. Nay. Im there. Do you see that figure? do. is that a computational loop, 7? Well, it is, and I'm informed it says "loop" and "end loop." This is Well, in terms of the claims, referencing a computational loop, do 11 that that claim term? Yes. Fage 180	13 14 15 16 17 18 19 20 21 22 23 24 25	Q. So is it your opinion that both of tock cars; in Figure 8.7 MR. MICALLEF: Objection. Form. THE WITNESS: I have already testified that when you build these cells, you don't build them the way the software you don't build them the way the software you don't build them the WHDL and convert this into parallel implementation. So the cells that would be in the Splash 2 array would be the VHDL instantiation of this loop, and each of those instantiations would be the same loop, but they're
New, Tim there. Do you see that figure? ido. is that a computational loop, ?? Well, it is, and I'm informed it says "loop" and "end loop." This is Well, in terms of the claims, referencing a computational loop, do II that that claim term? Yes. Page 180	14 15 16 17 18 19 20 21 22 23 24 25	those computational loops are the same loop code that's in Figure 8.7? M.MCALLEF: Objection. Form. THE WITNESS: I have already testified that when you build these cells, you don't build them the way the software would read that. You would use VHDL and convert this into parallel implementation. So the cells that would be in the Splash 2 array would be the VHDL instantiation of this loop, and each of those instantiations would be the same loop, but they're
boy ou see that figure? do. s that a computational loop, 7? Well, it is, and I'm informed it says "loop" and "end loop." This is Well, in terms of the claims, referencing a computational loop, do ll that that claim term? Yes. Fage 180	15 16 17 18 19 20 21 22 23 24 25	code that's in Figure 8.7? MR. MICALLEF: Objection. Form. THE WITNESS: I have already testified that when you build these cells, you don't build them the way the software would read that. You would use VHDL and convert this into parallel implementation. So the cells that would be in the Splash 2 array would be the VHDL instantiation of this loop, and each of those instantiations would be the same loop, but they're
y of the task figure ? s that a computational loop, ?? Well, it is, and I'm informed it says "loop" and "end loop." This is Well, in terms of the claims, referencing a computational loop, do li that that claim term? Yes. Page 180	16 17 18 19 20 21 22 23 24 25	MR. MICALLEF: Objection. Form. THE WITNESS: I have already testified that when you build these cells, you don't build them the way the software would read that. You would use VHDL and convert this into parallel implementation. So the cells that would be in the Splash 2 array would be the VHDL instantiation of this loop, and each of those instantiations would be the same loop, but they're
y that a computational loop, 72 Vell, it is, and I'm informed it says "loop" and "end loop." This is Well, in terms of the claims, referencing a computational loop, do ll that that claim term? Yes. Page 180	17 18 19 20 21 22 23 24 25	THE WITNESS: I have already testified that when you build these cells, you don't build them the way the software would read that. You would use VHDL and convert this into parallel implementation. So the cells that would be in the Splah 2 array would be the VHDL instantiation of this loop, and each of those instantiations would be the same loop, but they're Page 181
7? Well, it is, and I'm informed it says "loop" and "end loop." This is Well, in terms of the claims, referencing a computational loop, do II that that claim term? Yes. Page 180	18 19 20 21 22 23 24 25	testified that when you build these cells, you don't build them the way the software would read that. You would use VHDL and convert this into parallel implementation. So the cells that would be in the Splash 2 array would be the VHDL instantiation of this loop, and each of those instantiations would be the same loop, but they're Page 181
Vell, it is, and I'm informed it says "loop" and "end loop." This is Well, in terms of the claims, referencing a computational loop, do II that that claim term? Yes. Page 180	19 20 21 22 23 24 25	you don't wild you dway the software would read that. You would use VHDL and convert this into parallel implementation. So the cells that would be in the Splash 2 array would be the VHDL instantiations of this loop, and each of those instantiations would be the same loop, but they're Page 101
Wen, its, and in moniecu." It says "loop" This is Well, in terms of the claims, referencing a computational loop, do Il that that claim term? Yes.	20 21 22 23 24 25	would read that. You would use VHDL and convert this into parallel implementation. So the cells that would be in the Splash 2 array would be the VHDL instantiation of this loop, and each of those instantiations would be the same loop, but they're Page 181
Well, in terms of the claims, referencing a computational loop, do II that that claim term? Yes. Page 180	21 22 23 24 25	convert this into parallel implementation. So the cells that would be in the Splash 2 array would be the VHDL instantiation of this loop, and each of those instantiations would be the same loop, but they're Page 181
Well, in terms of the claims, referencing a computational loop, do Il that that claim term? Yes. Page 180	22 23 24 25	So the cells that would be in the Splash 2 array would be the VHDL instantiations of this loop, and each of those instantiations would be the same loop, but they're Page 181
ven, in terms of me channs, referencing a computational loop, do Il that that claim term? Yes. Page 180	23 24 25	array would be the VHDL instantiation of this loop, and each of those instantiations would be the same loop, but they're Page 181
Yes. Page 180	24 25	this loop, and each of those instantiations would be the same loop, but they're Page 181
Yes. Page 180	25	would be the same loop, but they're
Page 180		Page 181
Page 180		Page 181
STONE, Ph.D.	1	STONE, Ph.D.
, distinct hardware.	2	really quick. This one should be Exhibit 1011.
ISU:	3	Did it come up? Yes.
ght. And so let me ask it this	4	So do you recognize Exhibit 1011?
our opinion for this bidirectional	5	A. Yes.
of those distinct instantiations	6	Q. And is it okay if we refer to this
performing the same loop software code	7	one as Chunky SLD?
instantiated, but same instruction?	8	A. Sure.
fter the instantiation, the	9	Q. I believe that's the shorthand you
would be the same. The hardware would	10	used in your declaration, so we'll try to keep
e.	11	it consistent.
ght, right. Okay.	12	A. Yes.
MICALLEF: Counsel, how long	13	Q. So is it correct that Chunky SLD is
e been going?	14	being implemented on a Splash 2 system?
. HSU: Oh, yeah. Let's take a	15	A. Yes.
I think it's been about an hour	16	O. And can you describe what the
ur last one.	17	algorithm is that they're trying to perform in
E VIDEOGRAPHER: We're going off	18	Chunky SLD?
ard. The time is 3:18 p.m.	19	A They're looking for a pattern in an
(Recess 3:18-3:29.)	20	SAR that's "synthetic aperture radar"
E VIDEOGRAPHER We're going back	21	image and they're trying to find out where
record The time is 3:29 p m	22	and if it might exist within that image
ATION (Continuing)	22	O Okay And if you could two with me
ISTI-	24	to actually hang on I think this is Page 104
let me introduce another exhibit	25	Do you see there's a Shane'
at the indouted another exhibit		20 you see mere's a ShapeStill
	of those distinct instantiations erforming the same loop software code instantiated, but same instruction? for the instantiation, the rould be the same. The hardware would e. th, right. Okay. . MICALLEF: Counsel, how long been going? . HSU: Oh, yeah. Let's take a think it's been about an hour r last one. S VIDEOGRAPHER: We're going off rd. The time is 3:18 p.m. (Recess 3:18-3:29.) 2 VIDEOGRAPHER: We're going back ecord. The time is 3:29 p.m. VIION (Continuing) SU: let me introduce another exhibit	of those distinct instantiations 6 of those distinct instantiations 6 reforming the same loop software code 7 instantiated, but same instruction? 8 ter the instantiation, the 9 orold be the same. The hardware would 10 e 11 gh, nght. Okay. 12 MICALLEF: Counsel, how long 14 been going? 14 HSU: Oh, yeah. Let's take a 15 think it's been about an hour 16 To tone. 17 VDEOGRAPHER: We're going off 16 (Recess 3:18-3:29) 20 VDEOGRAPHER: We're going back 21 cord. The time is 3:25 p.m. 22 VTION (Continuing) 23 SU: 24 let me introduce another exhibit 25

PATENT OWNER DIRECTSTREAM, LLC EX. 2064, p. 46

- Petitioner incorrectly claims "DirectStream's expert, Dr. Homayoun, never offers an interpretation of 'computational loop'... [and] DirectStream could not convince him to support its position." Reply, 36-37.
- EX2111, ¶207 (Dr. Homayoun opining that "A computational loop evaluates each piece of data multiple times, 'a fixed number of times or until some condition is true or false," and more importantly, opining throughout this section how Petitioner's flawed view of the claim term results in a flawed invalidity analysis).

Specifically, Fig.4B of the patent (which patentee used to distinguish from the prior art depicted in Fig.4A) depicts two sets of loops: the red loops that form Loop A and Loop B, and the blue program loop that repeats the execution of both in each "phase." Specifically, the patent states that in "Phase 1," both loops are active with Loop A working on dimension 1 of the data, and Loop B working on dimension 0 of the data. Then in the next phase ("Phase 2"), both loops are again active with Loop A working on dimension 2 of the data, and Loop B working on dimension 1 of the data.



 Petitioner's Reply reiterates its flawed interpretation that the red computational loops need only "execute[] instructions on one piece of data, and then execute[] those very same instructions on a next piece of data." Reply, 35.

- This argument effectively deletes the red loops as follows:
- Only the blue program loop would be needed to cycle through all of the datum and execute the code once per datum. "


- Ambiguous at best on disclosure of pseudocode in Splash2 system and how the looping is handled
- Equally plausible interpretation



- EX1007 Splash2 prior art
- Splash2 does not disclose computational loops as properly construed

- A "computational loop" is an iterative sequence of computations that repeats until a prescribed condition is satisfied. EX2024 at 4 (definition of "loop"), EX2025 at 5 (same), EX2026 at 8 (same), EX2038 at 3 (definition of "computation"). There is no disclosure of looping or repeating of a computation multiple times for each data until a condition is met or a number of repetitions has been satisfied, as required by the Board's claim construction and the '324 Patent. EX2111¶¶194-209
- Petitioner's expert merely assumes that a computational loop is present because multiple data are being processed. EX2064 at 178:17-180:11.

- Specifically, Fig. 4B from the '324 Patent represents the concept of a nested loop, with a larger loop repeating across the number of data to be processed, and a nested inner loop repeating a number of times for each datum to be processed. EX2111¶¶125-130; EX1001 at 3:35-39, 6:1-30, Fig. 4B.
- In other words, the sequence of computations in any of the computational loops is performed on each datum until a prescribed condition is satisfied for that computational loop. EX2111¶127; EX1001 at 3:35-39, 6:1-30

- Then, the computed data is sent from that computational loop, and a second datum is received for the computational loop to run the same sequence of computations until the prescribed condition is once again met for this second datum. EX2111¶127; EX1001 at 3:35-39, 6:1-30
- This is not a trivial problem for reconfigurable processors, especially FPGAs. See EX2164¶¶39, 43 (discussing the complications with nested looping and inability of Splash2 and other prior art to handle such operations, as was known to a POSITA at the time of the invention).

 Figures 8.7 and 8.12 each depict an "else if" conditional statement within the framework of a "loop-endloop." This conditional statement merely selects an execution path for the processor, not a loop that the processor repeats.

loop	
if (SCin $\neq \emptyset$) and (TCin $\neq \emptyset$) then
PEDist \leftarrow min	PEDist+ ψ (SCin,TCin) TDin+ ψ (SCin,Ø), SDin+ ψ (Ø,TCin)
else-if (SCin $\neq \emptyset$) t	hen
PEDist \leftarrow SDin	
else-if (TCin $\neq \emptyset$) t	hen
PEDist ← TDin	l
endif	
$SCout \leftarrow SCin$	
TCout ← TCin	
$SDout \leftarrow PEDist$	
TDout ← PEDist	
endloop	

```
loop
   if (TAGin = SR) then
       if (SRCch = \emptyset) then
           SRCch ← CHRin
           CHRout \leftarrow \emptyset
           DSTout ← PDSTin
       else
           CHRout ← CHRin
       endif
       PDSTout \leftarrow PDSTin
   else-if (TAGin = PR) then
       if (SRCch = \emptyset) then
           DSTout ← PDSTin
       endif
       PDSTout \leftarrow DSTin
       CHRout ← CHRin
   else-if (TAGin = TG) then
       if (SRCch \neq \emptyset) and (CHRin \neq \emptyset) then
                              PDSTout+\psi(SRCch,CHRin),
                              DSTin+\psi(SRCch,\emptyset),
           DSTout \leftarrow \min \{
                              DSTout+\psi(\emptyset, CHRin)
       else-if (SRCch = \emptyset) then
           DSTout ← DSTin
       endif
       PDSTout ← DSTin
       CHRout ← CHRin
   endif
    TAGout ← TAGin
endloop
```

 A conditional statement is defined as "a programming-language statement that selects an execution path based on whether some condition is true or false (for example, the IF statement)." EX2026 at 7 (Microsoft Dictionary definition of "conditional statement); EX2111¶198.

	· ,	P	
conditional	statement	\kən-dish´	ə-nəl stāt`-
mənt\ n. A p	programming	-language st	atement that
selects an ex	ecution path	based on w	hether some
condition is t	rue or false (for example.	the IF state-
ment). See	also case	statement.	conditional
IF statement,	statement.		,

• That is exactly what the code in Figures 8.7 and 8.12 executes through the if-else-if statements. EX2111¶¶198-201.

- More problematically, the code clearly only runs once per datum. EX2111¶¶204-208. There are no conditions for the "loop-endloop," which appears to run ad infinitum. EX2111¶¶200-203.
- But this pseudocode in Splash2 cannot be read to run infinitely per datum because the system would then be stuck in an infinite loop on the very first data value.
- The only possible way to interpret this pseudocode in Splash2 (and the only way a POSITA would understand this pseudocode to possibly work) would be to assume that additional code would be created to replace the "loop-endloop" syntax in order to govern the transport of data such that the rest of the pseudocode repeats once for each datum to be transported. EX2111¶¶204-206.

- A POSITA would recognize this as a program subroutine that is executed once per datum, not a computational loop executing repeatedly per datum until a condition is met. EX2111¶¶196-208."
- This is confirmed by Petitioner and its expert that the "loop-endloop" repeats until the amount of data concludes. 601 Petition at 39-41 (identifying the string target characters to be processed by each processing element); EX 2066 at 225:9- 226:5.

9	Q. Can you explain in what way the
10	statements in Figure 8.7 when implemented would
11	loop?
12	MR. HSU: Objection. Form.
13	THE WITNESS: Well, they would loop
14	because they do one iteration of a loop,
15	and as you pass data through that in
<mark>16</mark>	subsequent cycles, they do the next
17	iteration, the next iteration.

- Even assuming arguendo that the amount of data itself could constitute the condition for exiting any of the "loopendloops," the pseudocode in Splash2 would not make sense when mapped to Fig. 4B of the '324 Patent:
- Each of the loops cannot be processing from 1 to N, otherwise the Splash2 algorithms would not work as intended, as described even by Petitioner's own expert. EX2111¶¶203-204; EX2064 at 147:6-154:23 (describing intended operation where each datum proceeds through the if-else-if statement of a processing element only once).



- Looping must be performed by the reconfigurable processor
 - As even Petitioner and its expert admit, instantiate means to "create, such as by configuring a particular structure." Petition at 16-17; EX1003¶¶85-87.
 - Petitioner further referenced the file history that patentee stated "[a] reconfigurable processor is essentially a blank processor that must be configured (instantiated) to conduct a particular task... defining one particular variation of the processor's structure." 601 Petition at 17; EX1003¶¶85-87.
 - Thus, the parties agree that this instantiation requires configuring/instantiating the resources on the reconfigurable processor.



'324 Patent Teaching

 Even Petitioner's expert admitted that the pseudocode shown in Splash2 with the loop-endloop syntax would not be how the algorithm is built on an FPGA. Instead, the software would have to be converted using VHDL to instantiate distinct hardware, and "you don't build them the way the software would read that." EX2064 at 179:13-180:2.

<mark>.17</mark>	THE WITNESS: I have already
18	testified that when you build these cells,
<mark>19</mark>	you don't build them the way the software
20	would read that. You would use VHDL and
21	convert this into parallel implementation.
22	So the cells that would be in the Splash 2
<mark>23</mark>)	array would be the VHDL instantiation of
24	this loop, and each of those instantiations
<mark>25</mark>	would be the same loop, but they're
2	distinct, distinct hardware.

 This is consistent with the looping to be handled by the Sun workstation rather than on the FPGAs of Splash2, which Petitioner's expert admitted he has no personal knowledge about. EX2064 at 212:25-213:12.

	Page 212	Page 2	13
1	STONE, Ph.D.	¹ STONE, Ph.D.	
2	Q. Okay. Are you familiar with what a	² (knowledge as to the design of the system? W	/ere
3	hard macro is on an X or on a Xilinx FPGA?	3 you personally involved in the Splash 2 proje	ct
4	A. It's that's not exactly a term of	⁴ (in any way?)	
5	art, but if you show me the document I would	⁵ A. No, I was not.	
6	tell you if I recognize it or not. I mean, it	6 Q. How about any design of the	
7	might be a	7 place-and-route tools from Xilinx? Were you	1
8	Q. I don't know if I have one handy.	(involved in the development of that?)	
9	A. It might be a Xilinx term. I can	9 A. Say again what the tools were?	
10	conjecture what it means, but I I need the	(10) Q. The place-and-route tools from	
11	document to to be certain.	11 Xilinx. Did you have any personal involvem	ent?
12	Q. But you don't recall reviewing any	(12) A. No, I was not involved in that.	
13	documentation or information about hard macros	¹³ Q. Now, on the Splash 2 system, would	
14	for the Xilinx FPGA for this declaration?	14 you agree that the crossbar enables only a	
15	A. Well, it comes to mind. I didn't	¹⁵ limited amount of general communication act	ross
16	rely on it, and I think it might even be in the	¹⁶ the board?	
17	Xilinx documents that I have cited, but I if	¹⁷ A. I have no way to say yes or no to	
18	you show it to me, I will tell you whether I	¹⁸ that question. I have not studied it and not	
19	recognize it or not.	¹⁹ prepared to answer it.	
20	Q. I don't remember if I've asked you	²⁰ Q. Okay. In terms of the I guess	
21	this before.	²¹ the general routing network that's on the	
22	Do you have any experience	²² Splash 2 board, does the does the Splash 2	
23	programming on the Splash 2 system?	²³ board actually, let me ask it this way:	
24	A. I do not.	24 Does it provide some sort of a general routing	g
<mark>(25</mark>)	Q. Okay. And do you have any personal	²⁵ network on the board itself?	
		1	

Dr. Stone also had no idea that Patent Owner did not rely upon or use certain "evidence" in its Response that was in fact first introduced by Petitioner in its Reply. *See* EX1074, and citations thereto in Reply. Instead, Petitioner launders this new exhibit and theories in its Reply via Dr. Stone by mischaracterizing Patent Owner's evidence while falsely claiming Patent Owner relied on this exhibit to make opinions and arguments outside the scope of the Response. *See* EX2176 10:4-13:9 (discussing EX1074 and contents, first introduced by Petitioner in Reply, and outside the scope of the Patent Owner Response or evidence).

Finally, Dr. Stone did not attempt (nor was allowed to by Petitioner) to review the totality of Patent Owner's evidence for his reply testimony, *see* EX2176 16:25-17:18, which is evidence contradicting his other opinions. *Compare* EX1076¶15-17, *with* EX1078 63:13-66:22 (Dr. El-Ghazawi explaining the irrelevance of the Gokhale article cited in the Halverson reference and how Halverson teaches how the Sun workstation in Splash2 shows no anticipation).

[IPR01601: EX2064 at 176:13-177:25; IPR01605: EX2063 at 176:13-177:177:25].

192. A data register, unlike a FIFO, is an addressable storage location that would not allow data to "seamlessly" pass between PEs. Rather, a data register would require one PE to write data into it and the next PE to then read the data out. This is antithetical to the invention disclosed in the '324 and '800 patents.

193. A data register is not a "stream communication connection" and is not a "seamless" connection because one of the key innovations of the '324 and '800 patents is avoiding storing data to memory between computational loop (i.e., processing elements).

2. Splash2 does not teach computational loops.

194. The pseudo code shown in Figures 8.7 and 8.12 of Splash2 book, [EX1007 at 101 and 105], does not conform with a standard definition of a loop in computer programming.

195. The Board construed "computational loop" to mean "a set of computations that is executed repeatedly, either a fixed number of times or until some condition is true or false."

196. The code shown in Figures 8.7 and 8.12 of Splash2 are not "computational loops."

loop if (SCin $\neq \emptyset$) and (TCin $\neq \emptyset$) then PEDist+\u03c6(SCin,TCin), PEDist \leftarrow min { TDin+ ψ (SCin. \emptyset), SDin+@(Ø,TCin) else-if (SCin $\neq \emptyset$) then PEDist ← SDin else-if (TCin $\neq \emptyset$) then PEDist ← TDin endif $SCout \leftarrow SCin$ TCout ← TCin SDout ← PEDist TDout ← PEDist endloop FIGURE 8.7 Code Executed by Each PE in the Bidirectional Array

if (TAGin = SR) then if (SRCch = 0) then SRCch ← CHRin $CHRout \leftarrow \emptyset$ DSTout +- PDSTin oke CHReut ← CHRin ondif PDSTout - PDSTin else-if (TAGin - PR) then if (SRCch = Ø) then DSTout +- PDSTin endif PDSTout ← DSTin CHRout ← CHRin else-if (TAGin = TG) then if (SRCch $\neq \emptyset$) and (CHRin $\neq \emptyset$) then PDSTout+¢(SRCch,CHRin). DSTout ← min { DSTin+ψ(SRCch,8), DSTout+@(RCHRin) else-if (SRCch = 8) then DSTout ← DSTin endif PDSTout + DSTin CHRout ← CHRin endif TAGout ← TAGin endloop FIGLRE 8.12 Code esecuted by each PE in the unidirectional army

197, Figures 8.7 and 8.12 each depict an "else if" conditional statement within

the framework of a "loop-endloop."

198. These conditional statements simply choose an execution path based on

whether certain conditions are true or false. [EX2026 at 7 (Microsoft Dictionary

definition of "conditional statement)].

199. For example, in Figure 8.7 the conditional statement first evaluates whether SCin and TCin are both not zero. Then based on whether that condition is true or false it selects an execution path.

85

PATENT OWNER DIRECTSTREAM, LLC EX. 2111, p. 88

84

PATENT OWNER DIRECTSTREAM, LLC EX. 2111, p. 87

200. To be defined as a loop, a loop exit condition must be specified. This is generally specified either in the first line of the code (begin loop and then condition) or the last line of loop (loop end and then condition).

201. The pseudocode in Figures 8.7 and 8.12 does not specify an exit condition at the beginning or end.

202. So if these figures truly were loops, as Microsoft argues, then they would run forever since they lack an exit condition.

203. This means nothing would be calculated by the code because the first piece of data would enter each PE and then run forever. Nothing would be passed to the next PE. This is not how this code operates on Splash2.

204. The only reasonable interpretation of this pseudocode is to assume that something replaces the "loop-endloop" syntax so that the pseudocode executes once then passes the data to the next PE.

205. That is exactly what is depicted in Figure 8.6., which shows each PE executing the pseudocode once on the inputs and then sending the outputted data onto the next PE.

86



206. None of the PEs in Splash2 evaluate any piece of data more than once 207. A computational loop evaluates each piece of data multiple times, "a fixed number of times or until some condition is true or false."

208, Figures 8.7 and 8.12 would never evaluate the same data more than once so they are not computational loops.

209. Splash2 is not capable of handling loops independently. This is clearly discussed in Halverson: "When the actual program executes, looping is still handled in the Sun, which transmits SIMD instructions to the Splash 2 board(s)." [IPR01601: EX2167, page 14-15; IPR01605: EX2169, page 14-15]. Sun is the workstation that connects to Splash2 reconfigurable FPGAs and control them. Rather than Splash2 handles loops itself, the high performance workstation that controls the FPGAs compiles the loops, generates SIMD instructions and necessary signals (in forms of unrolled loops, for instance) for the FPGAs.

3. Splash2 requires memory between the PEs.

PATENT OWNER DIRECTSTREAM, LLC EX. 2111, p. 89 87

PATENT OWNER DIRECTSTREAM, LLC EX. 2111, p. 90



		П		
		Page 11		
1	with my declaration or there may be additional ones			
2	produced by Microsoft's counsel. The 2s are those			
3	that were produced by the Patent Owners. That's my			
4	understanding.			
5	Q Okay. I just want to make sure. That's			
6	correct. I want to make sure you understood that. A			
7	lot of time it's not that I a lot of times people			
8	are more interested in the citations and the EX			
9	numbers usually the lawyers come back and write over			
10	for clarity, okay. I just wanted to make sure you			
11	understood that.			
12	A Okay.			
13	Q Can you turn to paragraph 15.			
14	A I'm there.			
15	Q Okay. This is starting section 2 of your			
16	reply declaration called "Looping on Splash2". And			
17	the paragraph reads "Patent Owner and its expert also			
18	assert that the Splash2 system implemented loops on			
19	an attached CPU rather than in the FPGAs of the			
20	system relying solely on a paper by Gokhale" and I			
21	think it's Minnich			
22	A It's			
23	Q entitled FPGA say again?			
24	A I have the correct pronunciation. Gokhale			
25	and Minnich.			
	TSG Reporting - Worldwide - 877-702-9580			

PATENT OWNER DIRECTSTREAM, LLC EX. 2176, p. 11



PATENT OWNER DIRECTSTREAM, LLC EX. 2176, p. 12



Disputed Claim Terms

- pass computed data "seamlessly" between said computational loops
- "systolic" and "data driven"
- "computational loop"
- "stream communication"

B. "stream communication"				
DirectStream's Construction	Petitioner's Construction			
a data path that acts like a queue connecting via the reconfigurable routing resources a producer and a consumer of data that operate concurrently	Communication of a data sequence			

- The dependent claims for stream communication clearly state that the dependent claim narrows the "instantiation" limitation from the independent claims:
- 1. A method for data processing in a reconfigurable computing system, the reconfigurable computing system comprising at least one reconfigurable processor, the reconfigurable processor comprising a plurality of functional units, said method comprising:

instantiating at least two of said functional units at the at least one reconfigurable processor to perform said calculation wherein only functional units needed to solve the calculation are instantiated and wherein each instantiated functional unit at the at least one reconfigurable processor interconnects with each other instantiated functional unit at the at least one reconfigurable processor based on reconfigurable routing resources within the at least one reconfigurable processor as established at instantiation, ...

• 15. The method of claim 1 wherein **instantiating** includes establishing a stream communication connection **between functional units**."

- ...stream communication" defines what type of connection is being instantiated in dependent Claim 15
- The plain language of the claims requires
 - (1) instantiation of some structure to create a stream communication, and
 - (2) specific to the '324 Patent, this instantiation must utilize the reconfigurable resources within the reconfigurable processor.
 EX1001 at 12:63-13:8, 13:53-55.
- Stream communication must be instantiated to comply with a seamless, systolic implementation, per claim 1. EX1001 at 13:12-19.

• Configured during instantiation to connect processing elements via the reconfigurable routing resources.



• EX1001 at 12:63-13:8, 5:31-53, Fig. 2; EX2111¶¶150-151.

- As Petitioner and its expert admit, the specification does not provide a specialized definition of "stream communication" or otherwise offer any disclaimer of scope to alter the term from its plain and ordinary meaning. 601 Petition at 20; EX1003¶117.
- The intrinsic record does not unambiguously define "stream communication." In fact, Petitioner's own Petition conceded this: "The term 'stream communication' is not used in the '324 Patent except in its claims, nor is it used in the incorporated references." Petition, 20.
- The only allegedly supporting phrase referenced by Petitioner is different (stream of operands), which at best clarifies what is in the stream (operands), not the communication connection that must be instantiated (structure). It is also from a different patent referring to a different invention pertaining to internet communications.

- The file history is equally unavailing.
 - The statement by the examiner regarding a "stream between processors" does not mention a queue. It also refers to the *contents* ("data is transferred systolically in at least one stream"), not to the *structure* of the stream communication connection that must be instantiated. Reply, 34.
 - Even Petitioner's own brief concedes "the examiner noted...the claimed 'stream communication connection' [is] established as the interconnections are made," but the examiner provides no statements on what specific structure is established. Reply, 34.
 - The examiner's silence cannot "contradict" the extrinsic evidence; it is by definition silent one way or the other. If anything, there is consistency with the extrinsic evidence.

- Because of the intrinsic record's silence in defining a stream communication connection, Patent Owner provided numerous citations to references around the time of the invention that all consistently provide support for a POSITA's understanding of the associated structure, consistent with Patent Owner's proposed construction. Response, 53-62.
 - U.S. Patent No. 8,589,666 (assigned to Patent Owner and describing the prior art understanding of stream as a data path as shown in fig.1)
 - Patent Owner's own product documentation3 and supporting declaration of the inventor of the '324 Patent
 - Argonne National Laboratory article, defining stream as a data structure
 - U.S. Patent No. 5,748,613
 - European Patent No. 1820309
 - U.S. Patent No. 8,543,746
 - U.S. Patent No. 8,352,4564
 - U.S. Appl. No. 2010/0070730

					US00858	9666B2	
12)	2) United States Patent Hammes		(10) Pat (45) Dat	ent No.: e of Patent:	US 8,589,666 B2 Nov. 19, 2013		
54)	ELIMIN/ LOOP O	ATION OF VERSHOO	STREAM CONSUMER T EFFECTS	(56)	Referenc	es Cited	
75)	Inventor:	Jeffrey H (US)	ammes, Colorado Springs, Co	D 7,085,955 2002/0124155	0.5. PATENT DOCUMENTS 7,085,955 B2* 8/2006 Prabhu		
73)	Assignee:	SRC Con Springs, C	puters, Inc., Colorado O (US)	* cited by exa	miner	Caldwell	
*)	Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 1985 days.			ais Assistant Exa (74) Attorney Lovells US Li	Primary Examiner — Andrew Caldwell Assistant Examiner — George Giroux (74) Attorney, Agent, or Firm — William J. Kubida; Hogan Lovells US LLP		
21)	Appl. No.:	11/456,46	6	(57)	ABST	RACT	
22)	Filed:	Jul. 10. 20	06	A reconfigurat configured to	ble processor inv associate a resto	oking data stream pipelining is ore buffer with each incoming	
65)	a mesti	Prior I	publication Data	data stream. T maintain data	he buffer is confi values dispatch	gured to be of sufficient size to ed to a loop so as to restore	
(00)	US 2008/0	0010444 A1	Jan. 10, 2008	values fetched	f and lost due to	loop overshoots. The restore	
51) 52) 58)	Int. CL G66F 15509 (2006.01) G66F 738 (2006.01) G66F 9409 G66F 9404 (2006.01) G66F 9444 USP.C		buffer to the k be restored, th takes from ea iterations that the loop halfs and compares with the num number of ext and are restor	oop. To determine ne loop counts th ch data stream a take place. Once the fetching of , for each stream iber of values for ra values that we ed.	e how many data values should e number of the data values in and the number of valid loop a loop termination is detected, values from the restore buffer the number of loop iterations etched. The difference is the re taken from the restore buffer		
	USPC See applic	ation file fo	r complete search history.	25	22 Claims, 6 D	rawing Sheets	
				65	-44		
					Patent Owne	r Saint Regis Mohawk T	
						Ex. 2027 -	

EX2027 U.S. Patent No. • 8,589,666

- assigned to Patent Owner
- describes the prior art understanding of stream as a data path as shown in fig.1

- EX2027 at Fig. 1, 2:39-54:
 - "A stream is a data path between a producer and consumer of data, where the producer and consumer run concurrently. The path between the producer and consumer is made up of a data connection, a "valid" signal, and a reverse direction "stall" signal.
 FIG. 1 shows typical signals used in a stream connection as is well known and will be recognized by one skilled in the relevant art."



• EX2027 at 2:45-63.

"The use of a First-In-First-Out buffer 110, or "FIFO" buffer, removes the need for tight synchronization between the producer 120 and consumer 130. The producer 120 will generate data values 125 at its own rate, allowing them to accumulate in the FIFO buffer 110. As the FIFO buffer 110 approaches becoming full, it will issue a stall signal 140 to the producer 120 so that it will suspend the generation of data values 125 until the stall signal is released. The consumer 130 will take 150 values 145 from the FIFO buffer at its own rate and as the values 145 are available.

The use of the FIFO buffer, with the valid 135, stall 140 and take 150 signals, allows flexible coupling of stream producers and consumers. A stream's producer 120 and its consumers 130 may run at different speeds. For example, when the producer 120 runs faster than the consumer 130, then it will stall 140 from time to time as values fill the FIFO buffer. When the producer runs slower than the consumer, the FIFO will sometimes be empty and the consumer will wait for new values to be available."

• EX2027 at 6:6-13:

"As previously described, a typical configuration of a pipelined data stream structure places a single buffer between the producer and the consumer. Such a single buffer is typically configured to absorb differences in the production and consumption rate of the data streams, but does little to prevent the lost of data due to consumer loop overshoots."

- DirectStream's '666 Patent describes as part of the technical background the use of a FIFO buffer to communicate between two processing elements, in particular where the producer processor can add data to the FIFO buffer at its rate and the consumer processor can remove data from the FIFO buffer at its separate rate. EX2111¶¶152-154, 179-187. The disclosed use of a FIFO buffer structure for stream communication allows the producer and consumer to run concurrently, while the buffer absorbs differences in the production and consumption rate of the data streams. EX2111¶¶152-157, 179-187.
- This disclosure is entirely consistent with the '324 Patent's teachings for instantiating reconfigurable resources to seamlessly communicate computed data between processing elements in independent claim 1, and more particularly to provide stream communication between those processing elements in the dependent claim 15. EX2111¶¶152-157, 179-187; EX1001 at 12:63- 13:8, 13:53-55.



 EX2107 Patent Owner's product documentation

 DirectStream's own product documentation describes a stream as a data structure that allows flexible communication between concurrent producer and consumer loops, which is consistent with how a POSITA would understand this term in the context of the claims, particularly as part of instantiating structure on a reconfigurable processor. EX2100¶79; EX2107 at 94-98; EX2111¶¶150-154, 182- 187.

• EX2107, Fig. 6-1 at p. 94,



• EX2107, Fig. 6-2 at 96



 POSITA would recognize that a queue is a well-known data structure with first-in-first-out properties in which only two actions are permitted, (i) the addition of entities to the rear position, known as enqueuing, and (ii) the removal of entities from the front position, known as dequeuing. This ensures that data entering a queue remains in the same order that it arrived.

queue¹ *n*. A multi-element data structure from which (by strict definition) elements can be removed only in the same order in which they were inserted; that is, it follows a first in, first out (FIFO) constraint. There are also several types of queues in which removal is based on factors other than order of insertion—for example, some priority value assigned to each element. *See also* deque, element (definition 1). *Compare* stack.

• EX2065 at 433; EX2111¶¶152-154, 182-185.
	Distribution Category: Mathematics and
	Computer Science (UC-405)
ADCONNE NATIONAL LADOR	ATOPY
9700 South Cass Avenue	CATORI -
Argonne, IL 60439	
ANL-91/32	
Revision 2	
Parallel Programming wi	th PCN
i aranei i togramming wi	
by	
Ian T. Foster and Steven Tu	ecke
Mathematics and Computer Science	e Division
January 1993	
This research was supported in part by the National Scien	ce Foundation under Contract
NSF CCR-8809615, by the Office of Scientific Computing, U. Contract W-31-109-Eng-38, by the Air Force Office for Scie	S. Department of Energy under ntific Research under Contract
AFOSR-91-007, by the Office for Naval Research under Co	ntract ONR-N00014-89-J-3201,
and by the Defense Advanced Research Projects Agency un 897-K-0745.	der Contract DARPA-N00014-
Pi	atent Owner Saint Regis Mohawk Tribe
	LA. 2020, D. 1

- EX2028 Argonne National Laboratory article
 - defines stream as a data structure

A paper from Argonne National Laboratory from 1993 defines "stream" as follows:

4.9 Stream Communication

We have seen how two or more concurrent computations that share a definitional variable can use that variable to exchange data. The *producer* of the data simply defines the shared variable to be the data to be communicated (e.g., x = "hello"). The *consumer*(s) of the data can then use the data in computation.

A shared definitional variable would not be very useful if it could be used only to exchange a single value. Fortunately, there are simple techniques that allow a single definitional variable to be used to communicate many values. The most important of these is the *stream*. A stream is a data structure that permits communication of a sequence of messages from a producer to one or more consumers. A stream acts like a queue: the producer places elements on one end, and the consumer(s) take them off the other.

By convention, stream communication is implemented in PCN in terms of list structures. Imagine a producer and a consumer sharing a variable \mathbf{x} . The producer defines $\mathbf{x} = [msg|xt]$ and the consumer matches $\mathbf{x} ?= [msg|xt]$. The effect of these operations is to both communicate msg to the consumer and create a new shared variable \mathbf{xt} that can be used for further communication. This process can be repeated arbitrarily often to communicate a stream of messages from the producer to the consumer. Hence, a stream is a list structure, incrementally constructed by a producer and deconstructed by a consumer. The empty list ([]) is used to represent the end of a stream.

• EX2028 at 31.

- This is consistent with the '324 patent's use of a "stream communication" to connect the functional units that form the two computational loops.
 EX1001 at 13:53-55;
 EX2111¶¶150-154, 179-187.
- Those two loops act as producers and consumers with the stream communication enabling the data to pass from the producer (loop 1) to consumer (loop 2).



- This same concept is also consistently demonstrated by other third party patents that both pre- and post-date the '324 Patent
 - EX2169 U.S. Patent No. 5,748,613
 - EX2170 European Patent No. 1820309
 - EX2171 U.S. Patent No. 8,543,746
 - EX2172 U.S. Patent No. 8,352,456
 - EX2173 U.S. Appl. No. 2010/0070730



- EX2169 U.S. Patent No. 5,748,613
- EX2169 at Abstract: The present invention provides a method of pacing a stream of data transmitted from a data source to a buffered data destination with a determined number of available storage units, the data destinations being configured to consume data and thereby to free storage units for receipt of additional data.
- EX2169 at 3:31-35: Referring still to FIG. 1, it will be understood that data producer 12 typically includes a memory and a processor capable of providing an image buffer 16, a command protocol buffer 18, an auto-status buffer 20, a device ID buffer 22, and a pacing buffer 24.

٠

٠



- EX2170 EP No. 1820309
- EX2170 at 0003-0004.
- [0003] Buffering is essential in a proper support of data streaming between the involved processes. Typically, FIFO buffers are used for streaming, which is in accordance to (bounded) Kahn process network models of streaming application. With increased number of multimedia applications that can run simultaneously the number of processes, realtime streams, as well as the number of associated FIFOs, substantially increases.
- [0004] There exist two extreme implementations of streaming with respect to memory usage and FIFOs allocation. The first uses physically distributed memory, where FIFO buffers are allocated in a local memory of a subsystem. The second uses physically and logically unified memory where all FIFO buffers are allocated in a shared, often offchip, memory. A combination thereof is also possible.



- EX2171 U.S. Patent No. 8,543,746
- EX2171 at Abstract.

•

•

A circuit arrangement and method facilitate the direct streaming of data between producer and consumer circuits (12P.12C) that are otherwise configured to communicate over an address-based network (18). Sync signals (46,56) are generated for each of producer and consumer circuits (12P, 12C) from the address information encoded into requests that communicate the data streams output by the producer circuit (12P) and expected by the consumer circuit (12C). The sync signals (46,56) for the producer and consumer circuits (12C) are then used to selectively modify the data stream output by the producer circuit (12P) to a format expected by the consumer circuit (12C). Typically, such modification takes the form of inserting data into the data stream when the consumer circuit (12C) expects more data than output by the producer circuit (12P), and discarding data communicated by the producer circuit (12P) when the consumer expects less data than that output by the producer circuit (12P).



- EX2172 U.S. Patent No. 8,352,456
- EX2172 at 1:29-50.

•

One basic design pattern is producer/consumer. A producer/consumer relationship is one in which a producer generates data and the consumer uses the data. This pattern is utilized in a myriad of different environments for a number of processes including, at a higher level, data warehousing for cleansing and transforming data and image processing for iterative refinement. In fact, the pattern can apply to any situation in which data is produced and consumed. One particularly prevalent use case pertains to queries. Query execution can be seen as a traditional client/server or consumer/producer model where an entity A requests a service from another entity B, in this case the retrieval of some data that satisfies criteria and is in the shape requested. Some bidirectional communication mechanism is required Such that A can instruct B about its desire and so that B may respond to A with the results. The entire result set is returned in Some form and thereafter consumed for Some purpose. ...

٠



- EX2173 U.S. Appl. No. 2010/0070730
- EX2173 at 0012. In one embodiment, a method comprises dividing a stream into windows, wherein a stream is a circular first-in, first-out (FIFO) shared storage queue. In one window, a producer task is able to modify memory locations within a producer sliding window without checking for concurrent accesses to the corresponding elements.
- EX2173 at 0044. The transfer of data between tasks as shown in FIG. 3A-3C may occur via a communication channel called a stream. A stream may be a circular buffer managed as a FIFO concurrent lock free queue. Concurrent FIFO queues are widely used in parallel applications and operating systems. A stream may be implemented in the memory hierarchy 400 such as in stream copies 440 and 460. The most updated contents of a stream may be in Stream copies located closest to a processor core, such as stream copy 440.

- The foregoing extrinsic references are still consistent with the intrinsic record.
- Within the context of the '324 Patent, a POSITA would recognize that this inter-chip communication concept can be adapted to intra-chip communications between functional units on the same chip—e.g., a FIFO within the chip:

As shown, each adaptive processor chip 202 can contain thousands of functional units 204 dedicated to the particular problem at hand. Interconnect between these functional units is created by reconfigurable routing resources inside each chip 202. As a result, the functional units 204 can share or exchange data at much higher data rates and lower latencies than a standard microprocessor 104 (FIG. 1). In addition, the adaptive processor chips 202 can connect directly to the inter-processor interconnect 208 and do not require the data to be passed through multiple chips in a chipset in order to communicate. This is because the adaptive processor can implement whatever kind of interface is needed to accomplish this connection.

• EX1001 at 5:41-53.

 The specification discloses neighboring cell communications and the use of scheduling to eliminate the need for data storage, as well as the concept of using chain ports and a FIFO buffer for chip to chip communications, borrowing concepts from the '819 Patent owned by the same applicant.

> As shown, the computation of fluid flow properties are communicated to neighboring cells 710 and, importantly, 60 this computation can be scheduled to eliminate the need for data storage. In accordance with the technique of the present invention, a set of cells can reside in an adaptive processor and the pipeline of computation can extend across multiple adaptive processors. Communication overhead between 65 multiple adaptive processors may be advantageously minimized through the use of MAPTM adaptive processor chain ports as disclosed in U.S. Pat. No. 6,339,819 issued on Jan. 15, 2002 for: "Multiprocessor With Each Processor Element Accessing Operands in Loaded Input Buffer and Forwarding Results to FIFO Output Buffer", assigned to SRC Comput-5 ers, Inc., assignee of the present invention, the disclosure of

- which is herein specifically incorporated by this reference.
- EX1001 at 7:59-8:6.

• The '687 Patent is related to the '819 Patent, which the '324 Patent incorporated by reference, and it further describes the chain port:

With reference additionally now to FIG. 7, an additional functional block diagram of an individual MAP element 112 is shown particularly illustrating the memory 40 of the preceding figure functioning as an input buffer 40 and output 10 FIFO 74 portions thereof. In this figure, an alternative view of the MAP element **112** of FIG. 6 is shown in which memory input data on line 50 (or the write trunk 26) is supplied to an input buffer (memory 40) as well as to a reconfigurable user array 42 coupled to the chain port 24. 15 The output of the reconfigurable array 42 is supplied to an output FIFO 74 to provide memory output data on line 94 (or the read trunk 28) as well as to the chain port 24. The input buffer 40, reconfigurable array 42 and output FIFO 74 operate under the control of the control block 46. 20With respect to the foregoing figures, each MAP element **112** may consist of a printed circuit board containing input operand storage (i.e. the memory/input buffer 40), user array 42, intelligent address generator control block 46, output result storage FIFO 74 and I/O ports to allow connections to

- 25 other MAP elements 112 through the chain port 24 as well as the host system memory array.
- EX1014 at 8:7-26.

 Additionally, alongside the chain port, the '687 Patent discloses input and output FIFO buffers as part of chip to chip communication, which relates to the '324 Patent claim for stream communication between functional units on the same chip to solve the technical problem. See EX2111¶¶125-131, 150-152.

With reference additionally now to FIG. 7, an additional functional block diagram of an individual MAP element 112 is shown particularly illustrating the memory 40 of the preceding figure functioning as an input buffer 40 and output FIFO 74 portions thereof. In this figure, an alternative view of the MAP element 112 of FIG. 6 is shown in which memory input data on line 50 (or the write trunk 26) is supplied to an input buffer (memory 40) as well as to a reconfigurable user array 42 coupled to the chain port 24.
15 The output of the reconfigurable array 42 is supplied to an output FIFO 74 to provide memory output data on line 94 (or the read trunk 28) as well as to the chain port 24. The input buffer 40, reconfigurable array 42 and output FIFO 74 operate under the control of the control block 46.

• EX1014 at 8:7-26.

• And continuing:

The array 42 performs the actual computational functions of the MAP element 112. It may comprise one or more high performance field programmable gate arrays ("FPGAs") 5 interconnected to the other elements of the MAP element 112. A particular implementation of the present invention disclosed in more detail hereinafter, may use four such devices yielding in excess of 500,000 usable gates. These components are configured by user commands that load the 10contents of selected configuration ROMs into the FPGAs. After configuration, the user array 42 can perform whatever function it was programmed to do. In order to maximize its performance for vector processing, the array 42 should be able to access two streams of operands simultaneously. This 15 is accomplished by connecting one 72 bit wide input port to the input operand storage and a second 72 bit wide port to the chain input connector port 24. This connector allows the MAP element **112** to use data provided to it by a previous MAP element 112. The chain port 24 allows functions to be <mark>20</mark> implemented that would far exceed the capability of a single MAP element 112 assembly. In addition, since in the particular implementation shown, only operands are transferred over the chain port 24, the bandwidth may exceed the main memory bandwidth resulting in superior performance to that 25 of the fixed instruction microprocessor-based processors 12.

When the user array 42 produces a result, it may be sent over a 72 bit wide path to an output result storage element (for example, output FIFO 74) which can then pass the data 45 to either a 72 bit wide read port or a 72 bit wide chain port 24 to the next MAP element 112. This storage device can made from a number of different memory types. The use of a FIFO 74 storage device will temporarily hold results that cannot be immediately read by a host microprocessor or 50 passed over the output chain port 24 to the next stage. This feature allows for MAP elements 112 in a chain to run at different frequencies. In this case the output FIFO 74 functions like a speed matching buffer. In non-chained operation, the microprocessor that is reading the results may be 55 delayed. In this case the FIFO 74 prevents the MAP element **112** from "stalling" while waiting for results to be read. In a particular embodiment of the present invention, a FIFO 74 that is 72 bits wide and 512K entries deep may be utilized. As disclosed in the aforementioned patent applications, the 60 output storage may also be a true memory device such as those found in common memory. In this case, write addresses must be provided by the user array 42 or address generator and read addresses provided by the entity reading the results from the memory. While this may be somewhat 65 more electrically complicated, it has the advantage that results may be accessed in any order.

• EX1014 at 9:2-67.

 Petitioner's own expert concurs the patent excludes storing values in memory—e.g., sending data off the chip.



• EX2064 at 85:14-86:12. See also EX1003¶117

- Petitioner's construction is flawed under any claim construction standards because it
 - 1) results in an illogical definition that destroys the independentdependent relationship of the claims,
 - 2) improperly broadens the term so as to strip it of all meaning relative to the rest of the claim language, and
 - 3) is inconsistent with POSITA's understanding of the plain and ordinary meaning.

- Petitioner ignores the canon of claim construction that a dependent claim scope should be differentiated from its independent claim.
- Petitioner's proposed definition of a "communication of data sequence" is already present in any data processing systems to begin with—including in a systolic data processing system—adding no limitations that are not already in the independent claims.
- As such, Petitioner's proposed definition would violate claim differentiation by rendering the dependent claims meaningless and of the same exact scope as the independent claim. Am. Piledriving Equip., Inc. v. Geoquip, Inc., 637 F.3d 1324, 1335 (Fed. Cir. 2011).

- Plain claim language of dependent claim 15 pertains to "instantiation" term in the independent claim
- Petitioner and its expert even argued "instantiation" means to "create, such as by configuring, a particular structure."



- Petition at 16.
- Petitioner ignores the plain claim language that states the "stream communication" type of connection in Claim 15 further specifies the structure that is instantiated in Claim 1.

- Petitioner's proposed construction for stream communication is inconsistent with the foregoing.
- Instead, Petitioner's construction abandons any structure or configuration thereof. This would render the dependent claim nonsensical and illogical by divorcing it from any of the requirements of the "instantiating" limitation.
 - Petitioner's construction offers nothing clarifying about what an instantiation comprising stream communication would constitute.
 - Petitioner's construction does nothing more than recite a requirement of sending data to any systolic (or even data processing) system generally—namely that it receives a sequence of data via some communication.



- Neither Splash2 nor any of the other prior art disclose stream communication as properly construed, and Microsoft does not dispute this. See Reply, 37-38.
- The Petition asserts only that, based on Petitioner's incorrect construction of stream communication as a sequence of data, this limitation is met by Splash2.

- Splash2 does not contain any disclosure of
 - a queue between processing elements. EX2111¶¶188-193.
 Petitioner does not identify any in the Petition and Petitioner's expert likewise is silent on any such disclosure in Splash2.
 - the signaling for the processing elements to interact with the queue so as to store/fetch, which a POSITA would know is necessary to do any sort of data communication involving a queue in a stream communication. EX2111¶¶180-193.
 - a busy/ready signal between processing elements to regulate the flow of data into and out of the queue. EX2111¶¶180-193.
- Instead, Petitioner and its expert argue Splash2 shows a "direct" connection between processing elements with nothing in between.
 601 Petition at 12, 37, 46; EX 2064 at 85:14-86:12.

- No structure is identified for Splash2 or any of the other prior art references, in accordance with a POSITA's understanding that claim15 requires instantiating reconfigurable resources for "stream communication." See EX2111¶¶150-154, 180-193.
- Nor is there any argument or evidence to show a combination of teachings from Splash2 and any of the other prior art to render obvious the limitation of instantiating some structure using the reconfigurable resources for "stream communication."

 Petitioner's entire interpretation of Splash2 is that there is nothing in between the processing elements in order to be "seamless," which Petitioner's expert confirmed in deposition. Petition at 12, 37, 46; EX2064 at 85:14-88:10.

	Page 85		Page 86
1	STONE, Ph D	1	STONE, Ph.D.
2	Oh, there it is, Okay.	2	was going from one processing element to memory
3	So this concept of systolic, what's	3	and then back to a processing element, is that
4	your opinion of what that means?	<mark>4</mark>	something you would consider as an intervening
5	A. My opinion of what it means is in	5	thing?
6	the report. It means it's the characteristic	6	A. Well, that would not be a direct
7	of rhythmically computing and passing data	7	connection of the output of the cell to the
8	directly between processing elements. And then	8	next cell. It says, "Between processing
9	I quote: "Without a program counter or clock	9	elements you're directly connected." If you're
10	that drives a movement of data," and also	10	saying you have a processing element outputting
11	operating in a manner that is, "transport	11	to memory and then coming back to another
12	triggered, i.e., by the arrival of a data	12	processing element, that would not be direct.
13	object."	13	Q. Okay. Are there any other examples
14	Q. Okay. And you mention the word	14	of intervening structures or circuits that
<mark>(15</mark>)	"directly," it was passing data directly	15	would violate this direct connection?
<mark>16</mark>	between processing elements. What does that	16	A. I I think you're opening a
17	phrase mean to you or what's the context?	17	universe. I'm not going to answer that because
<mark>(18</mark>)	What are you trying to describe	18	I'd like to let's get specific things.
<mark>(19</mark>)	there?	19	Q. Well, how about a a register?
20	A. That the data goes from first to the	20	Would that be an intervening structure?
21	second without going to something intervening.	21	A. I I'm puzzled because that
22	It directly go is connected immediately.	22	that register would be within within the
23	Indirectly we you go through one or more	23	processing element in my mind.
24	intervening places to get there.	24	Q. Okay.
25	Q. Okay. So would memory, if the data	25	A. If it's within the processing

No Motivation to Combine

- "The presence or absence of a motivation to combine references in an obviousness determination is a pure question of fact." *Intelligent Bio-Sys.*, 821 F.3d at 1366 (quoting *Par Pharm.*, 773 F.3d at 1196). Where a combination of prior art references changes the basic principles of operation of the prior art or renders the prior art inoperable for its intended purpose, there is no motivation to combine.
- MPEP 2143.01 ("If [the] proposed modification would render the prior art invention being modified unsatisfactory for its intended purpose, then there is no suggestion or motivation to make the proposed modification.") (citing *In re Gordon*, 733 F.2d 900 (Fed. Cir. 1984));
- *Plas-Pak Indus. v. Sulzer Mixpac AG*, 600 Fed.Appx. 755, 759-60 (Fed. Cir. 2015) ("How well a combination is expected to work is certainly a legitimate consideration in an obviousness inquiry.").

Indeed, Dr. Stone dedicates an entire chapter in a textbook he authored in 1987, and subsequent editions in 1990 and 1993, about minimizing overhead in the design of such high-performance systems. EX2137, 281-330; EX2118. And, he notes if the overhead is not kept below a certain percentage of execution time, such parallel execution is not beneficial. EX2137, 289,329. Dr. Stone also readily admits that in evaluating the use of "exotic technology," considerations of more reasonable technologies should be considered *rather than arbitrarily committing to a specific* use of technology, such as his targeted focus solely on FPGAs here. EX2137, 301. And, Dr. Stone fully appreciates that a computer architect (and, in this case, his own POSITA) would take into consideration bottlenecks and efficiency in design. EX2137, 281-282, 288-289, 291, 299. Yet, in evaluating the prior art, the patent teachings, or the rationale underpinning to combine, Dr. Stone is silent about his own prior methodology.

DirectStream's patents. Its expert's opinions now are not credible in light of his own prior published works, where such exotic and successful use of reconfigurable parts at the time of the invention were unknown; his selective discussion of the then state of the art; and his selective evaluation of the factual record (albeit by Petitioner's cherry-picking decision to show "facts" or "opinions" it only deemed relevant). EX2048 38:23-39:5, 52:2-55:3, 89:5-23, 142:22-144:10, 145:9-146:25, 161:13-162:25, 168:9-169:4, 179:6-13, 187:9-188:11, 203:14-207:13, 210:19-25; EX2058 20:4-21:14, 33:5-13, 35:17-36:20, 39:11-21, 66:17-67:2, 80:10-20, 207:8-209:21.

 For example, in deposition, Dr. Stone testified he assumed his use of prior art in various combinations would be enabling without explaining how a POSITA would actually make that combination:

		1 1		Dogo FE
	Page 54			Page 55
1	HAROLD S. STONE, Ph.D.		1	HAROLD S. STONE, Ph.D.
2	combinations. I'm more thinking and asking		2	could do and that a person of ordinary skill in
3	generally across your declaration, this issue		3	the art would was enabled to combine them.
4	of whether a person of ordinary skill in the		4	Q. Okay. So looking at the phrase that
5	art at the time of the invention could practice		5	you just used, "the person of ordinary skill in
6	whatever the disclosure is in the prior art		6	the art," and I want to zero in on this idea of
7	reference, how did you go about making that		7	a person of ordinary skill in the art at the
8	assessment?		8	time of invention.
9	A. Let's have an example of prior art		9	Do you understand what that phrase
10	reference 1 and 2, and I would argue look at		10	means?
11	it carefully, and I would decide whether one of		11	A. I do.
12	skill in the art would understand that they		12	Q. And would you agree with me that
13	could be combined technically, that there's		13	that person of ordinary skill in the art
14	motivation to combine them. If you combined		14	sorry. Let me let me rephrase that.
15	them, that you would get the results and the		15	Would you agree with me that looking
16	results are relevant to the analysis of		16	at a prior art reference from the perspective
17	invalidity.		17	of a person of ordinary skill in the art at the
18	As far as enabling, my argument		18	time of the invention precludes using what we
19	would be that you're enabled to put them		19	would call hindsight bias?
20	together. The individual prior art I would		20	A. I understand that.
21	assume are enabled because they're patents.		21	Q. So you understand what hindsight
22	I I don't I did not specifically		22	bias is?
23	investigate each of the patents to see if they		23	A. I believe I do, but again, I'm not
24	were enabled to do what they've claimed to do.		24	a a legal expert. I'm not it's just from
25	So my assumption is they could do what they		25	experience and testimony.

• EX2066 at 54:2-55:3 (emphasis added)

- Petitioner's expert also testified he merely assumed all the benefits and ignored any of the drawbacks. EX2066:
 - 65:17-68:22 (state of the art would include what you cannot do also but Stone doesn't consider the disadvantages in his opinion, only advantages)
 - 142:22-144:10 (Stone did not rely on his own book and didn't consider disadvantages identified in his book for multiprocessor systems)
 - 145:9-146:25 (didn't consider disadvantages when considering prior art combinations)
 - 161:13-162:25 (Stone believes legal standard does not teach him to take into consideration whether a particular combination is even a good combination in terms of the system that results)
 - 187:9-188:11 (Stone didn't investigate potential drawbacks of FGPAs in 2001)
 - 203:14-207:13 (Stone only used perceived advantages to piece together combinations without considering whether the combinations were workable)

considering architecture Moreover. in proposed computer **High-Perform** any **Computer Archite** implementation, a POSITA would have known of the need to analyze the costs and benefits associated with the various overhead from introducing "exotic designs," Harold S. Sto BM Watson Research Courant Institute which even Petitioner's own expert admitted in writings around the time of the NewYork University invention. EX2095¶238, 244. This includes benchmarking and bottleneck analysis to measure the power, performance, cost, etc. associated with a system architecture and available solutions for each of them, and may even involve trial and error. Addison-Wesley Publish EX2095 [241-242; see e.g., EX2138 (an example of such an analysis that would be Reading, Massachusetts Menlo Park, California Wokingham, England • Sydney • Singapore • ' Bogotá · Santiago · Sa known to a POSITA). Petitioner's expert agreed in deposition such an analysis is proper, but he failed to perform one in any of his analysis in this matter. EX2095¶239, 243-247. PATENT OWNER DIRECTSTREAM, LLC EX. 2052, p. 3

As discussed by Dr. Homayoun, a proper POSITA would have considered all of the state of the art in the design of computer architecture, including for example, the issues of reconfigurable programming, processor speed, FPGA speed, benchmarking, bottlenecking, and cost/benefit analysis of overhead introduction as applied to HPC applications. EX2095¶99-106, 134-148; EX2136, 41, 45, 67-74, 363-387. As shown above, even Dr. Stone's own prior written admissions concur that POSITA would consider these issues. See EX2052; EX2137; EX2118. But Petitioner ignored this basic analysis any POSITA should have undertaken. The fundamental flaw of Petitioner's arguments is the hindsight bias, as discussed above, to focus on FPGAs as the solution to problems in high performance computing. EX2095¶143-148.

- Even assuming an algorithm could be moved from a multiprocessor to an FPGA environment, there are additional design considerations that must be evaluated to determine if any FPGA implementation will be successful. EX2111¶¶242-252.
- For example, chapter 2 of the book Field-Programmable Gate Array Technology by Dr. Trimberger also provides additional design considerations that must be taken into account when evaluating whether it is possible to implement an algorithm on an FPGA or array of FPGAs:

• EX2078 at 29.

- Capacity Estimation
- FPGAs have three kinds of resources: logic, I/O and routing. To determine if a design fits into a particular FPGA, the design must fit within all three resource limits. The difficulty of this estimation is a function of the architecture and of the software used for mapping the logic into the FPGA. FPGA logic and interconnect capacity are difficult to estimate. Traditional measures of gate count and product terms are not accurate estimates of lookup-table capacity. Two designs that appear to be of equal size in terms of MPGA gate count or number of PLD product terms may use CLBs with different efficiency, requiring very different numbers of CLBs. Logic optimization algorithms may also significantly change the size and performance of the design. Complex blocks implement complex functions efficiently, but when the function to be implemented does not fit into the block efficiently, some fraction of the block is unusable, and is wasted.

- EX2078 at 29.
 - The wasted fractions of blocks cause a gap between the peak capacity of the FPGA and the capacity in a given application. An accurate capacity and performance estimate requires that the design be mapped into the FPGA. Fortunately, fast mapping heuristics can give a good estimate of logic capacity. Routing requirements are more difficult to estimate. The problem of statistical wirability estimation has been addressed by Heller [1978], Donath [1979] and ElGamal [1981], but the techniques and results are not accurate enough for capacity estimation. MPGA designs address this problem by providing significantly more interconnect than is needed by most designs. This solution in impractical in FPGAs because unused FPGA interconnect degrades performance and density too severely. FPGA design systems include high-speed placement and routing for routability estimation and timing- driven routing to meet delay requirements.

- EX2078 at 66-67.
 - FPGA interconnect is comparatively expensive, both in terms of delay and area. An architecture that includes more long-distance connections would have faster interconnect. but the resulting chips might require more area for interconnect. reducing their logic capacity. Architectures with minimal interconnect resources will appear denser, but might be difficult to route. Architectures must address both integrated circuit and software goals. The true capacity and speed of an FPGA is measured by the ability of design automation software to exploit the architecture. FPGA architectures and software must be developed simultaneously.

• EX2078 at 66-67.

- Software
- The CAE industry has focused on the MPGA problem and has adopted a _ gate-like implementation model based on MPGA features. Many of the current software issues with FPGAs are a result of their non-gate-like implementation structure. This disagreement is most evident in the schematic entry library, which is a collection of gate-level primitives. The netlist generated from a schematic preserves the gate-like structure. The non-gate-like FPGA structure requires a partitioning step before the placement and routing process. Related problems in design automation have been addressed either as placement. considering only the physical constraints; or as technology mapping, considering only the logical constraints. Both sets of constraints must be solved simultaneously in order to produce implementations that are simultaneously dense and fast. The partitioning problem is aggravated by the use of logic optimization algorithms originally designed for gate-like implementations.

• EX2078 at 66-67.

- They often produce results that reduce speed and density rather than improve them. The reasons are varied, but traditional algorithms tend to factor logic aggressively, making more small gates; they ignore the ability of lookup tables to subsume larger amounts of logic. They also ignore routability considerations, which are of vital importance to FPGAs. New optimization algorithms are needed for lookup-table based FPGA architectures.
- High-level synthesis and logic synthesis systems must target the high-level architectural features of FPGAs to gain the performance and density advantages they provide. The Library of Parameterized Macros (LPM) [Holley 1991] is an industry sponsored standardization effort to develop an intermediate form that includes these high-level constructs. It may provide the appropriate interface between high level synthesis systems and systems-oriented FPGAs. Placement and routing of FPGAs provides new challenges.
Dr. Stone is Not Reliable

• EX2078 at 66-67.

- The relatively slow FPGA interconnect structure demands true timingdriven placement and routing algorithms. Although these algorithms have been proposed for MPGA design automation, their usefulness for MPGA designs has not been great, and their adoption for FPGAs seems to be happening more quickly.
- Partitioning in Space and Time
- Because of the limited capacity of FPGAs, and their applicability to prototyping, FPGAs have re-kindled interest in multi-chip partitioning. There are several important problems that must be addressed, including FPGA resource estimation (logic, I/O and routing), timing and partitioning into dissimilar parts. A farther-reaching problem is the issue of partitioning a design in time: identifying parts of a design that can be time-shared onto the FPGA, and generating separate FPGA configurations for them. At present, not only are there no algorithms, but the current design representations appear to be lacking in essential timing information. An elegant solution to this problem will allow true time-shared hardware and usher in a new era in hardware implementation.



- EX1009 RaPiD prior art
- Not taught in RaPiD

- The Petition contains only a conclusory allegation that RaPiD discloses a "computational loop" based on an annotated Figure 10. 601 Petition at 63.
- The only evidence that Petitioner and its expert point to is the below annotated (but it is unclear who annotated it) Figure 10 from RaPiD.



 A forwarding path is used to "support back to back execution of operations without stall, by forwarding (or bypassing) the output of an ALU to an input of the same or other ALU ... for back to back operation without adding any stall." EX2111¶236; EX2029¶45;

really exist when doing laundry). For example, suppose we have an add instruction followed immediately by a subtract instruction that uses the sum (\$\$0):

```
add $s0, $t0, $t1
sub $t2, $s0, $t3
```

forwarding Also called bypassing. A method of resolving a data hazard by retrieving the missing data element from internal buffers rather than waiting for it to arrive from programmervisible registers or memory. Without intervention, a data hazard could severely stall the pipeline. The add instruction doesn't write its result until the fifth stage, meaning that we would have to waste three clock cycles in the pipeline.

Although we could try to rely on compilers to remove all such hazards, the results would not be satisfactory. These dependences happen just too often and the delay is just too long to expect the compiler to rescue us from this dilemma.

The primary solution is based on the observation that we don't need to wait for the instruction to complete before trying to resolve the data hazard. For the code sequence above, as soon as the ALU creates the sum for the add, we can supply it as an input for the subtract. Adding extra hardware to retrieve the missing item early from the internal resources is called **forwarding** or **bypassing**.

• EX2043 at 301; EX2044 at 6. And it is one of the basic structures in computer microarchitecture. EX2111¶¶237; EX2044 at 2, 6-7; EX2029¶46.

- Petitioner does not explain why it believes the yellow path in Figure 10 is a "computational loop."
- Petitioner's expert concludes that it is because "the output [of] the ALU is looped back to the ALU input." EX1003¶357.
 - That is the same as the definition of a forwarding path
- Petitioner's expert even conceded Fig. 10 depicts only a forwarding path or a bypass path. EX2111¶238
- EX2064 at 201:21-202:1:

24 Q. Does the Figure 10 show a bypass

25 path or a forwarding path?

2 A. Yes.

- The Petition asserts only a conclusory statement that "DCT data is passed 'seamlessly' in that such data is communicated directly from one Processing Element to the next." Petition at 64. Petitioner's expert that repeats the Petition's conclusory statements verbatim. EX1003¶360.
- Figure 10 in RaPiD clearly shows storage of results in memory (RAM) before being passed onto the next cell:



• EX1009 at 111; 601 Petition at 63.

 RaPiD clearly discloses the exact structure that Petitioner's expert testified would not be seamless.

	Page 85		Page 86
1	STONE, Ph.D.	1	STONE, Ph.D.
2	Oh, there it is. Okay.	2	was going from one processing element to memory
3	So this concept of systolic, what's	<mark>3</mark>	and then back to a processing element, is that
4	your opinion of what that means?	<mark>(4</mark>)	something you would consider as an intervening
5	A. My opinion of what it means is in	5	thing?
б	the report. It means it's the characteristic	6	A. Well, that would not be a direct
7	of rhythmically computing and passing data	7	connection of the output of the cell to the
8	directly between processing elements. And then	8	next cell. It says, "Between processing
9	I quote: "Without a program counter or clock	9	elements you're directly connected." If you're
10	that drives a movement of data," and also	<mark>10</mark>	saying you have a processing element outputting
11	operating in a manner that is, "transport	<mark>11</mark>	to memory and then coming back to another
12	triggered, i.e., by the arrival of a data	<mark>12</mark>	processing element, that would not be direct.
13	object."	13	Q. Okay. Are there any other examples
14	Q. Okay. And you mention the word	14	of intervening structures or circuits that
15	"directly," it was passing data directly	15	would violate this direct connection?
<mark>16</mark>	between processing elements. What does that	16	A. I I think you're opening a
17	phrase mean to you or what's the context?	17	universe. I'm not going to answer that because
18	What are you trying to describe	18	I'd like to let's get specific things.
19	there?	19	Q. Well, how about a a register?
20	A. That the data goes from first to the	20	Would that be an intervening structure?
21	second without going to something intervening.	21	A. I I'm puzzled because that
22	It directly go is connected immediately.	22	that register would be within within the
23	Indirectly we you go through one or more	23	processing element in my mind.
24	intervening places to get there.	24	Q. Okay.
25	Q. Okay. So would memory, if the data	25	A. If it's within the processing

• EX2064 at 85:14-86:18.

Other prior art - Roccatano



- EX1012 Roccatano prior art
- Not taught in Roccatano

Other prior art - Roccatano

- Petitioner again argues that computational loops are disclosed in Roccatano, which "accumulates the interactions of a resident atom and a transient atom for a collection of resident-transient atom pairs [and t]he accumulation occurs for a number of steps equal to P/2, where P is the number of processors... operating on a different resident atomic data..." 603 Petition at 76; EX1003¶305.
- This is the same argument Petitioner advances for Splash2, where the "looping" is just to execute the code once for each piece of data. EX2111¶¶231-233.
- There is no disclosure of looping or repeating of a computation multiple times for each data until a condition is met or a number of repetitions has been satisfied, as required by the Board's claim construction and the '324 Patent. EX2111¶¶231-233.

Other prior art - Roccatano

- Roccatano does not disclose "seamless" because its teachings require multiple processors with the exact inherent boundaries from chip-tochip communication that the '324 Patent sought to address. See supra §§II.C and V.A.1. Roccatano clearly discloses "8 to 2048 processors... arranged in a three-dimensional (3D) cubic mesh." EX1012 at 686.
- This is no different than the prior art the applicant distinguished during prosecution and therefore cannot disclose seamlessly passing data between computational loops. See EX1002 at 117-118, 147-148, 174-175, 224-225.
- Roccatano also discloses each processor having local memory of up to 4 megabytes, similar to the local memory in Splash2. Even if Roccatano did not require multiple processors, it still would be ambiguous whether the processors stored intermediate results in this available local memory, which would have been expected in the prior art at the time of the invention to smooth over at least the timing problems inherent in systolic systems. See EX2111¶¶210-220.

Other prior art - Gaudiot



- EX1010 Gaudiot prior art
- Not taught in Gaudiot

Other prior art - Gaudiot

- Neither the Petition nor the report of Petitioner's expert contain any argument or evidence that Gaudiot discloses two computational loops. 601 Petition at 52-53; EX1003¶¶195-201.
- Neither the Petition nor the report of Petitioner's expert contain any argument or evidence that Gaudiot discloses passing computed data seamlessly between two computational loops. 601 Petition at 52-53; EX1003¶¶195-201.
- Gaudiot discusses the broad data processing concepts with respect to systems with multiple processors, not systems having multiple processing elements on a single chip as claimed in the '324 Patent. 601 Petition at 52-53 (Petitioner admits "Gaudiot discloses a multiprocessor technique…"); see also EX1003¶195.

- Petitioner admits "Gaudiot discloses a multiprocessor technique...," not systems having multiple processing elements on a single chip as claimed in the '324 Patent. 601 Petition at 52-53; see also EX1003¶195.
- Petitioner and its expert try to combine the teachings of Gaudiot with Splash2 but do not discuss any of the above considerations that would be relevant to a POSITA. In fact, Petitioner's expert even failed to follow his own rubric for analyzing whether a POSITA would be motivated (or even consider it feasible) to modify any of the prior art as he proposes in his report to meet the claim limitations of the '324 Patent.



- EX1011 ChunkySLD prior art
- Not taught in ChunkySLD

- Petitioner argues that computational loops are disclosed in ChunkySLD, which "accumulates the partial products into a dot product of two column vectors [and t]he accumulation occurs for a number of time slots equal to the length of a template column." 602 Petition at 72; EX1003¶405.
- This is the same argument Petitioner advances for Splash2, where the "looping" is just to execute the code once for each piece of data. EX2111¶¶244-226.
- There is no disclosure of looping or repeating of a computation multiple times for each data until a condition is met or a number of repetitions has been satisfied, as required by the Board's claim construction and the '324 Patent. EX2111¶¶224-226.

 ChunkySLD discloses that the summation result from a processing element must be held in storage for at least one extra time step before being passed to the next processing element.
 EX1011 at Fig. 5; EX2111¶¶210-219.

	Template	Image
T P1 P2 P3 O		
1 1/0 X X		
2 0/0 (1/1) X		
3 .00 01 1/0	P1 P2 P3	
4 0/0 (0/1) 0/0	Dival	1 4 7 10 13 16 19
5 0/0 (0/0) (0/0)	load order	2 5 8 11 14 17 20
6 (1/1) (0/0) 0/1		3 6 9 12 15 18 21
7 1/0 (1/1) 0/1		
8 1/0 (1/2) (1/2)	Break between	
9 (1/1) (1/3) 1/1	columns pixel	shifts Pixel in current sum
10 0/0 (1/4) 1/1		1 militaria
11 0/0 0/1 (1/2) 2		
12 (1/1) (0/1) 0/4	10 00	
13 0/0: (1/2) 0/4		
14 1/0 (0/1) (1/5) 5	11 0/0	Kan (in)
15 . (0/0) (1/2) 0/2		
16 0/0: 0/2 1/2	12 1/1	
17 1/0 (0/0) (0/2) 2		0/1 0/4
18 (0/0) (1/1) 0/2	partial sum	
19 1/0: (0/1) 1/2	shifts	shifted out
20 0/0 (1/1) (0/2) 2	\bigcap	
21 (0/0) (0/1) 1/1	Pixel is summ	ned in at these points
22 (0/1) 0/1	T - clock cycle	O - Output
23 (0/1) 1	<u> </u>	
Figure 5:	Example Column	Sum.

• Petitioner's expert also admits ChunkySLD requires this delay in transferring between processing elements. EX1003¶¶389-390;

389. In the first three time slots, cell P1 calculates the dot product of the column P1 of the template with the first column of the image. This is the dot product of (0,0,1) with (1,0,0).
390. At time 4 the saved partial product from time 3 is passed from cell P1 to cell P2. In the meantime, cell P2 operates similarly to cell P1, but is delayed by one cycle and uses column P2 of the template instead of column P1. Thus, at times 2 through 4, cell P2 calculates the dot product of column 1 of the image (1,0,0)

• EX2064 at 194:24-195:4

24 Q. Okay. Okay. Okay. So that I -- I
25 am reading that right, that the
2 time step to -- to I guess move across that
3 break between the columns?
4 A. Right.

- ChunkySLD is simply an algorithm deployed on Splash2, and therefore the same ambiguity present in Splash2 is also present for other deployments of the same platform. EX1011 at 195; see EX2111¶¶210-219.
- At best, ChunkySLD is ambiguous where this result is stored while waiting multiple time steps to be passed to the next processing element.
- Thus, similarly with Splash2, it is equally, if not more, plausible to interpret ChunkySLD as disclosing the need to store results in memory, for example in the local memory attached to the FPGA, to account for the timing issues above. See EX2111¶¶210-220.

Other prior art - Jeong

VERY INTE	GRATI	E SCA ON (VI	LE .SI) S	YSTEMS	5
INTE	GRATI	ON (VI	SI) S	YSTEMS	5
A JOINT PUBLIC	ATION OF THE IEEE CI THE IEEE CO THE IEEE SC	DESTATE CIRCUITS			
JUNE 1997	VOLUME 5	NUMBER 2	IEVSE9	(ISSN 1063-8210)	
APERS					
WPERS Supelined H-Trees fo	* High-Speed Clocking of	Large Integrated System	s in Presence of P	rocess Variations	161
APERS Spelined H-Trees fo	# High-Speed Clocking of	Large Integrated System	s in Presence of Pr M. Nr. R. M. Chau, K. J	rocess Variations	161
APERS Apelined H-Trees for Scheduling Tests for Henrichical Intercor	ir High-Speed Clocking of VI.SI Systems Under Pow	Large Integrated System or Constraints	s in Presence of P 	rocess Variations ckili, G. Bois, and Y. Savaria K. Salaja, and V. D. Agrawai J. T. Lei and P. T. Wing	161 175 186
APERS Apelined H-Trees for Scheduling Tests for Benarchical Intercon Initiable Scheduling	r High-Speed Clocking of VLSI Systems Under Pow meeting Structures for Fiel and Allocation for Minim	Large Integrated System or Constraints of Programmable Cate A Sizing System Cycle Tim	s in Presence of P M. N. R. M. Chau, K. I Tays	cocess Variations	161 175 186 197
APERS Pipelined H-Trees for Scheduling Tests for Bierarchical Intercoor Juitable Scheduling T.SI Array Algoriti	r High-Speed Clocking of VLSI Systems Under Pow meeton Structures for Field and Allocations for Milm ms and Architectures for F	Large Integrated System or Constraints of Programmable Cate A izing System Cycle Tin SA Modular Multiplica	s in Presence of P M. N. R. M. Chau, K. I Tays S. S. Jon F.	rocess Variations ekili, G. Boix, and Y. Savaria K. Saluja, and Y. J. Agenseai X. T. La and P. T. Wang CY. Huang and W. H. Wolf J. Jeong and W. P. Burkson	161 175 186 197 211
APERS 'pelined H-Trees for icheduling Tests for limitathe Scheduling T-SL Armsy Algoriti An Architectural Co	# High-Speed Clocking of VLSI Systems Under Pro- metting Structures for Fish and Allocation for Mirlin rms and Architectures for Synthesis Agentifun for D	Large Integrated System or Constraints of Programmable Cate A traing System Cycle Tim SSA Modular Multiplica SSA Modular Multiplica Siribiused, Embedded C	s in Presence of P 	rocess Variations ckili, G. Boix, and Y. Savaria K. Saluja, and V. D. Agrawai X. T. Lei and P. T. Wolf L. Jeong and W. P. Bulenson W. H. Welf W. H. Welf	161 175 186 197 211 218
WPERS Spellined H-Trees for ficenchical Inserce of the spectral spectral minishie Scheduling TLSI Array Algorid In Architectural Co	r High-Speed Clocking of VL31 Systems Under Pow meeting Structures for Fiel and Allocation for Minim mas and Architectures for F -Symbosis Algorithm for D	Large Integrated System er Constraints d Programmable Cinte A tärgi System Cycle Tim SSA Modular Multiplica isirribused, Embedded C	s in Presence of P <i>R</i> M Chou, <i>K</i> I rays s S ion <i>V</i> - mputing Systems	oogeess Variations kill, G. Bois, and Y. Savaria X. Saluja, and V. D. Agrensul Y. T. Lai and P. T. Wang C. T. Huang and W. H. Woff J. Jeong and W. P. Burleson W. H. Woff	161 175 186 197 211 211 218
APERS Applined H-Trees for icheduling Tests for feranchical Intercou- nitiable Scheduling 7.51 Array Algonti An Architectural Co EANSACTIONS BRIE	r High-Speed Clocking of VLSI Systems Under Pro- meticing Structures for Field e and Allocation for Minhm ms and Architectures for F -Synthesis Algorithm for D IS	Large Integrated System or Constraints J Programmable Cate A traing System Cycle Tim SSA Modular Multiplica jsirribuad, Embedded C	s in Presence of P M. N R. M. Chou, K. I trays s. S. ion K- mputing Systems	rocess Variations kkil, G. Bois, and Y. Savaria K. Shalia, and V. D. Agravad Y. T. Lai and P. T. Warg CY. Huang and W. H. Wolf J. Jeong and W. P. Burleson W. H. Wolf	161 175 186 197 211 218
APERS Expelined H-Trees for initiaties contraction of the initiaties Scheduling In Architectural Co TANSACTIONS BRIE TLSI Compressor D TANSACTIONS BRIE TLSI Compressor D	or High-Speed Clocking of VLSI Systems Under Pro- maction Structures for Fish e and Allocation for Minhm ms and Architectures for F -Synthesis Algorithm for D rs esign with Applications to eno of Mathies Leven Do	Large Integrated System or Constraints d'Programmable Cate A järig System Cycle Tim SA Modular Multiplica järirbuued, Embedded C Digital Neural Networks sin Errors in Digenst D	s in Presence of P 	rocess Variations kili, G. Bois, and Y. Savaria K. Salija, and V. D. Agravsil X. T. Lai and P. T. Wang CY. Huang and W. H. Wolf J. Zhang and M. 4 Elmary	161 175 186 197 211 218 230
APPERS Pipelined H-Trees for bienechical Intercor Juliable Scheduling As Array Algorid An Architectural Co RANNACTIONS BUE 7LSI Compressor D Diagnosis and Corra	or High-Speed Clocking of VL31 Systems Under Pow metton Structures for Field and Allocation for Milin tims and Architectures for -Synthesis Algorithm for D 15 esgn with Applications to eign of Multiple Logic De	Large Integrated System er Constraints d'Pogrammable Cate A tizing System Cycle Tiu SSA Modular Multiplica Sistributed, Embedded C Digital Neural Network sign Errors in Digital C	s in Presence of P M. N. R. M. Chou, K. I Tays S. Jon	rocess Variations ekili, G. Boix, and Y. Savaria K. Saluja, and V. D. Agrawai , Y. L. Kai and P. T. Wolf J. Jeong and W. P. Burleson 	161 175 186 197 211 218 230 233
WPERS hypelined H-Trees for femerical Instruc- initiable Scheduling TLSI Array Algorid hn Architectural Co- TANNACTONS BER FLSI Compressor D Jagnosis and Corre Pestgn of a 32 b M	or High-Speed Clocking of VLSI Systems Under Pow netton Structures for Fiel and Allocation for Milm mm and Architectures for -Synthesis Algorithm for D PS esign with Applications to clon of Multiple Logic De audithic Microprocessor B	Large Integrated System or Constraints d Programmable Case A tring System Cycle Tiu SSA Modular Multiplic Spiriblund, Embedded C Digital Neural Network sign Errors in Digital C Digital Neural Networks	s in Presence of P 	toteess Variations kill, G. Bois, and Y. Savaria K. Shajar, and Y. Savaria Y. T. Lai and P. T. Wang C. T. Huang and W. H. Wolf J. Jeong and W. P. Barleson W. H. Wolf D. Zhang and M. I. Elmasry nerold) Chung and I. N. Haji	161 175 186 197 211 218 230 233
APERS Vipelined H-Trees for initiable Scheduling Tests for fearachical Intercon Initiable Scheduling Scheduling Tests and Comp RANSACTIONS BRIE 7LSI Compressor D Diagnosts and Comp Restrant of a 32 b M	or High-Speed Clocking of VLSI Systems Under Pos- meeting Structures for Field and Allocation for Milim ma and Architectures for -Synthesis Algorithm for D rs esign with Applications to etion of Multiple Logic De paolithic Microprocessor B	Large Integrated System or Constraints of Programmable Clate A tizing System Cycle Tin SSA Modular Multiplica System Cycle Tin SSA Modular Multiplica System Errors in Digital C Digital Neural Network sign Errors in Digital C cR. V. Ton, K. I	s in Presence of P M. Nr. R. M. Chou, K. I Tay S. S. S. Son V. Son V. S. Son	rocess Variations	161 175 186 197 211 218 230 233 238
APERS "pelined H-Trees for Scheduling Tests for biniship Scheduling Astronomic Scheduling Astronomic Scheduling TASI Compressor ID Stagnosis and Corre Palings of a 32 b Ma Correction to "Corr	or High-Speed Clocking of VL31 Systems Under Pow neeting Structures for Fiel and Allocation for Minim runs and Architectures for F -Synthesis Algorithm for D FS esign with Applications to etion of Multiple Logic Do sublithe Microprocessor Bi- rut-Flow Versus Data-Pio	Large Integrated System or Constraints of Programmable Cate A triang System Cycle Tin SSA Modular Multiplica isirributed, Embedded C Digital Neural Network sign Errors in Digital C ased on GaAs HMESPF C.K. V. Tito, K. J we-Based Scheduling: (s in Presence of P M. N. R. M. Chou, K. I Tays S. ion L. mputing Systems P. Y. (En I Technology orabining Bob J	rocess Variations	161 175 186 197 211 218 230 233 238
WPERS Wreating H-Trees for herenchical Instead initiable Scheduling TLSI Array Algorith In Architectural Co TANSACTIONS BRIE TLSI Compressor D isognosis and Corre Design of a 32 b Mi Correction to "Con Scheduling System	or High-Speed Clocking of VLSI Systems Under Pow nanetion Structures for Field and Allocation for Milm mm and Architectures for -Synthesis Algorithm for D PS esign with Applications to clon of Multiple Logic De naolithic Microprocessor Bis real-Flow Versus Data-Flo e ⁶	Large Integrated System or Constraints of Programmable Cane A traing System Cycle Tim System Cycle Tim System Constraints (stributed, Embedded C Digital Neural Network sign Errorts in Digital C Digital Neural Network sign Errorts in Digital C Digital Neural Network Digital Schedaling (<i>K-K V Tren, K L</i>)	s in Presence of P 	receess Variations	161 175 186 197 211 218 230 233 238 243
APERS Appelined H-Trees for icheduling Tests for initiable Scheduling TESI Array Algorid In Architectural Co TANNACTIONS HERE TLSI Compresson O Tanna Compression O Tanna Compression O Compression of Comparison Control on Control on Comparison Control on Control on Comparison Control on Control on Comparison Control on Control on	or High-Speed Clocking of VLSI Systems Under Pou meetion Structures for File and Allocation for Milm tms and Architectures for F -Synthesis Algorithm for D rs esign with Applications to cition of Multiple Logic Do analithic Microprocessor Bi trol-Flow Versus Data-Flo P	Large Integrated System or Constraints of Programmable Cate A Järing System Cycle Tim SA Modular Multiplica Istributed, Embedded C Digital Neural Network sign Errors in Digital C Digital Neural Network sed on GaAs HMESPE C-K.V. Tion, K. I w-Based Scheduling, (s in Presence of P M. N. R. M. Chou, K. I Tay 2 Son mouting Systems remits 	rocess Variations	161 175 186 197 211 218 230 233 238 243
APPERS "pelined H-Trees for Scheduling Tests for benchical Intercor mitable Scheduling Scheduling System TLSI Compressor D Sagnosis and Corror Scheduling System ALLS FOR PAPERS	or High-Speed Clocking of VL31 Systems Under Pow nanetion Structures for Field and Allocation for Milin ims and Architectures for -Synthesis Algorithm for D rs esign with Applications to etion of Multiple Logic Do apolithic Microprocessor Bi- tral-Flow Versus Data-Flo t".	Large Integrated System er Cotstraints d'Pogrammable Cate A tzing System Cycle Tiu SSA Modular Multiplica Sistributed, Embedded C Digital Neural Network sign Errors in Digital C ased on GaAs HMESPF C-K V Tron, K I wo-Based Schednling (s in Presence of P M. N. R. M. Chou, K. I Tays S. S. Jon L. Markowski, M. J. Grady, Creatis P. Y. (En Technology musis, H. J. Grady, Sergamarchi, S. Re	rocess Variations. ekili, G. Bois, and Y. Savaria K. Saluia, and V. D. Agrawai Y. T. Loit and P. T. Worg CY. Huarg and W. P. Burleson 	161 175 186 197 211 218 230 233 238 243
WPERS Projectional H-Trees for terrarchical Instead of the scheduling FLSI Array Algorith in Architectural Co- TANSACTIONS BRIE TLSI Compressor Di Sansaction to "Con Scheduling System ALLS FOR PAPERS terrartional Conference	or High-Speed Clocking of VLSI Systems Under Pow natetion Structures for Field and Allocation for Minim hims and Architectures for Fi- -Synthesis Algorithm for D PS esign with Applications to clino of Multiple Logic De natellific Microprocessor Bi- rrol-Flow Versus Data-Flo of	Large Integrated System or Constraints of Programmable Cane A traing System Cycle Tim System Cycle Tim System Cycle Tim System Constant Multiplica System Constant Multiplica Digital Neural Network System Constant Digital C Digital Neural Network System Constant Digital Neural Network C. K. V. Tren, K. L Wo-Based Scheduling: C R. A	s in Presence of P 	rocens Variations	161 175 186 197 211 218 233 233 238 244 244

- EX1061 Jeong prior art
- Not taught in Jeong

- Petitioner argues that computational loops are disclosed in Jeong to perform "modular multiplication." 601 Petition at 72-73; EX1003¶¶451-452.
- Jeong describes this modular multiplication algorithm as an iterative procedure which performs a single summation from i=0 to n-1 (the equivalent number of iterations as going from 1 to n). EX1061 at 212; EX2111¶¶227-230.

Now we describe the general modular multiplication algorithm using the modulo during multiplication approach. Given any two n-bit integers, A and B, and the n-bit modulus C, where (C > A, B), the modular multiplication can be described by an iterative procedure using Horner's rule

$$AB \mod C = A \cdot \sum_{i=0}^{n-1} b_i 2^i \mod C$$

= $((\cdots (b_{n-1}A)2 + b_{n-2}A)2$
 $+ \cdots + b_1A)2 + b_0A) \mod C.$ (2)

We can describe (2) in a recursive form as follows:

$$P_0 = 0$$

 $P_i = 2P_{i-1} + b_{n-1}A \mod C$ (3)

and P_n is the final result. Using (1) and (3), we will derive two different bit-level array structures.

- Jeong even teaches to "precalculate the Kh's instead of adding K multiple times" due to limitations on the number of allowable operands. EX1061 at 213; EX2111¶¶227-230.
- This is the same argument Petitioner advances for Splash2, where the "looping" is just to execute the code once for each piece of data. EX2111¶¶227-230.
- There is no disclosure of looping or repeating of a computation multiple times for each data until a condition is met or a number of repetitions has been satisfied, as required by the Board's claim construction and the '324 Patent. EX2111¶¶195, 230.

 Jeong discloses algorithms that require multiple inputs from neighboring nodes and also sends outputs to multiple neighboring nodes. EX1061 at Fig. 2(a), Fig. 3. Thus, the timing considerations for the algorithms in Jeong are escalated in comparison to Splash2.



• EX1061 at 214.

- Splash2 is a linear system, requiring any implementations to be carefully planned to fit within the limited construction of Splash2. EX1011 at 194-197.
- Jeong discloses a non-linear system that cannot be deployed linearly, as shown below:



• EX1061 at 214.

Obviousness

D. The Objective Indicia in this Case Indicate Nonobviousness
Evidence of "objective indicia of non-obviousness" is relevant to whether an invention is obvious over the prior art. Graham, 383 U.S. at 17-18; see also, e.g., World Bottling Cap, LLC v. Crown Packaging Technology, Inc., IPR2015-01651, Paper 34 (P.T.A.B. Jan. 19, 2017). In fact, "[s]econdary considerations can be the most probative evidence of non- obviousness in the record, and enables the court to

121

avert the trap of hindsight." Crocs, Inc. v. International Trade Commission, 598 F.3d 1294, 1310 (Fed. Cir. 2010) (emphasis added, internal quotes omitted); see also Nike Inc. v. Adidas AG, 812 F.2d 1326, 1339 (Fed. Cir. 2016) (objective indicia "may often be the most probative and cogent evidence in the record."). Evidence of secondary considerations "is not just a cumulative or confirmatory part of the obviousness calculus but constitutes independent evidence of non-obviousness." Ortho-McNiel Pharm., Inc. v. Mylan Labs., Inc., 520 F.3d 1358, 1365 (Fed. Cir. 2008). Evidence of secondary considerations "must always when present be considered en route to a determination of obviousness...[and i]t is to be considered as part of all the evidence, not just when the decision maker remains in doubt after reviewing the art." In re Cyclobenzaprine, 676 F.3d 1063, 1075-76 (Fed. Cir. 2012) (quoting Stratoflex, Inc. v. Aeroquip Corp., 715 F.2d 1530, 1538-39 (Fed. Cir. 1983). Various objective indicia of nonobviousness are supported and corroborated by evidence submitted by DirectStream. Once DirectStream is able to show a sufficient nexus between the indicia and the patented invention, the burden shifts back to Petitioner to prove that the indicia was due to other factors extraneous to the patented invention. J.T. Eaton & Co., Inc. v. Atlantic Paste & Glue Co., 106 F.3d 1563, 1571 (Fed. Cir. 1997); Apple Inc. v. Sightsound Techs., LLC, CMB2013-00023 Paper 101 at 43 (P.T.A.B. Oct. 7, 2014).

C. The Objective Indicia in this Case Indicate Nonobviousness Finally, DirectStream asserts that its alleged inventions are supported by objective indicia of nonobviousness, Response, 120-25, but nowhere does it tie

these supposed objective considerations to the claims, let alone to the putatively

52

IPR2018-01601, -01602, -01603 (U.S. Patent No. 7,225,324)

novel elements of the claims, as required by the law. See Polaris Indus., Inc. v.

Arctic Cat, Inc., 882 F.3d 1056, 1072-73 (Fed. Cir. 2018).

Long-Felt Need



UNITED STATES PATENT AND TRADEM

BEFORE THE PATENT TRIAL AND APP

MICROSOFT CORPORATION

Petitioner,

DIRECTSTREAM, LLC, Patent Owner.

IPR2018-01594 (Patent 6,434,687) IPR2018-01599 (Patent 6,076,152) IPR2018-01600 (Patent 6,247,110) IPR2018-01601 (Patent 7,225,324) IPR2018-01602 (Patent 7,225,324) IPR2018-01603 (Patent 7,225,324) IPR2018-01605 (Patent 7,620,800) IPR2018-01606 (Patent 7,620,800) IPR2018-01607 (Patent 7,620,800)

DECLARATION OF DR. TAREK EL-G

28. By the early to mid-2000s, a few parallel computing systems with FPGAs supported by HPC vendors started to emerge, with the first ones being SRC and Starbridge. In 2002, and under a contract from the NSA LUCITE program, I led a team of multiple universities to study this emerging High-Performance Computing Technology (HPRC) with focus on SRC and Starbridge. The team included GW (Myself), GMU (Dr. Gaj) and USC (Dr. Buell). While the team had difficulties with the Starbridge product, the team was very satisfied with the initial tested machine from SRC, the SRC 6E. Eventually, Starbridge went out of business while SRC introduced its SRC 6 follow up. With the good experience from the SRC 6E in total productivity (performance plus user experience), the NSA and the team made the decision to purchase and continue further research investigations with the SRC 6. The

PATEN

PATENT OWNER DIRECTSTREAM, LLC EX. 2164, p. 10

Teaching Away / Skepticism

<pre>1 Gases, but talking to customers, reading 2 publications, this is, this is all part of that 3 strement and trademark office 3 computing states partner and trademark office 3 computing back at the time, pre-December '97, 4 BEFORE THE PATENT TAIL AND AFFAL BOARD 4 Computing back at the time, pre-December '97, 4 BEFORE THE PATENT TAIL AND AFFAL BOARD 5 Computing world viewed the advantages and 4 disadvantages of FFGAS? 5 Case IFFAD18-01569 (Patent 6,076,152) 14 Case IFFAD18-01569 (Patent 6,076,152) 15 Case IFFAD18-0160 (Patent 6,247,110) 16 Case IFFAD18-0160 (Patent 6,247,110) 17 VIDED DEFOSITION OF SITEMEN M. TRIMERGER, Ph.D. 18 Washington, D.C. 19 Fiday, June 7, 2019, 9:00 a.m. 21 2 22 23 23 24 25 25 25 25 25 25 25 25 25 25 25 25 25</pre>			20	A Could be. I don't recall any specific
<pre>Fage 1 STEPHEN M. TRIBEBAGER, Ph.D. UNITED STATES FATERT AND TRADEBARK OFFICE UNITED STATES OFFICE UNITED STATES FATERT AND TRADEBARK OFFICE UNITED STATES OFFICE AND TRADEBARK OFFICE UNITED STATES UNITED STATES OFFICE UN</pre>			21	cases, but talking to customers, reading
 STEPHEN M. TRIMEBORE, Ph.D. UNITED STATES PATENT AND TRADEMARK OFFICE DEFORE THE FATENT TRIAL AND APPEAL BOARD MICROSOFT CORFORATION, Petitioner, NICROSOFT CORFORATION, Petitioner, O DIRECTSTREA, LLC, Batent Owner. Case IFR2018-01599 (Ratent 6,076,152) Case IFR2018-01600 (Fatent 6,247,110) Case IFR2018-01600 (Fatent 6,247,110) Case IFR2018-01600 (Fatent 6,247,110) Triday, June 7, 2019, 9:00 a.m. Stepsted by: Lawrie Donovan, RER, CER, CER Job Number 161500 Reported by: Lawrie Donovan, RER, CER, CER TOTApenga. Wanks #1700500 			22	publications, this is, this is all part of that
 1 UNITED STATES AND TRADEWORK PTICE 2 UNITED STATES AND TRADEWORK OFFICE 3 INTEGENT TRIAL AND AFFEAL BOARD 4 DEFORE THE EATENT TRIAL AND AFFEAL BOARD 5		Page 1	23	activity.
<pre>3</pre>	2	INITED STATES PATENT AND TRADEMARK OFFICE	24	Q Okay. So then what was your
<pre># BEFORE THE PATENT TRIAL AND APPEAL BOARD # # DIFECTST CREPGRATION, # DIFECTST CORPORATION, # DIFECTST CONTACT # DIFECTS CONTACT # DIFECTS CONTACT # DIFECTS CONTACT # DIFECTST CONTACT # DIFECTS # DIFECTS CONTACT # DIFECTS #</pre>	3		25	understanding back at the time, pre-December '97,
 ⁵ ⁶ ⁷ MICROSOFT CORPORATION, ⁹ Petitioner, ⁹ Vs. ¹ STEPHEN M. TRIMBERGER, Ph.D. ² of the ways in which folks in the high performance ² computing world viewed the advantages and ⁴ disadvantages of FPGAs? ⁵ A So again I think we need to make a ⁶ distinction here, and it's, and it's very relevant ⁶ to, to the time frame we're talking about. In ⁶ the, in the 1990s, people in high performance ⁶ computing, people who were doing, seriously doing ¹⁶ high performance computing did not use FPGAs. ¹³ So if you're saying, well, you know, how ¹⁴ Job Number 161500 ¹⁵ Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR ¹⁶ To Reported by: Laurie Donovan, RFR, CRR, CSR 	4	BEFORE THE PATENT TRIAL AND APPEAL BOARD	_	
 A MIGROSOFT CORPORATION, Betitioner, Va. DIRECTSTREAM, LLC, Patent Owner. Case IFR2018-01599 (Patent 6,076,152) Case IFR2018-01600 (Patent 6,247,110) So If you're saying, well, you know, how Would the people who were doing, seriously doing High Performance computing did not use FPGAs. So If you're saying, well, you know, how Would the people building the fastest computers Have viewed FPGAs, they would have viewed them I would the people building the fastest computers Have viewed FPGAs, they would have viewed them I would the people building the fastest computers Have viewed FPGAs, they would have viewed them I would the people building the fastest computers Have viewed FPGAs, they would have viewed them I would the people building the fastest computers Have viewed FPGAs, they would have viewed them I would the people building the fastest computers Have viewed FPGAs, they would have viewed them I would the people building the fastest computers Have viewed FPGAs, they would have viewed them I would the people building the fastest computers Have viewed FPGAs, they would have viewed them I performance computies of the day except in among He academic community, and that's the, the Community we're, we're seeing exposure to, and a few, a few targeted research sites. 	5		_	
7 MICROSOFT CORPORATION, 8 Petitioner, 9 Va. 10 DIPECISTERMA, LUC, 11 Patent Owner. 12	6		1	CHEDURN M TOTMBEDCED D. D.
 Petitioner, Petitioner, Or the Ways in Which Forks in the high performance computing world viewed the advantages and disadvantages of FPGAs? A So again I think we need to make a distinction here, and it's, and it's very relevant case IFR2018-01600 (Patent 6,047,110) Case IFR2018-01600 (Patent 6,247,110) Case IFR2018-01600 (Patent 6,247,110) Case IFR2018-01600 (Patent 6,247,110) Mashington, D.C. Friday, June 7, 2019, 9:00 a.m. So if you're saying, well, you know, how Would the people building the fastest computers have viewed FPGAs, they would have viewed them I wubmer 161500 Reported by: Laurie Donovan, RFR, CRR, CSR Tos Reports, Washaks BT-702480 the academic community, and that's the, the community we're, we're seeing exposure to, and a few, a few targeted research sites. 	7	MICROSOFT CORPORATION,		STEFREN M. TRIMBERGER, FR.D.
s vs. 10 DIRECTSTREAM, LLC, 11 Patent Owner. 12	8	Petitioner,	2	of the ways in which folks in the high performance
10 DIRECTSTREAM, LLC, 11 Patent Owner. 12	9	vs.	3	computing world viewed the advantages and
11 Patent Owner. 12	10	DIRECTSTREAM, LLC,	4	disadvantages of FPGAs?
 Gase IFR2018-01599 (Patent 6,076,152) Gase IFR2018-01600 (Patent 6,247,110) Case IFR2018-01600 (Patent 6,247,110) Washington, D.C. Washington, D.C. Friday, June 7, 2019, 9:00 a.m. So if you're saying, well, you know, how Would the people building the fastest computers Mave viewed FPGAs, they would have viewed them I would my, my understanding is they viewed I would my, my understanding is they viewed I would my, my understanding is they viewed I them largely irrelevant, and there's evidence for Ithat, that there just are not FPGAs in the high performance computers of the day except in among Ithe academic community, and that's the, the community we're, we're seeing exposure to, and a few, a few targeted research sites. 	11	Patent Owner.	5	A So again I think we need to make a
Case IFR2018-01599 (Patent 6,076,152) Case IFR2018-01600 (Patent 6,247,110) Mashington, D.C. Friday, June 7, 2019, 9:00 a.m. So if you're saying, well, you know, how Would the people building the fastest computers Now ould the people building the fastest computers Have viewed FPGAs, they would have viewed them I would my, my understanding is they viewed I would my, my understanding is they viewed Them largely irrelevant, and there's evidence for I that, that there just are not FPGAs in the high performance computers of the day except in among It academic community, and that's the, the Community we're, we're seeing exposure to, and a few, a few targeted research sites.	12		6	distinction here, and it's, and it's very relevant
 Case IRR/DIF-OIE00 (Patent 6,247,110) Is Intermediate Strength (Patent 6,247,110) VIDEO DEPOSITION OF STEPHEN M. TRIMBERGER, Ph.D. Washington, D.C. Friday, June 7, 2019, 9:00 a.m. So if you're saying, well, you know, how So if you're saying, well, you know, how would the people building the fastest computers have viewed FPGAs, they would have viewed them I would my, my understanding is they viewed them largely irrelevant, and there's evidence for them largely irrelevant, and there's evidence for that, that there just are not FPGAs in the high performance computers of the day except in among the academic community, and that's the, the community we're, we're seeing exposure to, and a few, a few targeted research sites. 	13	Case IPR2018-01599 (Patent 6,076,152)	7	to, to the time frame we're talking about. In
Number 161500 Number 161500 No Number 161500 No Reported by: Laurie Donovan, RFR, CRR, CSR No Reported by: Laurie S77-702-950 No Reported by: Laurie S77-702-950 No Reported computing S77-702-950 <td>14</td> <td>Case IPR2018-01600 (Patent 6,247,110)</td> <th>8</th> <td>the in the 1990s people in high performance</td>	14	Case IPR2018-01600 (Patent 6,247,110)	8	the in the 1990s people in high performance
 VIDEO DEPOSITION OF STEPHEN M. TRIMBERGER, Fh.D. Washington, D.C. Friday, June 7, 2019, 9:00 a.m. So if you're saying, well, you know, how Would the people building the fastest computers have viewed FPGAs, they would have viewed them I would my, my understanding is they viewed them largely irrelevant, and there's evidence for that, that there just are not FPGAs in the high performance computers of the day except in among the academic community, and that's the, the community we're, we're seeing exposure to, and a few, a few targeted research sites. 	16			che, in the 1990, people in high periormanee
 Washington, D.C. Friday, June 7, 2019, 9:00 a.m. So if you're saying, well, you know, how would the people building the fastest computers have viewed FPGAs, they would have viewed them I would my, my understanding is they viewed them largely irrelevant, and there's evidence for that, that there just are not FPGAs in the high performance computers of the day except in among the academic community, and that's the, the community we're, we're seeing exposure to, and a few, a few targeted research sites. 	17	VIDEO DEPOSITION OF STEPHEN M. TRIMBERGER, Ph.D.		computing, people who were doing, seriously doing
Friday, June 7, 2019, 9:00 a.m. Would the people building the fastest computers Anve viewed FPGAs, they would have viewed them Would the people building is they viewed Have viewed FPGAs, they would have viewed them I would my, my understanding is they viewed I would my, my understanding is they viewed I would my, my understanding is they viewed I would there just are not FPGAs in the high Friday would have except in among I would the academic community, and that's the, the I community we're, we're seeing exposure to, and a I community we're, we're seeing exposure to, and a I community we're, we're seeing exposure to, and a I few, a few targeted research sites.	18	Washington, D.C.	10	high performance computing did not use FPGAs.
20 21 22 23 24 Job Number 161500 25 Reported by: Laurie Donovan, RFR, CRR, CSR 12 Would the people building the fastest computers 13 have viewed FPGAs, they would have viewed them 14 I would my, my understanding is they viewed 15 them largely irrelevant, and there's evidence for 16 that, that there just are not FPGAs in the high 17 performance computers of the day except in among 18 the academic community, and that's the, the 19 community we're, we're seeing exposure to, and a 20 21 22 23 24 Job Number 161500 25 Reported by: Laurie Donovan, RFR, CRR, CSR 19 community we're, we're seeing exposure to, and a 20 20 21	19	Friday, June 7, 2019, 9:00 a.m.	11	So if you're saying, well, you know, how
and an and a set of the set of	20		12	would the people building the fastest computers
If would my, my understanding is they viewed Job Number 161500 Reported by: Laurie Donovan, RFR, CRR, CSR TSGReporting-Worldwide 877-702-9580 If would my, my understanding is they viewed If them largely irrelevant, and there's evidence for If the academic computers of the day except in among If the academic community, and that's the, the If community we're, we're seeing exposure to, and a If few, a few targeted research sites.	21		13	have viewed FPGAs, they would have viewed them
23 24 Job Number 161500 25 Reported by: Laurie Donovan, RFR, CRR, CSR 15 them largely irrelevant, and there's evidence for 16 that, that there just are not FPGAs in the high 17 performance computers of the day except in among 18 the academic community, and that's the, the 19 community we're, we're seeing exposure to, and a 20 few, a few targeted research sites.	22		14	I would my, my understanding is they viewed
<pre>24 Job Number 161500 25 Reported by: Laurie Donovan, RFR, CRR, CSR I6 that, that there just are not FPGAs in the high 17 performance computers of the day except in among 18 the academic community, and that's the, the 19 community we're, we're seeing exposure to, and a 20 few, a few targeted research sites.</pre>	23		15	them largely irrelevant, and there's evidence for
25 Reported by: Laurie Donovan, RPR, CRR, CSR TSG Reporting-Worldwide 877-702-9580 17 performance computers of the day except in among 18 the academic community, and that's the, the 19 community we're, we're seeing exposure to, and a 20 few, a few targeted research sites.	24	Job Number 161500	16	that there just are not FDGAs in the high
TSG Reporting- Worldwide 877-702-9580 18 the academic community, and that's the, the 19 community we're, we're seeing exposure to, and a 20 few, a few targeted research sites.	25	Reported by: Laurie Donovan, RPR, CRR, CSR	17	rentermanage computers of the day exact in among
18 the academic community, and that's the, the 19 community we're, we're seeing exposure to, and a 20 few, a few targeted research sites.		TSG Reporting - Worldwide 877-702-9580	1/	performance computers of the day except in among
 19 community we're, we're seeing exposure to, and a 20 few, a few targeted research sites. 			18	the academic community, and that's the, the
⁽²⁰⁾ few, a few targeted research sites.			19	community we're, we're seeing exposure to, and a
			20	few, a few targeted research sites.

			Page 1
1			
2	UNITED STATES PATENT AND	TRA	DEMARK OFFICE
3	BEFORE THE PATENT TRIAL	AND	APPEAL BOARD
4			
-	MICROSOFT CORPORATION,)	
5)	
c	Petitioner,)	
0)	IPR 2018-01594
-)	
1	vs.)	Patent 6,434,687
)	
0	SAINT REGIS MOHAWK TRIBE,)	
0)	
2	Patent Owner.)	
10		x	
11			
12			
13			
14	VIDEOWARED DEPOSITION OF HAD	POT	S STONE DO D
15	Bellevie Was	hing	ton
16	Thursday May	30	2019
17	Inalbaal, haj	,	
18			
19			
20			
21			
22			
23	Reported by:		
24	Connie Recob, CCR 2631, RMR	, CR	R
25	JOB NO. 160990		
	TSG Reporting - Worldwide	8	377-702-9580

EX. 2066, p. 1

Page 1	.68	Page 169
1 HAROLD S STONE Ph D	1	HAROLD S STONE Ph D
2 I want to have you do is kind of walk through	h 2	FPGA would include disadvantages, right?
3 with me: Imagine this is a person of ordinar	v 3	A. If it's in the literature, if
4 skill in the art at the time of the invention	4	it's if it's part of the art, yes,
5 who's working at Google, let's say, so they	5	MR. HSU: Okay, All right, Let me
6 have familiarity with Google's web server far	rm. 6	introduce another exhibit here.
7 correct?	7	(Exhibit No. 2053 marked
8 A. Yes.	8	for identification.)
9 Q. That person would also be aware of	9	BY MR. HSU:
10 other I guess computer architectures, correct	2 10	Q. So this is marked Exhibit 2053. And
11 A. Yes.	11	do you see that on your screen?
12 Q. And is it your testimony that one of	12	A. I see that.
13 those would be an FPGA system?	13	Q. Okay. So this is an article titled:
14 A. Yes, because I have art that shows	14	"Improving Usability of FPGA-Based
15 that was there.	15	Reconfigurable Computers Through Operating
16 Q. And that would that person of	16	System Support," and has two authors, So and
17 ordinary skill in the art at the time of the	17	Brodersen.
18 invention also be aware of the limitations with	th 18	Do you see that?
19 FPGAs?	19	A. I see that.
20 A. All limitations, or some or I	20	Q. And this is from, it looks like the
²¹ mean, I he would be aware of FPGAs, he'd	lbe 21	University of California at Berkeley.
22 aware of the literature. That that's what	22	So in the abstract, that first
23 he's that's what that person skilled in the	23	paragraph, in the last sentence, do you see
24 art would know.	24	where it says: "The lack of common, intuitive
25 Q. And that that knowledge of the	25	operating system support, however, hinders
	T -	Dago 19
Page 179		Fage 15
HAROLD S. STONE, Ph.D.		HAROLD S. STONE, Ph.D.
2 THE WITNESS: The question is	2	THE WITNESS: I I believe that is
3 what, what is your question now?	3	the case, and the let me just say yes on
BY MK. HSU:	4	that.
 Q. Okay. So let me try again. 	5	BY MR. HSU:
 Would a person of ordinary skill in 	6	Q. And do you agree that in 2001. at
the art have known that FPGAs come with	7	the time of the invention, the FPGAs that were
architectural tradeoffs?	8	available did not have the canability of
A. Im Im Im certain	9	performing floating point operations?
that there's some tradeoffs that they would	10	A I den't have some on the Til
* Know about. I don't know if specifically		A. I don't know yes or no on that. I d
* these, but the answer is, yes, they would know	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Batto to Look
2 1 1 00	10	have to look.

Failure of Others / Commercial Success / Recognition / Praise

UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

MICROSOFT CORPORATION,

Petitioner,

DIRECTSTREAM, LLC, Patent Owner.

IPR2018-01594 (Patent 6,434,687 B1) IPR2018-01599 (Patent 6,076,152) IPR2018-01600 (Patent 6,247,110 B1) IPR2018-01601 (Patent 7,225,324 B2) IPR2018-01602 (Patent 7,225,324 B2) IPR2018-01603 (Patent 7,225,324 B2) IPR2018-01604 (Patent 7,421,524 B2) IPR2018-01605 (Patent 7,620,800 B2) IPR2018-01606 (Patent 7,620,800 B2)

DECLARATION OF DR. TAREK EL-GHAZAWI

24. I co-authored various papers on the topic and I am attaching to this declaration two that I co-authored with Dr. Buell (USC, and Project Manager of the Splash 2), Dr. Gai (GMU) and Dr. Kindratenko (UIUC). The first of those two papers [BUEL2007] is an introduction to the guest editors where the IEEE Computer Magazine. This simply establishes that even in 2007 this was a very hot topic and all contributions were valued. The article highlights the scalable SRC crossbar switch and indicates that when it comes to application development using the available commercial systems at the time, SRC provided a semi-integrated microprocessor-FPGA solution and where the hardware was side was developed still in C or FORTRAN dialect, while the rest of the vendors did not have an integrated system level solution and only addressed the FPGA side using third party FPGA only tools. The second paper, introduced a year later also by the four co-authors [El-GH2008] attempts to survey state of the art and assess where the industry and research stood at that time.

PATENT OWNER DIRECTSTREAM, LLC EX. 2164, p. 1

UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

MICROSOFT CORPORATION,

Petitioner,

v.

DIRECTSTREAM, LLC, Patent Owner.

IPR2018-01594 (Patent 6,434,687 B1) IPR2018-01599 (Patent 6,076,152) IPR2018-01600 (Patent 6,247,110 B1) IPR2018-01601 (Patent 7,225,324 B2) IPR2018-01602 (Patent 7,225,324 B2) IPR2018-01603 (Patent 7,421,524 B2) IPR2018-01605 (Patent 7,421,524 B2) IPR2018-01605 (Patent 7,620,800 B2) IPR2018-01607 (Patent 7,620,800 B2)

DECLARATION OF DR. TAREK EL-GHAZAWI

PATENT OWNER DIRECTSTREAM, LLC EX. 2164, p. 1 momentum in the High-Performance Reconfigurable Computing has risen then and traditional HPC companies like Silicon Graphics and Cray decided to join in the movement. The Cray solution was to buy an existing FPGA company and leverage their products, while the SGI Strategy was to build an FPGA board and integrated it their Altix product line. SRC commercial systems were ahead of the crowd for two reasons. First, for SRC, this was a core strategic product and nearly defining all what the company was focused on, and SRC as a commercial product for a highperformance reconfigurable computer was the first well integrated such system. Secondly, having come from a Vector Processing background (namely the Cray culture). SRC was very well positioned to bring to the table many ideas inspired by vector processing both on the side of code and architecture optimization. Examples of these are the development of the crossbar switch. The crossbar switch did not only connect the FPGA boards in a peer-to-peer fashion, but also provided connections to the modules of an interleaved shared memory subsystem much like a Cray vector architecture, and also added the microprocessor boards providing a great deal of flexibility. The support of such a large interleaved shared memory enables tackling much larger problems that go beyond embarrassingly parallel ones where all data can be kept local to the processor most of the time. The other high-performance computing companies on the other hand shortly abandoned their FPGA accelerated products and SRC continued down this path.

The Promise of **High-Performance Reconfigurable Compu**

Tarek El-Ghazawi, Esam El-Araby, and Miaoqing Huang, George Washington I Kris Gai, George Mason University Volodymyr Kindratenko, University of Illinois at Urbana-Champaign Duncan Buell, University of South Carolina

Several high-performance computers now use field-programmable gate arra coprocessors. The authors describe the two major contemporary HPRC archit the pros and cons of each using representative applications from remote sen dynamics, bioinformatics, and cryptanalysis.

n the past few years, high-performance computing cessor can configure or reconfi vendors have introduced many systems containing both microprocessors and field-programmable gate arrays. Three such systems-the Cray XD1, the SRC-6, and the SGI Altix/RASC-are parallel computers that resemble modern HPC architectures, with added FPGA chips. Two of these machines, the Cray XD1 and SGI Altix, also function as traditional HPCs without the reconfigurable chips. In addition, several Beowulf cluster installations contain one or more FPGA cards per node, such as HPTi's reconfigurable

RESEARCH FEATURE

cluster from the Air Force Research Laboratory. In all of these architectures, the FPGAs serve as coprocessors to the microprocessors. The main application executes on the microprocessors, while the FPGAs handle kernels that have a long execution time but lend themselves to hardware implementations. Such kernels are typically data-parallel overlapped computations that can be efficiently implemented as fine-grained architectures, such as single-instruction, multiple-data (SIMD) engines, pipelines, or systolic arrays, to name a few.

Figure 1 shows that a transfer of control can occur during execution of the application on the microprocessor, in which case the system invokes an appropriate architecture in a reconfigurable processor to execute the target operation. To do so, the reconfigurable pro- node of microprocessors and another of FPGAs. The

0018-9162/08/\$25.00 @ 2008 IEEE

Published by the IEEE Computer Society

HPRC ARCHITECTURAL TAXONOMY

Many early HPRC systems, such as the SRC-6E and the Starbridge Hypercomputer, can be seen as attached

processors. These systems were designed around one

fly," while the system's other pr

putations. This feature is usual

opers can create the hardware

description languages such as VI

systems allow the use of high-

SRC Computers' Carte C and

Accelerated Technologies' Imp

Mitrionics, and Celoxica's Ha

high-level graphical programm

such as Annapolis Micro System

Systems' Viva, Xilinx System Ge

Reconfigurable Computing Too

special issue on high-performa

puting for a good overview of

application-development tool

applications.

Readers should consult Co

reconfiguration.1 From an application developm

> PATENT OWNER DIRECTSTREAM, LLC EX. 2165, p. 2

February 2008 69

n the past few years, high-performance computing vendors have introduced many systems containing both microprocessors and field-programmable gate arrays. Three such systems—the Cray XD1, the SRC-6, and the SGI Altix/RASC—are parallel computers that resemble modern HPC architectures, with added FPGA chips. Two of these machines, the Cray XD1 and SGI Altix, also function as traditional



FPGA cards per node, such as HPTi's reconfigurable cluster from the Air Force Research Laboratory. In all of these architectures, the FPGAs serve as coprocessors to the microprocessors. The main application executes on the microprocessors, while the FPGAs handle kernels that have a long execution time but lend themselves to hardware implementations. Such kernels are typically data-parallel overlapped computations that can be efficiently implemented as fine-grained architectures, such as single-instruction, multiple-data (SIMD)

engines, pipelines, or systolic arrays, to name a few. Figure 1 shows that a transfer of control can occur during execution of the application on the microprocessor, in which case the system invokes an appropriate architecture in a reconfigurable processor to execute the target operation. To do so, the reconfigurable pro-

0018-9162/08/\$25.00 @ 2008 IEEE

Published by the IEEE Computer Society

applications.

February 2008 69

Mitrionics, and Celoxica's Handel-C. There are also

high-level graphical programming development tools

such as Annapolis Micro Systems' CoreFire, Starbridge

Systems' Viva, Xilinx System Generator, and DSPlogic's

Readers should consult Computer's March 2007

special issue on high-performance reconfigurable com-

puting for a good overview of modern HPRC systems,

application-development tools and frameworks, and

Many early HPRC systems, such as the SRC-6E and

the Starbridge Hypercomputer, can be seen as attached

processors. These systems were designed around one

node of microprocessors and another of FPGAs. The

Reconfigurable Computing Toolbox.

HPRC ARCHITECTURAL TAXONOMY

PATENT OWNER DIRECTSTREAM, LLC EX. 2165, p. 2





RPM

RP1

ses: (a) uniform node orm systems (NNUSs).

A representative example of the UNNS is the SRC-6/SRC-7, which consists of one or more general-purpose microprocessor subsystems, one or more MAP reconfigurable subsystems, and global common memory (GCM) nodes of shared memory space. These subsystems are interconnected through a Hi-Bar switch communication layer. The microprocessor boards each include two 2.8-GHz Intel Xeon microprocessors and are connected to the Hi-Bar switch through a SNAP interface. The SNAP card plugs into the dual in-line memory module slot on the microprocessor motherboard to provide higher

ble data transfer rates between the boards than the less efficient but common peripheral component interconnect (PCI) solution. The sustained transfer rate between a sor microprocessor board and the MAP processors is 1,400 uch vell Mbytes per second.

The MAP Series C processor consists of one control res e in FPGA and two user FPGAs, all Xilinx Virtex II-6000-4s. Additionally, each MAP unit contains six interleaved ous banks of onboard memory (OBM) with a total capacity ins of 24 Mbytes. The maximum aggregate data transfer rate troamong all FPGAs and OBM is 4,800 MBps. The user ern FPGAs are configured such that one is in master mode brm and the other is in slave mode. A bridge port directly conorm nects a MAP's two FPGAs. Further, MAP processors can be connected via a chain port to create an FPGA array.
Secondary Considerations

RESEARCH FEATURE

The Promise of **High-Performance Reconfigurable Con**

Tarek El-Ghazawi, Esam El-Araby, and Miaoqing Huang, Geo Kris Gaj, George Mason University Volodymyr Kindratenko, University of Illinois at Urbana-Champaign Duncan Buell, University of South Carolina

Several high-performance computers now use field-program coprocessors. The authors describe the two major contemporar the pros and cons of each using representative applications from dynamics, bioinformatics, and cryptanalysis.

n the past few years, high-performance computing cessor can config vendors have introduced many systems contain- fly," while the sy ing both microprocessors and field-programmable gate arrays. Three such systems-the Cray XD1, the SRC-6, and the SGI Altix/RASC-are parallel computers that resemble modern HPC architectures, with added FPGA chips. Two of these machines, the Cray XD1 and SGI Altix, also function as traditional HPCs without the reconfigurable chips. In addition, several Beowulf cluster installations contain one or more FPGA cards per node, such as HPTi's reconfigurable cluster from the Air Force Research Laboratory.

In all of these architectures, the FPGAs serve as coprocessors to the microprocessors. The main application executes on the microprocessors, while the FPGAs handle kernels that have a long execution time but lend themselves to hardware implementations. Such kernels are typically data-parallel overlapped computations that puting for a goo can be efficiently implemented as fine-grained architectures, such as single-instruction, multiple-data (SIMD) engines, pipelines, or systolic arrays, to name a few.

Figure 1 shows that a transfer of control can occur during execution of the application on the microprocessor, in which case the system invokes an appropriate the Starbridge H architecture in a reconfigurable processor to execute the target operation. To do so, the reconfigurable pro- node of micropr

0018-9162/08/\$25.00 @ 2008 IEEE

From an appli opers can create description langu systems allow th SRC Computers Accelerated Tech Mitrionics, and high-level graph such as Annapo Systems' Viva, X Reconfigurable (Readers shou special issue on application-deve applications.

putations. This f

reconfiguration

HPRC ARCHITE Many early H processors. The

Published by the IEEE Computer

				Expe	cted	Measured	
				Throughput (GCUPS)	Speedup	Throughput (GCUPS)	Speedup
FASTA	Opteron	DNA		NA	NA	0.065	1
(ssearch34)	h34) 2.4 GHz	Protein		NA	NA	0.130	1
SRC-6 100 MHz (32x1)		DNA	1 Engine/chip	3.2	49.2×	$\begin{array}{c} 3.19 \rightarrow 12.2 \\ 1 \rightarrow 4 \ \text{chips} \end{array}$	49 → 188 1 → 4 chips
			4 Engines/chip	12.8	197×	$12.4 \rightarrow 42.7$ $1 \rightarrow 4 \text{ chips}$	191 → 656 1 → 4 chips
			8 Engines/chip	25.6	394×	$\begin{array}{c} 24.1 \rightarrow 74 \\ 1 \rightarrow 4 \text{ chips} \end{array}$	371 → 1,138 1 → 4 chips
		Protein		3.2	24.6×	$\begin{array}{c} 3.12 \rightarrow 11.7 \\ 1 \rightarrow 4 \ chips \end{array}$	$24 \rightarrow 90$ 1 $\rightarrow 4$ chips
XD1		DNA	1 Engine/chip	6.4	98×	5.9 → 32 1 → 6 chips	91 → 492 1 → 6 chips
			4 Engines/chip	25.6	394×	23.3 → 120.7 1 → 6 chips	359 → 1,857 1 → 6 chips
200 N	Hz (32x1)		8 Engines/chip	51.2	788×	45.2 → 181.6 1 → 6 chips	695 → 2,794 1 → 6 chips
		Protein		6.4	49×	5.9 → 34 1 → 6 chips	$45 \rightarrow 262$ 1 $\rightarrow 6$ chips

Figure 4. DNA and protein sequencing on the SRC-6 and Cray XD1 versus the open source FASTA program. An FPGA with one engine produced a 91× speedup, while eight cores on the same chip collectively achieved a 695× speedup.

PATENT OWNER DIRECTSTREAM, LLC EX. 2165, p. 2

Secondary Considerations



Performance Reconfigurable Computing

Tarek El-Ghazawi, George Washington University Volodymyr Kindratenko, University of Illinois at

High-performance reconfigurable computers have the potential to exploit coarse-grained functional parallelism as well as fine-grained instruction-level parallelism through direct hardware execution on FPGAs.

igh-performance reconfigurable computers (HPRCs)12 based on conventional processors and field-programmable gate arrays (FPGAs)3 have been gaining the attention of the high-performance computing community in the past few years.4 These synergistic systems have the potential to exploit coarse-grained functional parallelism as well as fine-grained instruction-level parallelism through direct hardware execution on FPGAs. HPRCs, also known as reconfigurable supercom-

puters, have shown orders-of-magnitude improvement in performance, power, size, and cost over conventional high-performance computers (HPCs) in some computeintensive integer applications. However, they still have not achieved high performance gains in most general scientific applications. Programming HPRCs is still not straightforward and, depending on the programming tool, can range from designing hardware to software programming that requires substantial hardware knowledge.

The development of HPRCs has made substantial progress in the past several years, and nearly all major high-performance computing vendors now have HPRC product lines. This reflects a clear belief that HPRCs

0018-9162/07/\$25.00 © 2007 IEEE

Published by the IEEE Computer Society

March 2007 23

PATENT OWNER DIRECTSTREAM, LLC EX. 2166, p. 2



P

HPRCs are

parallel computing

systems that contain

multiple

microprocessors

and multiple FPGAs.

U.

computing.

WHAT ARE HIGH-PERFORMANCE **RECONFIGURABLE COMPUTERS?**

HPRCs are parallel computing systems that contain

are deployed to execute the small portion of the application that takes most of the time-under the 10-90 rule, the 10 percent of code that takes 90 percent of the execution time. EPGAs can certainly accomplish this when computations lend themselves to implementation in hardware, subject to the limitations of the current FPGA chip architectures and the overall system data transfer constraints.

change their configurations under the control of a program can replace the FPGAs to satisfy the same key concepts behind this class of architectures. FPGAs, however, node in a parallel system. are the currently available technology that provides the most desirable level of hardware reconfigurability. Xilinx, followed by Altera, dominates the FPGA market, but new startups are also beginning to enter this market.

FPGAs are based on SRAM, but they vary in structure. Figure A in the "FPGA Architecture" sidebar the basic building block for creating logic. It includes RAM used as a lookup table and flip-flops for buffering, as well as multiplexers and carry logic, A side-byside 2D array of switching matrices for programmable routing connects the 2D array of CLBs.

PROGRESS IN SYSTEM HARDWARE AND PROGRAMMING SOFTWARE

During the past few years, many hardware systems have begun to resemble parallel computers. When such systems originally appeared, they were not designed to be scalable-they were merely a single board of one or more FPGA devices connected to a single board of one or more microprocessors via the microprocessor bus or the memory interface.

The recent SRC-6 and SRC-7 parallel architectures stacked for further scalability. In addition, traditional high-performance computing vendors-specifically, Silicon Graphics Inc. (SGI), Cray, and Linux Networxhave incorporated FPGAs into their parallel architec-

24 Computer

systems include the SGI RASC RC100 and the Cray This special issue will shed some light on the state XD1 and XT4. The Linux Networx work focuses on of the field of high-performance reconfigurable the design of the acceleration boards and on coupling them with PC nodes for constructing clusters.

On the software side, SRC Computers provides a semi-integrated solution that addresses the hardware (FPGA) and software (microprocessor) sides of the application separately. The hardware side is expressed multiple microprocessors and multiple FPGAs. In cur- using Carte C or Carte Fortran as a separate function, rent settings, the design uses FPGAs as coprocessors that compiled separately and linked to the compiled C (or

Fortran) software side to form one application.

Other hardware vendors use a third-party software tool, such as Impulse C, Handel-C, Mitrion C, or DSPlogic's RC Toolbox. However, these tools handle only the FPGA side of the application, and each machine has its own application interface to call those functions. At present, Mitrion C and Handel-C support the SGI RASC, while Mitrion C, Impulse

In theory, any hardware reconfigurable devices that C, and RC Toolbox support the Cray XD1. Only a library-based parallel tool such as the message-passing interface can handle scaling an application beyond one

RESEARCH CHALLENGES AND THE EVOLVING HPRC COMMUNITY

FPGAs were first introduced as glue logic and eventually became popular in embedded systems. When FPGAs were applied to computing, they were introduced shows an FPGA's internal structure based on the Xilinx as a back-end processing engine that plugs into a CPU architecture style, The configurable logic block (CLB) is bus, The CPU in this case did not participate in the computation, but only served as the front end (host) to facilitate working with the FPGA.

The limitations of each of these scenarios left many issues that have not been explored, yet they are of great importance to HPRC and the scientific applications it targets. These issues include the need for programming tools that address the overall parallel architecture. Such tools must be able to exploit the synergism between hardware and software execution and should be able to understand and exploit the multiple granularities and localities in such architectures.

The need for parallel and reconfigurable performance profiling and debugging tools also must be addressed. With the multiplicity of resources, operating system support and middleware layers are needed to shield users from having to deal with the hardware's intricate details. from SRC Computers use a crossbar switch that can be Further, application-portability issues should be thoroughly investigated. In addition, new chip architectures that can address the floating-point requirements of scientific applications should be explored. Portable libraries that can support scientific applications must be

> PATENT OWNER DIRECTSTREAM, LLC EX. 2166, p. 3

Motions to Exclude

Disputed Exhibits

TABLE OF CONTENTS

I.	STATEMENT OF OBJECTIONS
II.	LEGAL STANDARDS
III.	ARGUMENT4
	A. Uses of the Evidence4
	B. Exhibits 1074, 1077 and 1079 (Technical Documents)
	C. Exhibit 1076 (Dr. Stone Reply Declaration)
	D. Exhibit 1075 (Dr. Homayoun Deposition Transcript)9
	E. Exhibit 1078 (Dr. El-Ghazawi Deposition Transcript)11
IV.	CONCLUSION
V.	CERTIFICATE OF SERVICE
VI.	CERTIFICATE OF PAGE COUNT

TABLE OF CONTENTS

I.	STATEMENT OF OBJECTIONS
II.	LEGAL STANDARDS
III.	ARGUMENT4
	A. Uses of the Evidence4
	B. Exhibits 1074, 1077 and 1079 (Technical Documents)6
	C. Exhibit 1076 (Dr. Stone Reply Declaration)8
	D. Exhibit 1075 (Dr. Homayoun Deposition Transcript)9
	E. Exhibit 1078 (Dr. El-Ghazawi Deposition Transcript)11
IV.	CONCLUSION
V.	CERTIFICATE OF SERVICE
VI.	CERTIFICATE OF PAGE COUNT

U.S. Patent No. 7,225,324

TABLE OF CONTENTS

I.	Introduction1
II.	Exhibit 21001
III.	Exhibits 2066, 2076, and 20926
IV.	Exhibits 2067-2075, 2077, 2079-2099, 2101-2103, 2105-2106, 2109-2110, 2112-2133, 2139-2151, 2155, 2161-2163, and 21687
v.	Exhibit 21688
VI.	Exhibit 2111
VII.	Patent Owner Response9
VIII.	Conclusion9

IPR2018-01605, -01606, -01607

U.S. Patent No. 7,680,800

TABLE OF CONTENTS

I.	Introduction1
II.	Exhibit 21011
III.	Exhibits 2065, 2075, and 20916
IV.	Exhibits 2066-2074, 2076, 2078-2099, 2102-2104, 2106-2107, 2110, 2113-2134, 2140-2152, 2156, 2163, 2165, and 21707
V.	Exhibit 2170
VI.	Exhibit 2112
VII.	Patent Owner Response9
VIII.	Conclusion9