

INTEGRATED CIRCUITS



Product data sheet Supersedes data of 1998 Sep 04

Δ

2006 Aug 04



Universal asynchronous receiver/transmitter (UART)

SCC2691

DESCRIPTION

The Philips Semiconductors SCC2691 Universal Asynchronous Receiver/Transmitter (UART) is a single-chip CMOS-LSI communications device that provides a full-duplex asynchronous receiver/transmitter. It is fabricated with Philips Semiconductors CMOS technology which combines the benefits of high density and low power consumption.

The operating speed of the receiver and transmitter can be selected independently as one of 18 fixed baud rates, a 16X clock derived from a programmable counter/timer, or an external 1X or 16X clock. The baud rate generator and counter/timer can operate directly from a crystal or from external clock inputs. The ability to independently program the operating speed of the receiver and transmitter make the UART particularly attractive for dual-speed channel applications such as clustered terminal systems.

The receiver is quadruple buffered to minimize the potential of receiver overrun or to reduce interrupt overhead in interrupt driven systems. In addition, a handshaking capability is provided to disable a remote UART transmitter when the receiver buffer is full.

The UART provides a power-down mode in which the oscillator is frozen but the register contents are stored. This results in reduced power consumption on the order of several magnitudes.

The UART is fully TTL compatible and operates from a single +5V power supply.

FEATURES

- Full-duplex asynchronous receiver/transmitter
- Quadruple buffered receiver data register
- Programmable data format:
 - 5 to 8 data bits plus parity
 - Odd, even, no parity or force parity
 - 1, 1.5 or 2 stop bits programmable in 1/16-bit increments
- 16-bit programmable Counter/Timer
- Baud rate for the receiver and transmitter selectable from:
 - 22 fixed rates: 50 to 115.2K baud
 - Non-standard rates to 115.2 kb
 - Non-standard user-defined rate derived from programmable timer/ counter
 - External 1X or 16X clock
- · Parity, framing, and overrun detection
- · False start bit detection
- Line break detection and generation

RM

- Programmable channel mode
 - Normal (full-duplex)
 - Automatic echo
 - Local loopback

DOCKE.

- Remote Loopback
- Multi-function programmable 16-bit counter/timer

PIN CONFIGURATIONS




Figure 1. Pin Configurations

- Single interrupt output with seven maskable interrupting conditions
- On-chip crystal oscillator
- Low power mode
- TTL compatible
- Single +5V power supply
- Commercial (0°C to +70°C) and industrial (-40°C to +85°C) temperature versions available
- SOL, PLCC and 300 mil wide DIP packages available

Find authenticated court documents without watermarks at docketalarm.com.

Universal asynchronous receiver/transmitter (UART)

SCC2691

ORDERING INFORMATION

| | COMMERCIAL | INDUSTRIAL | VERSION | |
|---------------------------------------------------|----------------------------------------------------------------------|------------------------------------------------------------------------|----------|--|
| PACKAGES | V _{CC} = +5V <u>+</u> 10%, T _A = 0°C to +70°C | V _{CC} = +5V <u>+</u> 10%, T _A = −40°C to +85°C | | |
| 24-Pin Plastic Dual In-Line Package (DIP) | SCC2691AC1N24 | SCC2691AE1N24 | SOT2221 | |
| 28-Pin Plastic Leaded Chip Carrier (PLCC) Package | SCC2691AC1A28 | SCC2691AE1A28 | SOT261-2 | |
| 24-Pin Plastic Small Outline Large (SOL) Package | SCC2691AC1D24 | | SOT137-1 | |


BLOCK DIAGRAM

DOCKET

Δ

RM

Δ



Find authenticated court documents without watermarks at docketalarm.com.

Universal asynchronous receiver/transmitter (UART)

PIN DESCRIPTION

DOCKET

Δ

RM

Α

| 8.8.5.1.00.5.0.0.1.1 | PIN NO. | | | | | |
|----------------------|---------|-------------------------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| MNEMONIC | DIP | PLCC | TYPE | NAME AND FUNCTION | | |
| D0D7 | 22–15 | 27, 25, 24, 22–18 | *** | Data Bus: Active-high 8-bit bidirectional 3-State data bus. Bit 0 is the LSB and bit 7 is the MSB. All data, command, and status transfers between the CPU and the UART take place over this bus. The direction of the transfer is controlled by the WRN and RDN inputs when the CEN input is low. When the CEN input is high, the data bus is in the 3-State condition. | | |
| CEN | 14 | 17 | | Chip Enable: Active-low input. When low, data transfers between the CPU and the UAR are enabled on D0–D7 as controlled by the WRN, RDN and A0–A2 inputs. When CEN is high, the UART is effectively isolated from the data bus and D0–D7 are placed in the 3-St condition. | | |
| WRN | 23 | 28 | l | Write Strobe: Active-low input. A low on this pin while CEN is low causes the contents of the data bus to be transferred to the register selected by A0–A2. The transfer occurs on the trailing (rising) edge of the signal. | | |
| RDN | 1 | 2 | | Read Strobe: Active-low input. A low on this pin while CEN is low causes the contents of the register selected by A0–A2 to be placed on the data bus. The read cycle begins on the leading (falling) edge of RDN. | | |
| A0A2 | 86 | 11–9 | 1 | Address Inputs: Active-high address inputs to select the UART registers for read/write operations. | | |
| RESET | 11 | 14 | | Reset: Master reset. A high on this pin clears the status register (SR), the interrupt mask register (IMR), and the interrupt status register (ISR), sets the mode register pointer to MR1, and places the receiver and transmitter in the inactive state causing the TxD output to go to the marking (high) state. Clears Test modes. | | |
| INTRN | 13 | 16 | 0 | Interrupt Request: This active-low output is asserted upon occurrence of one or more of seven maskable interrupting conditions. The CPU can read the interrupt status register to determine the interrupting condition(s). This open-drain output requires a pull-up resistor. | | |
| X1/CLK | 9 | 12 | l | Crystal 1: Crystal connection or an external clock input. A crystal of a clock the appropriate frequency (nominally 3.6864 MHz) must be supplied at all times. For crystal connections see Figure 7, Clock Timing. | | |
| Х2 | 10 | 13 | | Crystal 2: Crystal connection. See Figure 7. If a crystal is not used it is best to keep this pin not connected although it is permissible to ground it. | | |
| RxD | 2 | 3 | | Receiver Serial Data Input: The least significant bit is received first. If external receiver clock is specified, this input is sampled on the rising edge of the clock. | | |
| TxD | 3 | 4 | 0 | Transmitter Serial Data Output: The least significant bit is transmitted first. This output is held in the marking (high) condition when the transmitter is idle or disabled and when the UART is operating in local loopback mode. If external transmitter is specified, the data is shifted on the falling edge of the transmitter clock. | | |
| MPO | 4 | 5 | 0 | Multi-Purpose Output: One of the following functions can be selected for this output pin by programming the auxiliary control register: RTSN – Request to send active-low output. This output is asserted and negated via the command register. By appropriate programming of the mode registers, RTSN can be programmed to be automatically reset after the character in the transmitter is completely shifted or when the receiver FIFO and shift register are full. C/TO – The counter/timer output. TxC1X – The 1X clock for the transmitter. TxC16X – The 1X clock for the transmitter. RxC16X – The 1AX clock for the receiver. RxC16X – The 16X clock for the receiver. TxRDY – The transmitter holding register empty signal. Active-low output. (Open drain) RxRDY/FFULL – The receiver FIFO not empty/full signal. Active-low output. (Open drain) | | |
| MPI | 5 | 6 | ł | Multi-Purpose Input: This pin can serve as an input for one of the following functions: GPI – General purpose input. The current state of the pin can be determined by reading the ISR. CTSN – Clear-to-send active-low input. CTCLK – Counter/timer external clock input. RTCLK – Receiver and/or transmitter external clock input. This may be a 1X or 16X clock as programmed by CSR[3:0] or CSR[7:4]. Pin has an internal V _{CC} pull-up device supplying 1 to 4 μ A of current. | | |
| V _{cc} | 24 | 1 | 1 | Power Supply: +5V supply input. | | |
| GND | 12 | 15 | | Ground | | |

SCC2691

ABSOLUTE MAXIMUM RATINGS¹

| SYMBOL | PARAMETER | RATING | UNIT |
|------------------|--------------------------------------------------|-------------------------------|------|
| T _A | Operating ambient temperature range ² | Note 4 | °C |
| T _{STG} | Storage temperature range | -65 to +150 | °C |
| Vcc | Voltage from V _{CC} to GND ³ | -0.5 to + 7.0 | V |
| Vs | Voltage from any pin to ground ³ | -0.5 to V _{CC ±} 10% | V |
| PD | Power Dissipation | 300 | m₩ |

NOTES:

 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operation section of this specification is not implied.

2. For operating at elevated temperature, the device must be derated based on +150°C maximum junction temperature.

 This product includes circuitry specifically designed for the protection of its internal devices from damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying any voltages larger than the rated maxima.
Parameters are valid over specified temperature and Vac supply

 Parameters are valid over specified temperature range. See Ordering Information table for applicable operating temperature and V_{CC} supply range.

| 879 26 379 26 818 27 77 77 8 | TEST CONDITIONS | LIMITS | | | 1383577 |
|--------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PARAMETER | | Min | Тур | Max | UNIT |
| Input Iow voltage Input high voltage | | | | 0.8 | V |
| All except X1/CLK X1/CLK | | 2 0.8V _{CC} | | Vcc | V V |
| Output low voltage Output high voltage (except open drain outputs) | I _{OL} = 2.4mA I _{OH} =400μA | 2.4 | | 0.4 | V V |
| Input leakage current | $V_{IN} = 0$ to V_{CC} | -10 | | 10 | μA |
| Data bus 3-State leakage current | $V_0 = 0.4$ to V_{CC} | -10 | | 10 | μA |
| Open-drain output leakage current | $V_0 = 0.4$ to V_{CC} | -10 | | 10 | μA |
| X1/CLK low input current | V _{IN} = 0, X2 floated | -100 | -30 | 0 | μA |
| X1/CLK high input current | V _{IN} = V _{CC} , X2 floated | 0 | 30 | 100 | μA |
| X2 low output current | $V_{OUT} = 0, X1/CLK = V_{CC}$ | -100 | | | μA |
| X2 high output current | $V_{OUT} = V_{CC}, X1/CLK = 0V$ | | | 100 | μA |
| Power supply current, active | 0°C to +70°C −40°C to +85°C | | 0.8 1.0 | 2.0 2.5 500 | mA mA μA |
| | Input high voltage All except X1/CLK X1/CLK Output low voltage Output high voltage (except open drain outputs) Input leakage current Data bus 3-State leakage current Open-drain output leakage current X1/CLK low input current X1/CLK high input current X2 low output current X2 high output current | Input low voltage Input high voltageIAll except X1/CLKIOutput low voltage Output high voltage (except open drain outputs)IInput leakage currentVData bus 3-State leakage currentVOpen-drain output leakage currentVVo = 0.4 to V_{CC}X1/CLK low input currentVX1/CLK high input currentVX1/CLK high input currentVX2 low output currentVVour = 0, X1/CLK = V_{CC}X2 high output currentVVour = V_{CC}, X1/CLK = 0VPower supply current, active0°C to +70°C -40°C to +85°C | Input low voltage Input high voltageMinInput high voltage2All except X1/CLK2Output low voltage $I_{OL} = 2.4mA$ Output high voltage $I_{OH} = -400\muA$ Querent drain outputs) $I_{OH} = -400\muA$ Input leakage current $V_{IN} = 0$ to V_{CC} Data bus 3-State leakage current $V_0 = 0.4$ to V_{CC} Open-drain output leakage current $V_{IN} = 0, X2$ floatedX1/CLK low input current $V_{IN} = 0, X2$ floatedX1/CLK high input current $V_{IN} = 0, X1/CLK = V_{CC}$ X2 low output current $V_{OUT} = 0, X1/CLK = V_{CC}$ X2 high output current $V_{OUT} = V_{CC}, X1/CLK = 0V$ Power supply current, active $0^{\circ}C$ to $+70^{\circ}C$ $-40^{\circ}C$ to $+85^{\circ}C$ | PARAMETERTEST CONDITIONSMinTypInput low voltage Input high voltageInput low voltage2 $0.8V_{CC}$ 2 $0.8V_{CC}$ All except X1/CLK X1/CLK 2 $0.8V_{CC}$ 2 $0.8V_{CC}$ 2 $0.8V_{CC}$ Output low voltage (except open drain outputs) $I_{OL} = 2.4mA$ $I_{OH} = -400\muA$ 2.4Input leakage current $V_{IN} = 0$ to V_{CC} -10 -10 Data bus 3-State leakage current $V_0 = 0.4$ to V_{CC} -10Open-drain output leakage current $V_{IN} = 0, X2$ floated-100 -30 X1/CLK low input current $V_{IN} = V_{CC}, X2$ floated0X1/CLK high input current $V_{OUT} = 0, X1/CLK = V_{CC}$ -100 -30 X2 low output current $V_{OUT} = V_{CC}, X1/CLK = 0V$ -0.8 $-40^{\circ}C$ to $+85^{\circ}C$ 0.8 1.0 | PARAMETERTEST CONDITIONSMinTypMaxInput low voltage Input high voltage All except X1/CLK X1/CLK 2 $0.8V_{CC}$ 0.8 0.8 Output low voltage Output low voltage (except open drain outputs) $I_{OL} = 2.4mA$ $I_{OH} = -400\muA$ 2.4 0.4 Input leakage current Data bus 3-State leakage current $V_{IN} = 0$ to V_{CC} -10 10 Data bus 3-State leakage current Vo = 0.4 to V_{CC} -10 10 Den-drain output leakage current VIN = 0, X2 floated -100 -30 0 X1/CLK low input current X2 low output current $V_{IN} = 0, X1/CLK = V_{CC}$ -100 -30 0 X2 low output current X2 high output current $V_{OUT} = 0, X1/CLK = V_{CC}$ -100 100 Power supply current, active $0^{\circ}C$ to $+70^{\circ}C$ $-40^{\circ}C$ to $+85^{\circ}C$ 0.8 2.0 |

DC ELECTRICAL CHARACTERISTICS^{1, 2, 3}

NOTES:

DOCKE.

RM

1. Parameters are valid over specified temperature range. See Ordering Information table for applicable operating temperature and V_{CC} supply range.

 All voltage measurements are referenced to ground (GND). For testing, all input signals swing between 0V and 3.0V with a transition time of 20ns max. For X1/CLK, this swing is between 0.4V and 4.0V. All time measurements are referenced at input voltages of 0.8V and 2V and output voltages of 0.8V and 2V as appropriate.

3. Typical values are at +25°C, typical supply voltages, and typical processing parameters.

4. Test condition for outputs: CL = 150pF, except interrupt outputs. Test conditions for interrupt outputs: CL = 50pF, RL = 2.7kΩ to V_{CC}.

5. For power down current levels in the 1µA region see the UART application note.

DOCKET A L A R M



Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.