



Planet Depos[®]
We Make It *Happen*[™]

Transcript of Martin Rinard, Ph.D.

Date: June 3, 2022

Case: Intel Corporation -v- Qualcomm Incorporated (PTAB) (INTEL)

Planet Depos

Phone: 888.433.3767

Email: transcripts@planetdepos.com

www.planetdepos.com

IPR2018-01334
Intel v. Qualcomm
INTEL 1028

1 UNITED STATES PATENT AND TRADEMARK OFFICE

2
3 BEFORE THE PATENT TRIAL AND APPEAL BOARD
4

5 INTEL CORPORATION,

6 Petitioner,

7 v.

8 QUALCOMM INCORPORATED,

9 Patent Owner.
10

11 IPR2018-01334

12 U.S. Patent No. 8,838,949
13

14
15 Deposition of MARTIN RINARD, Ph.D.

16 Conducted Virtually

17 Friday, June 3, 2022

18 7:03 a.m.
19

20 Job No.: 451226

21 Pages: 1 - 88

22 Reported by: Renee J. Ogden, CSR-3455, RPR

1 APPEARANCES :

2

3 ON BEHALF OF THE PETITIONER:

4 WILMER CUTLER PICKERING HALE AND DORR, LLP

5 BY: JOSEPH F. HAAG

6 1875 Pennsylvania Avenue, NW

7 Washington, DC 20006

8 (202) 663-6000

9 Joseph.haag@wilmerhale.com

10

11 ON BEHALF OF THE PATENT OWNER:

12 JONES DAY

13 BY: JOSHUA R. NIGHTINGALE

14 500 Grant Street

15 Suite 4500

16 Pittsburgh, Pennsylvania 15219

17 (412) 394-7950

18 Jrnightingale@jonesday.com

19

20

21

22

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

TABLE OF CONTENTS

WITNESS	PAGE
MARTIN RINARD, Ph.D.	
EXAMINATION	5
BY MR. HAAG	

INDEX TO EXHIBITS

EXHIBIT	PAGE
(Exhibits not offered.)	

1 Friday, June 3, 2022

2 7:03 a.m.

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

PLANET DEPOS TECH: Thank you to everyone for attending this proceeding remotely which we anticipate will run smoothly. Please remember to speak slowly and do your best not to talk over one another, and please be aware that we are recording this proceeding for backup purposes. Any off-the-record discussions should be had away from your computer, and please remember to mute your mic for those conversations.

Please have your video enabled to help the reporter identify who is speaking. If you're unable to connect with video and connect via phone, please identify yourself each time before speaking. And I apologize in advance for any technical-related interruptions. Thank you.

COURT REPORTER: The attorneys participating in this deposition acknowledge that I'm not physically present in the deposition room and that I will be reporting this deposition and

1 administering the oath remotely.

2 The parties and their counsel consent to
3 this arrangement and waive any objections to this
4 manner of reporting.

5 Counsel, please indicate your agreement
6 on the record.

7 MR. HAAG: This is Joseph Haag. We
8 agree.

9 MR. NIGHTINGALE: This is Josh
10 Nightingale of Jones Day. We agree.

11 MARTIN RINARD, Ph.D.,
12 was thereupon called as a witness herein, and after
13 having first been duly sworn or affirmed to testify
14 to the truth, the whole truth and nothing but the
15 truth, was examined and testified as follows:

16 EXAMINATION

17 BY MR. HAAG:

18 Q. Good morning.

19 A. Good morning.

20 Q. Can you please state your full name for the record?

21 A. Martin Conway Rinard.

22 Q. And what is your current address?

1 A. 48 Robbins Road, Arlington, Massachusetts 02416.

2 Q. And where are you currently located?

3 A. At that address.

4 Q. So is that your home address?

5 A. Yes, it is.

6 Q. Do you understand that you're under oath today?

7 A. Yes, I do.

8 Q. And do you understand that you must answer
9 truthfully and fully just as if you were in the
10 court?

11 A. Yes, I do.

12 Q. Is there any reason you cannot provide your best
13 and honest testimony here today?

14 A. Not that I'm aware of.

15 Q. Approximately how many times have you been deposed
16 before?

17 A. It's hard for me to give you an exact answer. I
18 would say in the ballpark of 10, maybe 12; maybe a
19 little bit more than that, maybe a little less.

20 Q. So you understand that I'll be asking you a series
21 of questions here today?

22 A. Yes, I do.

1 Q. And you'll be providing answers as best you can?

2 A. That's my understanding.

3 Q. And I would appreciate it if you don't interrupt me
4 when I'm trying to ask a question. Can we agree on
5 that?

6 A. I'll do my best.

7 Q. And I'll also do my best to try not to interrupt
8 your answers, okay?

9 A. Okay.

10 Q. Have you been deposed by -- over a video link
11 before?

12 A. Yes, I have.

13 Q. Okay. Do you have any documents in front of you?
14 Physical documents?

15 A. I have Gupta; this is the '949 Patent. I've got
16 Svensson U.S. Patent 7,356,680. I've also got
17 Bauer, which is -- yeah, I think we know what I'm
18 talking about.

19 Q. Okay. Do you have any notes on those documents?

20 A. No, I don't. They should be clean copies.

21 Q. And is the '949 Patent exhibit marked 1001?

22 A. Let me see.

1 It says Intel 1001, and it appears to be
2 a copy of the -- well, we'll see it if loads.
3 Yeah. It appears it be a copy of the '949 Patent.
4 I haven't examined every page, but it looks
5 familiar.

6 Q. Okay. And then physical copy of Svensson that you
7 have, is that marked Exhibit 10- -- 1010?

8 A. No. It's just -- it's not marked at all.

9 Q. Okay.

10 A. It doesn't have an exhibit marker on it.

11 Q. And then is Bauer, is that marked 1009?

12 A. No markings on it whatsoever.

13 Q. Okay.

14 A. No exhibit markings.

15 Q. You don't have any handwritten notes on any of
16 those physical documents?

17 A. No, I don't.

18 Q. And just before the deposition started, I believe
19 you downloaded copies of Exhibit 1001, 2015, and
20 2014; is that right?

21 A. That's correct.

22 Q. Do you have any other electronic documents open?

1 A. No, I do not.

2 Q. So I'd like to turn first to --

3 A. Just for clarification?

4 Q. Sure.

5 A. So I'm looking at -- okay. You know, I'm just
6 looking for the exhibit numbers on the documents
7 and I see them, so I think we're good.

8 Q. It should be lower right of the first page.

9 A. Yeah, I see them.

10 Q. Do you see that, sir?

11 A. I do.

12 Q. Okay. So I'd like to first turn to Exhibit 2015.

13 A. Okay. Which one's that again? Oh, that's my
14 declar- -- that's the remanded declaration of
15 Dr. Martin Rinard, correct?

16 Q. Yes.

17 Do you have that in front of you?

18 A. Give me a second.

19 Yes, I have it in front of me.

20 Q. And do you recognize this document?

21 A. Let me take a look.

22 Yeah, again, without examining it, it

1 appears to the remanded declaration of -- filed in
2 this case.

3 Q. And do you see your signature on the last page?

4 A. Yes, I do.

5 Q. That is your signature, right?

6 A. It appears to be, yes.

7 Q. And approximately how much time did you spend on
8 this declaration?

9 A. Difficult for me to give you an exact answer. I
10 would say, again, ballpark some tens of hours. I
11 would say certainly less than 100; probably less
12 than 50. It would be difficult for me to be more
13 exact than that.

14 Q. And I think you've spent a decent amount of time on
15 the '949 Patent over the past few years, right?

16 A. I don't know whether I would characterize it as
17 "decent" or not, but, yes, I've been involved with
18 this patent in several litigations.

19 Q. And you have been deposed on it at least a couple
20 times; if not a few times, right?

21 A. I'd say that's accurate, yes.

22 Q. Pardon me?

1 A. I've been deposed several times on matters
2 involving the '949 Patent.

3 Q. So I'd like to turn first to paragraph -- if I can
4 find it -- paragraph 45 of your declaration of
5 Exhibit 2015. It should be on page 22.

6 A. Yes.

7 Q. Do you have that in front of you, sir?

8 A. Paragraph 45 you said?

9 Q. Yes.

10 A. Yes, I have paragraph 45 in front of me.

11 Q. And in paragraph 45, you address claims 1 and 2,
12 right?

13 A. I believe that's correct, yes.

14 Q. This is claims 1 and 2 of the '949 Patent, right?

15 A. That's my understanding.

16 Q. And you say that claims 1 and 2 have a different
17 scope under your proposed construction, right?

18 A. Well, I believe it said "different scopes under my
19 proposed construction."

20 Q. And there's a sentence that begins with "Claim 2
21 further limits."

22 Do you see that?

1 A. Yes, next to last sentence in the paragraph. Is
2 that what you're referring to?

3 Q. Yes.

4 Can you read that out loud for us,
5 please?

6 A. Do you want me to read the whole paragraph? Just
7 that one sentence.

8 Q. Just that one sentence.

9 A. Yeah. So just for context, I think -- I'm happy to
10 read that one sentence, but I want -- but I'll just
11 remark that that one sentence occurs in the context
12 of paragraph 45, and it's a single sentence in the
13 middle of paragraph 45. The context would include
14 the sentences before it and the sentences after it.
15 So having that, the sentence that you've asked me
16 to read reads: "Claim 2 further limits the scatter
17 loader controller element by adding limitations on
18 how it 'directly' loads into system memory -
19 specifically, expressly excluding 'copying data
20 between system memory locations on the secondary
21 processor.'" "

22 I note that there's more sentences in

1 that paragraph and in the declaration in general
2 that provide additional context to the sentence
3 that I just read.

4 Q. So in that sentence am I right that you're saying
5 that claim 2 further limits claim 1 in that claim 2
6 excludes copying between system memory locations on
7 the secondary processor?

8 MR. NIGHTINGALE: Objection to form.

9 A. Let me take a quick like here. You're asking me
10 about -- I'm understanding your question to be
11 asking me specifically about the text of claim 2.
12 I have claim 2 here, and it says -- it includes the
13 limitation of "without copying data between system
14 memory locations on the secondary processor."

15 BY MR. HAAG:

16 Q. So in that sentence, you're saying that claim 2
17 further limits claim 1, right?

18 A. I believe claim 2 does further limit claim 1, yes.
19 It's a --

20 Q. And you're --

21 A. It's a defendant claim. I'm sorry. It's a
22 defendant claim. From claim 1 it further limits

1 claim 1.

2 Q. And you're saying that claim 2 excludes copying
3 data between system memory locations on the
4 secondary processor, right?

5 A. I think that's accurate because claim 2 says
6 "without copying data between system memory
7 locations on the secondary processor."

8 Q. And you're saying that claim 2 further limits the
9 scatter loader controller of claim 1, right?

10 A. That's one of the things I'm saying here because it
11 says -- I mean, claim 2 starts "The multi-processor
12 system of claim 1 in which the system" -- "the
13 scatter loader control is configured," and then it
14 goes on. So one of the things it's doing is it's
15 limiting the configuration of the scatter loader
16 controller from claim 1.

17 Q. And so in claim 1, it allows copying data between
18 system memory locations on the secondary processor,
19 but claim 2 does not; is that right?

20 A. I would not agree with that characterization
21 because claim 1 -- there's certain important things
22 that claim 1 does limit. If you look at the

1 variety of limitations in claim 1, claim 1 includes
2 a limitation "to scatter load each received data
3 segment based at least in part on the loaded image
4 header, directly from the hardware buffer to the
5 system memory." And that limits -- that -- in
6 fact, that excludes copying between system memory
7 locations for the received data segments.

8 Q. So how do you think claim 2 further limits claim 1?

9 A. As I say in my expert report, and here I am reading
10 the very last sentence of paragraph 45, I say: "I
11 note that claim 1 recites the term 'data segment,'
12 and claim 2 recites the term 'data.'"

13 I'll also note additionally that claim 2
14 says -- includes the limitation where "the software
15 loader controller is configure" -- "configured to
16 load the executable software image directly from
17 the hardware buffer to the system memory of the
18 secondary processor"; whereas, claim 1 says "to
19 scatter load each received data segment based at
20 least in part on the loaded image header, directly
21 from the hardware buffer to the system memory."

22 Q. So what is it about claim 2 that you think further

1 limits claim 1?

2 A. The use of the term "data segment" in claim 1 and
3 "data" in claim 2 as well as, again, the use of the
4 term "data segment" in claim 1 and the use of the
5 term "software image" in claim 2. Those are two
6 differences between --

7 Q. Do you agree with --

8 A. I'm sorry. Those are two differences between
9 claim 1 and claim 2.

10 Q. Do you agree with me that "data" is a broader term
11 than "data segment"?

12 A. I would say that often depends on context, and you
13 would have to consider the context carefully. In
14 this situation, I think that there are things that
15 you could potentially consider to be data that are
16 not necessarily data segments in the context of
17 this patent and these two claims.

18 Q. Do you agree with me that a data segment is data,
19 right?

20 A. I would say the data segment contains data, but
21 there's -- I will also point out that the term data
22 segment has been litigated extensively in this

1 case. There's a lot of nuance here and conditions
2 here that we're going to have to go through if
3 we're going to get deep into it. I'm going to have
4 to ask you to show me various documents and trial
5 testimony to get deep into it.

6 Q. So you have got a sentence here that reads:
7 "Claim 2 further limits the data loader controller
8 element by adding limitations on how it directly
9 loads into system memory, specifically expressly
10 excluding copying data between system memory
11 locations on the secondary processor."

12 You see that sentence, right?

13 A. Just to keep the record clean, I believe you read
14 that sentence inaccurately. I think you said "data
15 loader controller" instead of "scatter loader
16 controller."

17 Q. Okay. Now, you say there "Claim 2 further limits."
18 What do you mean by "further limits"?

19 A. All I'm saying is that I'm referring here to the
20 first sentence of the claim 2 where it says "The
21 multiprocessor system of claim 1 in which the
22 scatter loader controller is configured to," and

1 then the claim goes on. So that's what I'm
2 referring to. I'm referring to the first part of
3 the sentence of claim 2.

4 Q. What do you mean by "further limits"?

5 A. It just says, "further limits the scatter
6 controller." The configuration of the scatter
7 controller, set scatter loader controller. If you
8 look at claim 1 --

9 Q. I'm sorry.

10 A. -- you will see that claim 1 includes a scatter
11 loader controller configured and then there are
12 several claim elements, and further to -- and in
13 claim 2 further limits the configuration of the
14 scatter loader controller as laid out in the
15 following text in claim 2.

16 Q. So by "further limits," you mean adds an additional
17 feature to it?

18 MR. NIGHTINGALE: Objection to form.

19 A. I wouldn't put it that way at all.

20 BY MR. HAAG:

21 Q. Sir, I'm just trying to understand what you think
22 "further limits" means in your sentence. What does

1 that mean?

2 MR. NIGHTINGALE: Objection to the form.

3 A. I would say that it imposes -- I'm sorry. I
4 didn't -- can I hear the question again to be sure
5 we're on the same page?

6 BY MR. HAAG:

7 Q. What does "further limits" mean in your paragraph
8 45?

9 MR. NIGHTINGALE: Same objection.

10 A. I understand you to be asking me about the next to
11 last sentence in claim 45. I think I'm saying that
12 it adds an additional requirement to the
13 configuration of the scatter loader controller as
14 laid out in claim 2. I'm finding it difficult to
15 give you a more precise answer than simply reading
16 back the language of claim 2 because I think that
17 the language of claim 2 is clear on how it further
18 limits the configuration.

19 BY MR. HAAG:

20 Q. And you say "specifically expressly excluding
21 copying data between system memory locations on the
22 secondary processor," right?

1 A. I believe -- I believe that sentence directly
2 copies the language from claim 2.

3 Q. So are you saying that claim 1 allows copying data
4 between system memory locations on the secondary
5 processor and claim 2 does not?

6 A. Let me be precise here. What I'm saying is,
7 claim 1 expressly says in the claim element to
8 "scatter load each received data segment based at
9 least in part on the loaded image header directly
10 from the hardware buffer to the system memory."

11 That claim element rules out any copying
12 of data segments between system memory locations on
13 the -- in between system memory locations and I
14 suppose I should say on the secondary processor in
15 claim 1.

16 Q. So then, in your view, how does claim 2 further
17 limit claim 1?

18 A. Claim 2 uses the term "data" instead of "data
19 segment," and it uses the term "executable software
20 image" directly from the hardware buffer instead of
21 using each received data segment based at least in
22 part on the loaded image shutter directly from the

1 hardware buffer to the system memory. Those are
2 two of the differences between claim 1 and claim 2.

3 Q. If you could turn to paragraph 21 of your
4 declaration.

5 A. Sure. I'm there.

6 Q. Right about in the middle of that paragraph, you
7 refer to final locations in system memory. Do you
8 see that?

9 A. Please give me a chance to read the paragraph.

10 Here you are referring to, again, the
11 next to last sentence in that paragraph where the
12 sentence refers to Figure 3?

13 Q. Yes. It refers to final locations in system
14 memory. Do you see that?

15 A. I do see that. That's, again, referring to final
16 locations in system memory 305 referencing
17 Figure 3.

18 Q. What do you mean by "final locations"?

19 A. It means in this case the locations where they
20 are -- that means they're final locations. That
21 means they're not copied to any other location.

22 Q. If you turn to your declaration to paragraph 9 --

1 A. Okay. I'm there.

2 Q. On this page you referred to a couple -- I think
3 they're books by Hennessy and Patterson.

4 A. Yeah. You are referring here to Hennessy and
5 Patterson, "Computer Architecture-A Quantitative
6 Approach," the fourth and fifth editions.

7 Q. And are those books?

8 A. Yes, they are.

9 Q. And I think you have portions of at least one of
10 those in Exhibit 2014, right?

11 A. Let me check that. Let me see what we have here.
12 It's a long book. I'm not going to try on what is
13 and isn't present in Exhibit 2014. I think we can
14 go on here if you have got some specific part of
15 the book you are interested in.

16 Q. I just have a couple questions. I mean, this is
17 your exhibit that you attached to your declaration,
18 right, Exhibit 14?

19 A. I referenced the book, I attached it to -- I
20 presume it's been filed with my declaration.
21 Whether what I'm seeing on the screen before me or
22 not is the full book or not, I'm not going to try

1 to take a position on that issue without doing a
2 lot of examination, and I don't think we need to do
3 that right here.

4 Q. The full book is longer than 77 pages, though,
5 right?

6 A. Yes.

7 Q. I think this exhibit is 77 pages, right?

8 A. Let me see. That's what the PDF reader says.

9 Q. Okay. So we can agree that Exhibit 2014 is at
10 least some excerpts from a Hennessy and Patterson
11 book, right?

12 A. I think that's a logical conclusion based on what
13 you told me. Yeah, I think it goes directly from
14 the table of contents to chapter 5. Presumably in
15 the book there's chapters 1 through 4 as listed in
16 the table of contents.

17 Q. So you selected the portions you thought were the
18 most relevant to include this Exhibit 2014; is that
19 fair?

20 A. I selected the portions of these books I thought
21 were most relevant and cited them in my
22 declaration.

1 Q. And it looks like Exhibit 2014 is the fourth
2 edition of the Hennessy and Patterson book; is that
3 right?

4 A. That's what it says.

5 Q. And why did you cite the Hennessy and Patterson
6 books?

7 A. Just for background. They are known books in
8 computer architecture. I'm familiar with them.
9 I'm familiar with the series from various other
10 editions, and I thought it was useful background.

11 Q. Are you saying that the Hennessy and Patterson
12 books are well-known books in architecture?

13 A. Yes, they are very well known.

14 MR. NIGHTINGALE: Objection, foundation.

15 A. Let me clarify. I would say they're very well
16 known to people in computer architecture that I
17 know and, of course, myself and people in computing
18 work generally tend to be very aware of this book.
19 It's a standard textbook used throughout, you know,
20 many computer architecture courses.

21 BY MR. HAAG:

22 Q. So you refer to Figure 5.2 on page 289 of

1 Exhibit 2014. Do you see that?

2 A. Are you asking do you see where I refer to it or do
3 I see Figure 5.2?

4 Q. Well, do you see where you refer to it?

5 A. Yeah. It's about the middle of the paragraph 9, I
6 believe.

7 Q. Okay. Now, can you find that Figure 5.2 on
8 page 289 of Exhibit 2014?

9 A. Sure. I see Figure 5.2.

10 Q. The first sentence with the caption of Figure 5.2
11 says "Starting with 1980, performance as a
12 baseline, the gap in performance between memory and
13 processors is plotted over time."

14 Do you see that?

15 A. I do see that sentence.

16 Q. And then it goes on and in the next sentence it
17 refers to DRAM.

18 A. Mm-hmm.

19 Q. Right. So am I right that Figure 5.2 is comparing
20 processor to DRAM memory?

21 A. I'm not sure I understand your question. It's
22 comparing the performance gap between a processor

1 and DRAM.

2 Q. So Figure 5.2 is comparing the performance gap
3 between a processor and DRAM?

4 A. It's presenting a performance gap between
5 processors and DRAM.

6 Q. Am I right that DRAM is a typical type of external
7 memory?

8 A. I would say that DRAM is often used as a form of
9 memory in many computer systems. In fact, the
10 majority of computer systems that you would see in
11 a laptop or a desktop, and it has been for several
12 decades.

13 Q. And typically that DRAM is external to the
14 processor chip, right?

15 A. Can you clarify what you mean by "external"?

16 Q. A separate chip.

17 A. It is often a separate chip or -- a separate chip
18 or in some cases chips.

19 Q. From the processor, right?

20 A. That's my understanding, yes.

21 Q. And am I right that DRAM is typically made using a
22 separate process technology from a processor chip?

1 A. Can you be more specific by what you mean by
2 "process technology"?

3 Q. Yeah, I'm talking about the manufacturing
4 technology in a fab?

5 A. You mean fabrication technology?

6 MR. NIGHTINGALE: Objection to scope,
7 relevance.

8 BY MR. HAAG:

9 Q. Correct.

10 A. Often that can be the case, yes.

11 Q. So DRAM is typically made from a different
12 fabrication technology than the processor chip; is
13 that fair?

14 MR. NIGHTINGALE: Objection, scope,
15 relevance.

16 A. It would help me answer the question if you could
17 give me some idea of what you're trying to figure
18 out here.

19 BY MR. HAAG:

20 Q. I'm just trying to figure out if the fabrication
21 technology is typically different for DRAM compared
22 to a processor chip.

1 A. It can be, yes. And what you refer to here as --
2 and, you know, I don't know how deep you want to
3 get into this, but in a fab, you have a sequence of
4 steps that you use to manufacture various computer
5 chips, and those have different technologies, and,
6 you know, you can make processors in a whole wide
7 range of technologies. You can make DRAMs and
8 other kinds of RAMs as well in a whole range of
9 technologies. And often you'll mix different kinds
10 of technologies together into a computer system for
11 a variety of reasons, including costs and other
12 kinds of -- costs, density, other kinds of
13 constraints. So in general, you would expect to
14 see a computer system, say, over the last several
15 decades, incorporating multiple chips and, you
16 know, these chips may have been manufactured on fab
17 lines that use kinds of technologies, sure.

18 Q. I'd like you to turn to the previous page of
19 Exhibit 2014.

20 A. Okay.

21 Q. And there's a Figure 5.1 shown there, right?

22 A. Yes.

1 Q. And it shows the levels of a typical memory
2 architecture, right?

3 A. The first sentence of Figure 5.1 says "The levels
4 in a typical memory hierarchy in embedded, desktop,
5 and server computers."

6 Q. And on the -- on Figure 5.2, this comparison
7 between performance of processor and memory,
8 there's a memory listed. Is that memory shown in
9 Figure 5.1?

10 A. That specific memory.

11 Q. The memory referred to in Figure 5.2.

12 A. Well, if you like at 5.2, it is -- the X axis
13 covers a range of times from 1980 to 2010, so, of
14 course, there's not any one specific memory. And
15 in Figure 5.2, it's plotting the performance of a
16 range of memories over time.

17 Q. Yeah. And what type of memory is that shown in
18 Figure 5.2? Is it also shown in Figure 5.1?

19 MR. NIGHTINGALE: Objection, form.

20 A. In general, I would expect 5.2 to be talking -- the
21 line that says "Memory" to be referring to DRAM
22 memory. And I would say Figure 5.1 is more general

1 than that potentially, but in practice, the figure
2 labeled "Memory" -- the box labeled "Memory" in 5.1
3 could be and often is implemented in DRAM, but it
4 doesn't have to be implemented in DRAM.

5 BY MR. HAAG:

6 Q. So the box labeled "Memory" in Figure 5.1 often
7 would be implemented in DRAM. Is that fair to say?

8 A. It could be. I mean, many computer systems -- but,
9 again, you've got to realize 5.1 is an abstraction
10 of the actual architecture that occurs in many
11 computer systems. If you look at the corresponding
12 figure from the next edition of the machine, you'll
13 see a slightly different architecture. This is a
14 conceptual architecture that's intended for -- to
15 give you an idea of what's going on. There have
16 been systems that have been built with this
17 specific -- with an architecture that is captured
18 accurately, 5- -- Figure 5.1, but there are other
19 architectures as well. This is intended to be a
20 conceptual overview of the kinds of levels that you
21 see in a memory hierarchy.

22 Q. Now it shows a CPU, and it's got registers in it,

1 right?

2 A. You're referring here to the circle in Figure 5.1
3 labeled "CPU" and inside has a box called
4 "Registers." That's correct.

5 Q. And it's got a size and speed listed below that
6 circle.

7 Do you see that?

8 A. I do.

9 Q. And what does that speed indicate?

10 A. Okay. So let's see if we can --

11 MR. NIGHTINGALE: Objection, relevance
12 and scope.

13 A. So what I'll -- so if you look at the very first
14 paragraph under 5.1 Introduction, the very last
15 line says "Figure 5.1 shows a multilevel memory
16 hierarchy, including typical sizes and speeds of
17 access." And I'll note that these numbers have
18 changed over time, so this is something that would
19 be typical as of the time that this book was
20 written, and things may have changed later on.

21 BY MR. HAAG:

22 Q. Yeah. So the speed there refers to speed of

1 access?

2 A. Again, speeds of access, and I think that's what is
3 explicitly stated in the last sentence of the first
4 paragraph of Section 5.1 Introduction.

5 Q. Figure 5.1 of Exhibit 2014 shows that the speed of
6 access of the CPU and its registers is about 250
7 picoseconds, right?

8 A. I don't think that's an accurate characterization
9 of how I would interpret this. I would say the
10 accurate characterization is this is a typically
11 speed of access for the registers. And I'll just,
12 you know, remark here that registers are -- I mean,
13 I don't know how deeply you want to get into this,
14 but registrars are distinct from the memory
15 hierarchy in the way that they're accessed by the
16 instructions of architecture. I can go as far as
17 you want to into that.

18 Q. So Figure 5.1 shows that the typical speed of
19 access for registers is about 250 picoseconds?

20 MR. NIGHTINGALE: Objection, scope.

21 A. Again, let's bear in mind that this is written as
22 of a certain date, and that is -- that time's going

1 to be -- is going to be typical as of that date
2 according to the authors of the paper, but on any
3 machine and in particular as machines change over
4 time, that speed's going to change. And, in fact,
5 I don't know that 250 picoseconds specifically is
6 going to be the exact access time for any machine.
7 It's going to be a typical range. That's how this
8 is --

9 BY MR. HAAG:

10 Q. Okay. I understand. It's typical range of typical
11 speed, right?

12 A. It's intended to give -- you know, again, a range
13 or a ballpark of where you might be at for these
14 systems at this point in time.

15 Q. I mean, is it what it's intended to do is compare a
16 speed of access of CPU registers versus cache
17 versus memory versus I/O devices? Is that what
18 Figure 5.1 is trying to do?

19 MR. NIGHTINGALE: Objection, form,
20 scope, relevance.

21 A. I would hesitate to characterize a figure as having
22 an intention. I'll just say the information in the

1 figure provides, again, ballpark indications of
2 what the speeds of access of the various components
3 labeled in the figure would be, so that would be,
4 for example, registers, cache, memory, and I/O
5 devices as the components of the figure labeled in
6 the figure.

7 And, again, I'll just -- I'll just
8 remark that these things change over time, and this
9 is intended to be a typical and it isn't -- I would
10 not expect it to be the case that if you looked at
11 any specific system, you would find exactly these
12 numbers in that system.

13 BY MR. HAAG:

14 Q. So for the cache Figure 5.1 lists the typical speed
15 of access of 1 nanosecond, right?

16 A. If you look at the Speed column at the bottom of
17 Figure 5.1, it says "1 ns," and that's nanoseconds.
18 And if you look at the size, it's 64 kilobytes.
19 And, again, I just want to emphasize that these
20 numbers change over time, and they're intended to
21 be -- give you a typical idea of what's going on.
22 They're not intended to -- to capture the

1 characteristics of any specific system.

2 Q. And so in Figure 5.1, the cache speed of access is
3 on the order but slightly larger or slightly higher
4 than the register access time; is that right?

5 A. Why don't I --

6 MR. NIGHTINGALE: Objection to scope,
7 relevance.

8 A. Why don't I just read the numbers off the figure?
9 Figure 1 says speed of 250 picoseconds for
10 "Register reference" and 1 nanosecond for "Cache
11 reference." Again, those are typical numbers as of
12 that time, not any specific system, and it will
13 change over time.

14 BY MR. HAAG:

15 Q. And in the label for Figure 5.1, it says:

16 "As we move further away from the
17 processor, the memory in the level below becomes
18 slower and larger."

19 Do you see that?

20 A. I believe you read that sentence correctly from the
21 caption of Figure 5.1.

22 Q. And what does that sentence mean in Exhibit 2014?

1 MR. NIGHTINGALE: Objection, form.

2 A. So this is a standard concept in computer
3 architecture, the concept of a memory hierarchy,
4 and that in computing more generally, and what
5 you'll see is it's referring to something called a
6 hierarchy which is an ordering of the memories
7 according typically to size, and as you go away
8 from the CPU to the right toward's the I/O devices
9 passing through the cache and memory, as those
10 things are labelled, you'll see that these -- the
11 cache is larger than the registers, the memory is
12 larger than the cache, I/O devices are larger than
13 the memory. And as the sizes of the cache, memory,
14 and I/O devices get larger and larger as you go out
15 there, the access time or the speed of -- I think
16 they call it speed of access gets slower.

17 Q. I'd like you to turn --

18 MR. HAAG: Does someone have a phone on
19 or something that's beeping?

20 BY MR. HAAG:

21 Q. I'd like you to turn now to page 311 of
22 Exhibit 2014. This is the Hennessy Patterson book.

1 A. Sure. Let me see. Take me a little while to get
2 there. Okay.

3 Q. And there's a section on page 311 that relates to
4 "SRAM Technology."

5 Do you see that?

6 A. I do.

7 Q. Do you know what SRAM means?

8 A. So as it says, the first letter of SRAM stands for
9 static, so SRAM typically stands for static RAM.

10 Q. And right above the title "SRAM Technology" on 311,
11 there's a sentence that reads "Virtually all
12 desktop or server computers since 1975 use DRAMs
13 for main memory, and virtually all use SRAMs for
14 cache."

15 Do you see that?

16 A. I do see that sentence.

17 Q. And do you agree that virtually all computers use
18 SRAM for cache?

19 A. There's a couple caveats there. First of all, this
20 is referring to the time frame in which this book
21 was written, and I think we've gone past that time
22 frame now. Second, I believe not all desktop or

1 server computers since 1975 did have any cache at
2 all.

3 Q. But you agree that SRAM typically is used for
4 cache, right?

5 A. In this time frame, SRAM is a typical way to
6 implement that cache.

7 THE REPORTER: I'm sorry. SRAM is a
8 typical way to?

9 A. Implement that cache.

10 THE REPORTER: Implement. Thank you.

11 A. And that -- and, again, this is the main processor
12 cache that sits between the processor and the main
13 memory as of the publication time of this book, as
14 I think laid out in -- as illustrated in -- what
15 page is this? What figure is this? I'm going to
16 back to -- yeah, 5.1.

17 Again, I'm going to say that, in
18 actuality, many machines have more involved and
19 complicated cache hierarchies than you see in
20 Figure 5.1, although Figure 5.1 could be seen as an
21 accurate representation of many machines.

22 But, again, let's be sure we have that

1 caveat in there. If it becomes important to talk
2 about the details of caches and all the specific
3 architectures, we have got to get into that.

4 Q. You do agree that virtually all computers use SRAM
5 for cache, right?

6 A. Again, there's a time frame involved. There's a
7 caveat that as of 1975 -- 1975 to 1980 time frame,
8 not all computers had a cache at all, and even
9 today you may find computers without a cache.

10 So I would say more to the point that
11 desktop computers, server computers in the time
12 frame covered by this book in this sentence, I
13 think it's accurate to the extent that they have a
14 cache, they would use SRAM, they would implement
15 that cache in SRAM.

16 Q. And then under the section on SRAM technology,
17 there's a sentence that says "S-RAMs don't need to
18 refresh, and so the access time is very close to
19 the cycle time."

20 Do you see that?

21 A. I do see that sentence.

22 Q. What does it mean for "the access time to be very

1 close to the cycle time"?

2 A. Okay.

3 MR. NIGHTINGALE: Objection, compound.

4 A. Now I've got to go back and talk about the cycle
5 time. Let's see where we are here. Let's go --
6 see -- okay. So, for example, can you go to page
7 291 of Hennessy and Patterson?

8 BY MR. HAAG:

9 Q. Okay.

10 A. Okay. See there is a bullet there called 4?

11 Q. Okay.

12 A. Do you see where it's talking about "multilevel
13 caches to reduce miss penalty"?

14 Q. Okay.

15 A. In figure -- I believe it's 5.1, there is a single
16 level cache. You will recall that earlier I was
17 speaking about different cache architectures. So
18 in different cache architectures, you may have
19 multiple levels. So instead of having a single
20 level cache, you would have a cache that
21 compromises multiple levels.

22 And I think if you go to the fifth

1 edition of this book, you will see in the figure
2 corresponding, Figure 5.1, they have a more
3 elaborate multilevel cache hierarchy there,
4 although we have to go to that figure to be sure
5 that's illustrated there.

6 Now, so what we're talking about here
7 is, you will see about midway down, that paragraph,
8 it says, "The first level cache can be small enough
9 to match a fast clock cycle time."

10 So what they're talking about here, and
11 then they say "yet the second level cache can be
12 large enough to capture many accesses that would go
13 to the main memory." Now they're talking about a
14 more complicated cache architecture that has two
15 levels in it. And when you see "match a fast clock
16 cycle time," now we need to get into what clock
17 cycle time is.

18 It turns out that modern processors are
19 something called synchronous circuits where the
20 operation of the circuit is driven by something
21 called a clock. It ticks every now and then. That
22 ticks on a regular basis and drives the operation

1 of the processor.

2 So in this time frame, what they're
3 referring to is in some computers, you can make the
4 access time of the cache fast enough to match the
5 clock cycle time, and the clock cycle time here is
6 the clock, the cycle time of the clock. It drives
7 the operation of the machine -- of the processor
8 and that part of the machine.

9 It doesn't actually obviously drive the
10 operation of thing likes the I/O, the I/O devices,
11 those components.

12 Q. So the time cycle time is the clock speed of the
13 processor?

14 A. No, no, no, no. It's not the clock speed of the
15 processor. Cycle time is -- so the processor has a
16 clock. That's what they're talking about here.
17 Again, it's an abstract. If you get into the
18 architecture, you can have architectures that have
19 multiple cycle -- it can get very, very complicated
20 because these machines have been engineered
21 extensively over time to extract the most
22 performance out of them.

1 What they're talking about here is a
2 conceptual system where you have a clock that
3 drives the execution of the processor, which was
4 typical several decades ago. Every time the clock
5 ticks, the processor takes an action because it's a
6 synchronous circuit.

7 Q. So then if the access time is very close to the
8 cycle time for SRAM, that's saying that the SRAM
9 access time is close to the cycle time of the clock
10 of the processor?

11 A. Are you back on page 311 now?

12 Q. I was referring to the cycle time on 311, yes.

13 A. Okay. Let me see here. Yeah, let me -- again, let
14 me go through this and be sure that we're on the
15 same page. I'm reading through here just to be
16 sure I have all the context in my mind as I answer
17 your question.

18 I'm still going to make sure we have got
19 all the context. So in this part of Hennessy and
20 Patterson, they define cycle time above where it
21 says, "Cycle time is the minimum time between
22 request to memory." You will see that at the

1 bottom of page 310 and the top of page 311.

2 I will note that cycle time is also used
3 in the field to talk about the clock cycle time
4 with processing. Here they are defining it to be
5 the minimum time between request to memory, which
6 is often related to the processor cycle time.

7 Q. My computer is just a bit slow, so bear with me.

8 I'm just trying to get back to page 311.

9 A. Okay.

10 Q. Are you back at page 311?

11 A. Yes, I am.

12 Q. The second full paragraph the first sentence reads,
13 "SRAM designs are concerned with speed and capacity
14 while in DRAM designs emphasis on cost per bit and
15 capacity."

16 Do you see that?

17 A. I do see that sentence.

18 Q. Do you agree with that?

19 A. I think in the context of this book, that's broadly
20 accurate. I don't disagree with it in this
21 context. Obviously in another context, there may
22 be other considerations, and every individual

1 design has different considerations that drive
2 different -- different concerns. But in general
3 across computers in this time frame, I would agree
4 that in the context of this book it's roughly
5 accurate.

6 Q. Do you agree that the cycle time of SRAM is faster
7 than DRAM?

8 A. As defined in this book, in the context of this
9 book and this page, it says "The cycle time of
10 SRAMs is 8 to 16 times faster than DRAMs," and that
11 is the first part of the last sentence of the SRAM
12 technology section on page 311. So I think 8 to 16
13 times faster is indeed faster.

14 Q. Do you agree that SRAM is faster than DRAM?

15 A. Again, in the context of this book, the systems
16 they're talking about at the level at which they're
17 talking about, that's typically true, yes.

18 Q. Do you agree that SRAM is typically implemented on
19 a chip with the processor?

20 A. That is one, but not the only way to do it.

21 Q. Do you agree that that's typical?

22 A. It's often done that way. I would hesitate to

1 characterize it as typical or not.

2 Q. Do you teach using the Hennessy and Patterson
3 books?

4 A. I don't recall if I recommended those over the
5 years. I typically teach from materials that I
6 have prepared myself, and we have textbooks that
7 are recommended. I don't recall if I recommended
8 that textbook or not. Yeah, I just don't recall.

9 Q. I'd like you to pull up your copy of the
10 Patent '949.

11 A. Okay. It's going to take me a bit to get there.

12 MR. NIGHTINGALE: Counsel, we have been
13 going for about an hour. Would now be a good time
14 to take a quick break?

15 MR. HAAG: That's fine. Sure.

16 (Off the record at 7:58 a.m.)

17 (Back on the record at 8:10 a.m.)

18 BY MR. HAAG:

19 Q. Am I right that the data segment is copied from the
20 hardware buffer and written to the system memory in
21 the claim 1 of the '949 patent?

22 A. Let's take a look at claim 1. I wouldn't

1 characterize it necessarily as being copied from
2 the hardware buffer to system memory. I would say
3 that it is scatter -- again, we're referring to the
4 claim element to scatter load each received data
5 segment based at least in part on loaded image
6 header directly from the hardware buffer to the
7 system memory. So the claim language talks about
8 scatter loading from the hardware buffer to the
9 system memory.

10 Q. To get from the hardware buffer to the system
11 memory, the data segment needs to be copied from
12 the hardware buffer, right?

13 A. I think you need to interpret what is going on here
14 precisely. I would hesitate to use the word copy
15 in the context of this patent in this claim.

16 Q. To get from --

17 A. I'm sorry. So just to clarify, what's going on is
18 the pieces -- as the data segment in figure -- for
19 example, let's take a look at Figure 3. Maybe that
20 will clarify things.

21 So here we are in Figure 3 of the '949
22 patent, and it's illustrating the flow by which the

1 data segments are scatter loaded into the system of
2 the secondary processor. It goes through the
3 hardware buffer to get there. So I would say it's
4 transferred through the hardware buffer and scatter
5 loaded from the hardware buffer into the system
6 memory.

7 Given the way that the copying -- the
8 term copying has been used in this case, I don't
9 think that's -- you know, I would hesitate to use
10 the word copying to describe that operation. I
11 think it's more precise to say it's transferred or
12 loaded from.

13 Q. To get from the hardware buffer to the system
14 memory, doesn't the data segment need to be read
15 from the hardware buffer and then written to the
16 system memory?

17 A. Again, we have got to be careful here because in
18 the kind of transfers that we're talking about
19 here, it's a flow. So you don't -- it's not as if
20 you take the entire data segment, put it in the
21 hardware buffer, and then copy the hardware buffer
22 into the system memory. Instead the data segment

1 flows through conceptually the hardware buffer.

2 Q. But somehow it has to get out of the hardware
3 buffer, right?

4 A. Yes. I believe claim 1 says it's scatter loaded
5 from the hardware buffer to the system memory.

6 Q. Doesn't that mean that the scatter loader
7 controller needs to access the hardware buffer to
8 read the data segment?

9 A. Again, I think we're getting beyond what the claim
10 specifically requires. It is true that as the
11 pieces of the -- see, most -- most modern computer
12 systems, when they -- when it flows like this,
13 transfer the flow in chunks or pieces. As those
14 pieces flow through the system, they are
15 transferred from, in this case, the hardware buffer
16 into the system.

17 Q. And doesn't the scatter loader controller need to
18 access these chunks of the data segment in order to
19 get them to the system memory?

20 A. I would say that it has to -- that it has to
21 orchestrate or coordinate the movement of the data.

22 Q. So the hardware buffer has to orchestrate the

1 movement of data from the hardware buffer to the
2 system memory?

3 A. I believe you asked me about the scatter loader
4 controller. If you look at claim 1, it is the
5 secondary processor comprising, and then it says "a
6 scatter loader controller configured to scatter
7 load." So I believe it's the scatter -- I would
8 say, again, speaking roughly about what's going on
9 in claim 1, it's the scatter loader controller that
10 is causing the data segment to get transferred
11 directly in -- from the hardware buffer to the
12 system memory.

13 Q. So the scatter loader controller orchestrates the
14 movement of data segments from the hardware buffer
15 out of the hardware buffer and into the system
16 memory, correct?

17 A. Yeah. And just to be precise, it's configured --
18 again, I'm reading from the claim language. It
19 says "a scatter loader controller configured" --
20 and then I'm skipping -- it says "the scatter
21 loader controller configured to load the image
22 header and to scatter load each received data

1 segment based at least in part on the loaded image
2 header, directly from the hardware buffer to the
3 system memory." And what that is referring to is
4 it's configured to make that happen, and the way I
5 described that is orchestrated or coordinated. But
6 I think you need to look at the claim language to
7 be precise about exactly what's going on here.

8 Q. The scatter loader controller in the '949 Patent
9 orchestrates the movement of data segments from the
10 hardware buffer out of that hardware buffer and
11 into the system memory, correct?

12 A. Let's be precise here. The claim language says
13 it's configured. The scatter loader controller is
14 configured "to scatter load each received data
15 segment based at least in part on the loaded image
16 header, directly from the hardware buffer to the
17 system memory." And as part of that scatter
18 loading, the data moves through hardware buffer and
19 into the system memory.

20 Q. And how does the data segment get out of the
21 hardware buffer?

22 A. I'm not sure I understand the question.

1 Q. So in claim 1, the hardware buffer receives data
2 segments, right?

3 A. You're referring here to the claim element "system
4 memory and a hardware buffer for receiving an image
5 header and at least one data segment of an
6 executable software image"?

7 Q. Yes.

8 A. Okay. So it says there the hardware buffer -- I'm
9 read that to say the hardware buffer receives at
10 least one data segment. And, again, you have to
11 understand this in the context of the patent where
12 it isn't as if the entire data segment hits the
13 hardware buffer all at once; it flows through the
14 hardware buffer, so the hardware buffer is
15 receiving the elements of the data segment.

16 Q. So if hardware buffer receives the elements of the
17 data segment, and then the data segment needs to
18 get out of that hardware buffer, right?

19 A. It's -- I mean, I prefer to stick with the claim
20 language where it says it's scatter loaded from the
21 hardware buffer directly to the system memory. And
22 it is true --

1 Q. Something --

2 A. And it is true that the data moves from the
3 hardware buffer into the system memory as part of
4 the flow.

5 Q. So does the scatter loader controller read the data
6 from the hardware buffer?

7 A. I'm not seeing any requirement that states in
8 claim 1 that the scatter loader controller has to
9 read it.

10 Q. Well, look, it's not magic. Somehow the data has
11 to get out of the hardware buffer, right? I'm just
12 trying to figure out how that happens, okay?

13 A. Yeah, sure. I mean, if you look at Figure 3,
14 you'll see a line, you know, going from the
15 controller to data segment 4 still transferring so
16 the controller causes something to happen to the
17 data in the hardware buffer so that it gets into
18 the system memory.

19 Q. How does that work? Is that a -- is that a read of
20 the hardware buffer?

21 A. That would completely depend on the way in which
22 the hardware buffer and more generally whatever the

1 system components the hardware buffer's part of is
2 implemented.

3 Q. But how would a hardware buffer be accessed by a
4 scatter loader controller so that it can
5 orchestrate movement of data out of the hardware
6 buffer?

7 MR. NIGHTINGALE: Objection, form.

8 A. Yeah, again, why don't you ask -- I mean, I think
9 if we stick to the claim language, life would be
10 more precise and we'll understand each other better
11 here.

12 BY MR. HAAG:

13 Q. Sir, I know what the claim says. I'm not asking
14 you exactly what the claim says; I'm asking you how
15 it would work, okay?

16 A. And --

17 Q. I can read the claim, and I see what it says.

18 A. Okay. Good. So then I think I would say that
19 would depend on the specific system that you're
20 talking about.

21 Q. But we agree that it's not magic how the data gets
22 out of the hardware buffer, right?

1 A. I think I shouldn't --

2 MR. NIGHTINGALE: Objection, form, asked
3 and answered.

4 A. Look, there's -- there's a variety of ways of
5 implementing this -- this particular thing that
6 we're talking about here, and I don't want to --
7 I'd have to hypothesize a system and then tell you
8 how that system works to answer that question that
9 you're asking me.

10 BY MR. HAAG:

11 Q. Well, can we agree that the scatter loader
12 controller needs to access the hardware buffer to
13 access a data segment in order to orchestrate the
14 movement of that data segment to the system memory?

15 A. No.

16 MR. NIGHTINGALE: Objection, form, asked
17 and answered.

18 BY MR. HAAG:

19 Q. Why -- why is that?

20 A. Because there may be other ways of doing it.

21 Q. How?

22 A. You are asking me to hypothesize a system that

1 would do it in some other way.

2 Q. I'm asking you to tell me some way that's not magic
3 that -- that could get of the hardware buffer by
4 using the scatter loader controller.

5 A. The scatter loader controller could -- and, again,
6 I'm being very general here at a high level.
7 There's a variety of ways a scatter loader
8 controller could do it, and some of those ways do
9 not involve the scatter loader controller itself,
10 accessing the hardware buffer, but merely causing
11 the system to transfer the data directly from the
12 hardware -- from the hardware buffer directly into
13 the system memory. The scatter loader controller
14 itself doesn't need to access the hardware buffer
15 to make that happen.

16 Q. Doesn't something need to access the hardware
17 buffer to get the data segment out of it and into
18 the system memory?

19 A. I wouldn't characterize it as access. It is true
20 that the data does need to flow from the hardware
21 buffer into the system memory, and one of the ways
22 of doing that is to have wires that connect the

1 hardware buffer to the system and via some number
2 of other system components. There's a lot of ways
3 you can make that happen. I wouldn't say that the
4 scatter loader controller itself has to access the
5 hardware buffer to make that happen.

6 Q. But you agree that something has to access the
7 hardware buffer to get data segments out of the
8 hardware buffer that's orchestrated by the scatter
9 loader controller.

10 A. I don't like the term "access" because it contains
11 connotations that I don't necessarily agree with in
12 all -- in all possible systems that could -- that
13 could do what claim 1 is saying they should do.

14 I agree that the data does need to get
15 somehow from the hardware buffer into the system
16 memory.

17 Q. Under the control of the scatter loader controller,
18 right?

19 A. Yeah. It says that -- let me read claim 1 again.
20 And I'm not going to quote it back to you, but I
21 think that's what we're talking about. And the way
22 I'm reading scatter -- claim 1 is that the scatter

1 loader controller has to configured -- again, you
2 can read the relevant section -- all it has to do
3 is be configured to scatter load it, and I don't
4 agree that given all of the connotations that the
5 term "access" has in this context that the scatter
6 loader controller or itself has to access the
7 hardware buffer to make that scatter load happen.

8 Q. But one way to implement claim 1 would be to have
9 the scatter loader controller access the hardware
10 buffer to get a data segment out of that hardware
11 buffer and into system memory, right?

12 A. Could you give me a more specific system -- system
13 configuration that you're thinking about here?

14 Q. No.

15 A. So you're asking me is there some hypothetical
16 system that I could manufacturer up on the -- on
17 the spot here that would do that?

18 Q. Yes.

19 A. Let me think about that a little bit.

20 MR. NIGHTINGALE: I'm going to object to
21 form. It calls for speculation.

22 A. You know, I don't want to get too far outside the

1 bounds of my expert report. Clearly, there are
2 some systems where you would read the data, read
3 portions of the segment -- read portions of the
4 image -- let me just make sure I'm using the right
5 words here.

6 Yeah. There are systems where you would
7 read the -- read some portions of the data segment
8 as part of flow out of the hardware buffer and in
9 that way scatter load it into the system memory.

10 BY MR. HAAG:

11 Q. So one way to implement claim 1 would be to read
12 portions of the data segment from the hardware
13 buffer --

14 A. Let me --

15 Q. -- and then load them into system memory, right?

16 A. Let me verify. So there's a flow going on here.
17 One way -- I mean, one way of doing this is to have
18 a flow going on where the image segments flow
19 through the hardware buffer, and as part of that
20 flow, they might be read from the hardware buffer
21 and then placed into the system memory via some
22 mechanism. That's a possible way that that

1 implementation could be part of one way to do
2 claim 1.

3 Q. Can you tell me any other way to do claim 1?

4 MR. NIGHTINGALE: Objection, form,
5 scope.

6 A. You know, any way where the data moves from the
7 hardware buffer into system memory where the --
8 where the transfer is direct, I think would be
9 satisfy the limitations of the claim. I don't know
10 that you'd necessarily -- I could imagine there
11 would be systems where you wouldn't describe what's
12 happening as the data being read out of the
13 hardware buffer.

14 BY MR. HAAG:

15 Q. Can you tell me any specific ways to do that?

16 MR. NIGHTINGALE: Same objection.

17 BY MR. HAAG:

18 Q. So just so we're clear right now, you told me one
19 way to do that, which is to read the data from the
20 hardware buffer. I'm trying to figure out if
21 there's any other way to move the data from the
22 hardware buffer to the system memory in your view?

1 A. Yeah. I mean, you could set certain switches. You
2 could build a system where you'd set switches that
3 would cause it to move. I'm reluctant to get very
4 deeply into this because I don't see how it's
5 relevant, and I certainly didn't go this deep
6 into -- yeah, so I think I said I'm reluctant to
7 get this far into it without understanding what
8 the -- what the purpose of the question is and
9 where we're going.

10 Q. So aside from reading data out of the hardware
11 buffer, can you tell me any other way to get the
12 data out of the hardware buffer to the system
13 memory for claim 1?

14 A. I believe I --

15 MR. NIGHTINGALE: Objection, form,
16 scope.

17 A. Again, you're asking me to come up with
18 hypothetical systems here on the fly. I'm sure
19 there are other ways to do it. It depends on how
20 long you want me to try to come up with such ways
21 of doing it.

22 Q. Right now you can't tell me any other way aside

1 from reading the data from the hardware buffer; is
2 that right?

3 A. No, that's not right.

4 Q. Tell me any other way then.

5 A. I believe I mentioned the system where you would
6 set certain switches that would cause that to
7 happen.

8 Q. What would set those switches?

9 A. Well, potentially the scatter loader controller or
10 some other -- you know, presumably, the scatter
11 loader controller would be configured to set those
12 switches in a way that would cause this to happen.

13 Q. That would be setting switches to access the
14 hardware buffer to get data out of the hardware
15 buffer?

16 A. No, I wouldn't describe it that way. I think in
17 this context the term access has connotations that
18 I would be reluctant to apply to the hypothetical
19 system that we're talking about.

20 Q. How would it work then?

21 A. It would set the switches.

22 Q. How would setting switches -- describe for me in

1 detail how setting switches gets data out of the
2 hardware buffer.

3 A. One of the things --

4 MR. NIGHTINGALE: Objection, form,
5 scope.

6 A. One of the things that you can do when you set
7 switches is you can affect the way the data flows.
8 So it would affect the flow of data through the
9 hardware buffer.

10 BY MR. HAAG:

11 Q. How?

12 A. Because it would determine where the data flows.

13 Q. What are these switches that you are talking about,
14 these switches that you have mentioned?

15 A. They are switches that affect the data flow of the
16 machine.

17 Q. How?

18 A. They switch and change how the data flows.

19 Q. Can you tell me how they would be implemented?

20 A. Sure. You have -- again, we are getting very deep
21 into the architecture here. This is not, I think,
22 a relevant part of the patent, but they can be

1 implemented in hardware.

2 Q. How?

3 A. Again, this is just one way that we're talking
4 about here, and, you know, I can probably -- that's
5 one way that we're talking about here.

6 How would they be implemented? There
7 are a variety of ways of implementing hardware
8 switches, the switches in hardware, and, you know,
9 we can talk about that if you would like.

10 Q. So I'm just trying to understand your switches in
11 hardware. Are you saying that the scatter loader
12 controller would cause these switches to switch in
13 a way that would cause data to move out of the
14 hardware buffer? Is that what you are saying?

15 MR. NIGHTINGALE: Objection, form,
16 scope.

17 A. Again, we're talking about a hypothetical, which is
18 just one way of doing this. I'm not talking about
19 any limitation that the patent is imposing on how
20 this happens.

21 You asked me how could this happen. I'm
22 discussing a hypothetical at some level. It's not

1 the only way. It's not a limitation of the claim.
2 I want to make that very clear. Again, it could
3 affect what I would call the flow of data through
4 the hardware.

5 BY MR. HAAG:

6 Q. So I don't think you actually answered my question.
7 So this is your hypothetical about how a system
8 could implement claim 1, right?

9 A. You asked me about a variety of ways, and I'm
10 trying to give you my best answer about different
11 ways it could do it.

12 Q. But it's your hypothetical. It's the switch's
13 hypothetical. That's not mine. It's yours, right?

14 A. It's a hypothetical.

15 Q. From you? You're saying that switches --

16 A. I wouldn't say --

17 Q. You said the switches could be used to somehow get
18 data out of the hardware buffer. You said that,
19 right?

20 A. I said it could affect the flow of data. I'm not
21 saying the switches themselves actually get the
22 data out of the hardware buffer.

1 Q. I'm just trying to figure out how, in your view,
2 these switches could affect the flow of data out of
3 the hardware buffer.

4 A. By changing where the data flows.

5 Q. How?

6 A. By switching it from one place to another.

7 Q. And what causes the switches to be switched?

8 A. In this hypothetical we're talking about here,
9 which is very far away from any claim limitation,
10 it's just one way of doing the claim that we're
11 talking about. I want to make that clear.

12 They would change the flow of data.
13 They would cause the data to flow into the right
14 part of the system memory directly.

15 Q. The switch hypothetically you are talking about,
16 it's not described in the '949 patent, is it?

17 A. That's right. You asked me about ways in which you
18 could implement it. We're discussing multiple
19 different ways. It's not discussed in the '949
20 patent. The '949 patent has a set of limitations.
21 I want to be very clear here that we're not --
22 we're getting way down below the level of detail

1 that the patent discloses because the patent is
2 claiming a certain way, a certain configuration at
3 some level, and it's not limited to any of the
4 things that I'm talking about right here
5 necessarily.

6 Q. Claim 1 does not require any particular level of
7 performance for scatter loading, correct?

8 A. Let me read claim 1. I would say it doesn't
9 explicitly mention performance. On the other hand,
10 the purpose of the entire purpose of the invention
11 is to provide increased performance. One of the
12 primary ways it does that is by limiting extraneous
13 copy operations and eliminating use of various
14 temporary or intermediate buffering operations used
15 in previous prior art systems.

16 Q. But you agree with me that claim 1 doesn't
17 explicitly require any level of performance, right?

18 A. I agree that claim 1 does not mention performance
19 explicitly, but the purpose of the patent is to
20 deliver, to enable increased performance in part by
21 the elimination of temporary and intermediate
22 buffering operations and additional copy operations

1 on the secondary processor characteristic of prior
2 art systems.

3 Q. Claim 1 does not require any particular level of
4 efficiency in scatter loading, correct?

5 A. Claim 1 does not explicitly mention efficiency, any
6 efficiency measure, but the point of the patent is
7 to enable efficient loading of images by
8 eliminating copying, excess copying operations and
9 excess temporary -- and use of temporary or
10 intermediate buffers as in prior art systems --

11 (Reporter clarification.)

12 A. -- or intermediate buffering as in prior art
13 systems over which the patent gets designed and
14 approved.

15 BY MR. HAAG:

16 Q. We agree that claim 1 does not require any
17 particular level of speed and scatter loading,
18 correct? That's a yes/no question.

19 A. I'm not going to give you -- what I'm going to say
20 is claim 1 does not mention speed explicitly. The
21 purpose of the invention is to improve the
22 performance of image loading in part by eliminating

1 the use of temporary and intermediate buffers as in
2 prior art systems and eliminating excess copying
3 operations between system memory locations as in
4 prior art systems.

5 Q. So you know that the scope of the patent is limited
6 by claims, right?

7 A. The claim and scope of the invention is limited by
8 claims, by the claims. That's my understanding,
9 yes.

10 Q. So the scope of the claims is not limited by some
11 purpose of the patent? You agree with me on that,
12 right?

13 MR. NIGHTINGALE: Objection, scope.

14 A. That's getting into a legal question, but I can
15 tell you my understanding. My understanding is, if
16 a system in this case because -- if a system
17 satisfies every limitation, then it satisfies the
18 claim. Otherwise, it doesn't.

19 And, again, that's my understanding as a
20 technical expert. I'm not trying to put forth any
21 legal opinion here.

22 BY MR. HAAG:

1 Q. Let's look at claim 22 of your declaration. That's
2 Exhibit 2015.

3 A. Are you asking me about my declaration? Are you
4 asking me to look at my declaration?

5 Q. Yes.

6 A. Okay. Where do you want when me to look?

7 Q. Paragraph 22.

8 A. I thought you said claim 22. I was not -- okay.
9 Good. Yes, I see paragraph 22.

10 Q. So we're on paragraph 22 of Exhibit 2015, right?

11 A. Exhibit -- yes.

12 Q. And you say that hardware buffer is distinct from
13 system memory, right?

14 A. Yes.

15 Q. So you mean that the hardware buffer cannot be the
16 same as the system memory in claim 1 of the '949
17 patent; is that right?

18 MR. NIGHTINGALE: Objection to form.

19 A. I think it has to be distinct from system memory,
20 for example, the system memory in claim 1.

21 BY MR. HAAG:

22 Q. You refer to a permanent dedicated buffer.

1 A. Uh-hum.

2 Q. Is a permanent buffer the same thing as a buffer
3 that is not a temporary buffer?

4 A. I would say that a permanent buffer is not a
5 temporary buffer. I wouldn't say it's the same
6 thing as not a temporary buffer.

7 Q. A permanent buffer is not a temporary buffer; is
8 that right?

9 A. The intention here is that permanent and temporary
10 be different kinds of buffers. I'm sorry. The
11 intention here is that a permanent buffer -- yeah,
12 a permanent buffer isn't a temporary buffer because
13 it's not temporary, it's permanent.

14 Q. Now, I'd like you to turn to paragraph 8 of your
15 declaration.

16 A. Okay.

17 Q. And at the end of that paragraph, you refer to main
18 or system memory of the computer often implemented
19 in DRAM.

20 A. And it says, "storing data during the execution of
21 a program is also part of that paragraph." It
22 occurs right after the word DRAM.

1 Q. Do you use the terms "main memory" and "system
2 memory" synonymously?

3 A. Certainly, there are people who could use -- who
4 would use the term main memory when they're talking
5 about system memory and system memory when they're
6 talking about main memory. I would hesitate to say
7 that they're exact synonyms.

8 Q. What's the difference?

9 A. I don't think -- one potential difference is the
10 connotations of system memory where people often
11 talk about system memories where, you know, you may
12 have, you know, some other specialized memory, such
13 as a GPU memory in the system, whereas main memory
14 typically refers to the main memory of the, you
15 know, main CPU, and I think system memory often
16 refers to the main memory of the CPU as well. But
17 they tend to use -- people tend to use system
18 memory in slightly different context often to mean
19 the same thing.

20 Q. DRAM is a common implementation of system memory;
21 is that right?

22 A. Common, I would say -- we went through this earlier

1 in the deposition when we are talking about this
2 Hennessy and Patterson, but, yeah, it's often --
3 but main or system memory is often implemented in
4 DRAM.

5 Q. If you'd go to paragraph 10 of your declaration.

6 A. Sure.

7 Q. You refer to a write buffer.

8 Do you see that?

9 A. I do.

10 Q. Is a write buffer part of a cache?

11 A. That depends on your perspective. Some people
12 would say it is, and other people would say it
13 isn't. I think it's -- for me, it is part of the
14 cache memory system and part of the memory system
15 more generally, but it is not -- I mean, I think --
16 I think people would say -- I think many people
17 would say that the write buffer is distinct from
18 the cache, even though it's part of it, and it
19 operates pretty closely with the cache.

20 Again, I could -- I could see other
21 people saying colloquially that it's just -- that
22 it's part of the cache or referring to it as part

1 of the cache when they're speaking about the system
2 in a more abstract level.

3 Q. So a write buffer is typically part of the cache?

4 A. No, I didn't say that. It depends on how you're
5 talking about the cache and the level of
6 abstraction you're talking about. If you want to
7 be precise, a cache -- a write buffer is a
8 component that is part of -- is a component that
9 makes the -- that is -- that interoperates with the
10 cache, that works with the cache.

11 Q. So you earlier said, when I asked you about a write
12 buffer you said, "I think for me it is part of a
13 cache memory system." Is that true?

14 A. If you understand what I mean by cache memory
15 system, here I'm referring to the entire memory
16 system of the computer as seen, for example, in
17 Figure 5.1 of the Hennessy and Patterson book that
18 we were talking about earlier. There's a
19 difference between the cache memory, which is just
20 the cache itself, and the memory system, which can
21 include a cache. And I said cache memory system in
22 that answer. I believe I was referring to the

1 entire memory system.

2 Q. So where would a write buffer reside in this
3 overall memory system?

4 A. You're -- logically, I think -- why don't we go to
5 Hennessy and Patterson at 289. Maybe that'll clear
6 things up here. Yeah, let's go to 289. They may
7 even have a diagram. I don't know.

8 Okay. I'm still getting to 289.

9 Q. I think you meant page 288.

10 A. Could be. I mean, I'm still -- still trying to get
11 there.

12 Oh, yeah. So let's look a little bit
13 lower down where they may have a more detailed
14 figure. Typically -- and, again, we're talking
15 about a logical operation here. People would say
16 as -- it would sit between -- again, logically, at
17 this level of abstraction and different systems
18 would have very -- could have different
19 architectures when you bore down and look at the
20 different level of detail, but in general, it would
21 sit between the cache and the main -- and the main
22 memory.

1 Q. So let's look at Figure 5.1 of Exhibit 2014, okay?

2 A. Sure.

3 Q. Where would a write buffer reside in Figure 5.1 in
4 your view?

5 A. Again, logically somewhere between the cache and --

6 Q. And on the level of speed shown in Figure 5.1, at
7 what level of speed would a write buffer operate?

8 A. That would vary substantially depending on the
9 architecture, but it would have to be fast enough,
10 as Hennessy and Patterson says: "to allow the
11 cache to proceed as soon as the data are placed in
12 the buffer rather than wait the full latency to
13 write the data into memory." And that's, again,
14 from Hennessy and Patterson, I believe fourth
15 edition, and I'm quoting page 289. Let me see if I
16 can find page 289. Yeah, it's the bottom of page
17 289.

18 Q. What -- what were you referring to at the bottom of
19 page 289?

20 A. Look at the bottom of page 289. You asked me how
21 fast or the speed of the write buffer. And it says
22 the very last sentence on page 289: "Both write

1 strategies can use a write buffer to allow the
2 cache to proceed as soon as the data is placed in
3 the buffer rather than wait the full latency to
4 write the data into memory."

5 It would be half the write buffer would
6 be implemented efficiently enough to provide that
7 particular characteristic to the -- to the machine.

8 Q. Could the hardware buffer in the '949 Patent be
9 implemented as RAM?

10 A. Let's go take a look at the -- at my expert -- the
11 remand declaration, paragraph -- I believe it's 22.

12 Wait. Come on. Okay. 16. Okay. 22.

13 So "'hardware buffer' should be
14 construed as 'a permanent, dedicated buffer that is
15 distinct from system memory,'" so that proposed
16 construction focuses on one particular aspect of
17 it. It doesn't focus on any specific technology
18 for implementing it. I would say in some
19 situations, depending on the kind of RAM that
20 you're talking about, it could potentially be
21 implemented as RAM, but, again, you'd have to take
22 a look at the specific system and see that in the

1 context of the claim, that it makes sense for the
2 hardware buffer to be implemented in that
3 particular whatever technology you're talking
4 about.

5 And, again, I'd point out that RAM here
6 is not limited to DRAM. DRAM is a kind of RAM.
7 And we also talked earlier about SRAM, which is
8 static RAM.

9 Q. So a hardware buffer could be, in theory,
10 implemented as SRAM?

11 A. Correct. In general, the construction that I'm
12 putting forward here doesn't focus on the
13 particular technology that it would be implemented
14 in; it focuses on whether it's a permanent,
15 dedicated buffer distinct from system memory. I
16 would say that depending on the system and how well
17 and -- and depending on the rest of claim 1, it
18 could be implemented in certain kinds of RAM.

19 Q. Including SRAM?

20 A. And, again, I'm talking about there are many kinds
21 of RAM as you see in Hennessy and Patterson
22 Figure 1. Then these kind of RAMs have very many

1 different kind of access patterns. Static RAM is a
2 kind of a RAM that has a certain kind of access
3 patterns.

4 Q. So I'm just not quite sure I got the answer to my
5 question, so I'll try it again.

6 A. Sure.

7 Q. Do you agree that the hardware buffer in the
8 '949 Patent could be implemented in SRAM?

9 A. I see. So referring to paragraph 22 of my expert
10 declaration, that focuses on -- on the -- that
11 presents the proposed construction of the term
12 "hardware buffer." The hardware buffer
13 construction doesn't reference any specific memory
14 technology or technology for implementing the
15 buffer. I'll point out that if it satisfies all
16 the other limitations of claim 1, then I don't see
17 any reason why it couldn't be implemented in
18 certain kinds of RAM, assuming that it satisfies
19 the remainder of the requirements of claim 1.

20 And whether it made sense to implement
21 it in any particular kind of RAM, in static RAM,
22 dynamic RAM, any other kind of RAM, would depend on

1 the system that it had.

2 Q. So let's look at claim 1 of the '949 Patent again.

3 A. Sure.

4 Any particular aspect of it you want me
5 to look at?

6 Q. Yes. I'm trying to find it here.

7 Yeah. The part of claim 1 that says
8 "the image header and each data segment being
9 received separately."

10 A. I see that.

11 Q. What does that mean?

12 MR. NIGHTINGALE: Objection, form.

13 A. This hasn't come up -- this certainly hasn't come
14 up in my declaration. I would say that it just
15 means that they have to be received separately, as
16 the claim says.

17 BY MR. HAAG:

18 Q. So that means that the entire executable image is
19 not received together in claim 1; is that right, by
20 the hardware buffer?

21 A. Again, we're getting into parts of the
22 interpretation of the claim. I would just say that

1 they have to be received separately, as the claim
2 says. And I don't -- I would hesitate to go -- to
3 characterize that as together or apart. I mean, I
4 think we should focus on and stick with the
5 language of the claim as best we can to be sure
6 that we don't -- that we're understanding each
7 other.

8 Q. So in the claims, the hardware buffer needs to
9 receive the image header and the data segments
10 separately; is that right?

11 A. Well, I mean, again, just to be precise, you have a
12 system memory and a hardware buffer for receiving,
13 and it's certainly those things together somehow
14 have to receive the image header, in each case
15 segment, and the image header and the data segment
16 have to be received separately. And -- and
17 certainly, the data segment are scanned, though,
18 directly from the hardware buffer to the system
19 memory. I wouldn't say the whole image is received
20 necessarily by the hardware buffer itself in
21 claim 1. I don't think claim 1 necessarily imposes
22 that particular restriction that you just asked me

1 about on a hardware buffer.

2 Q. So the hardware buffer in claim 1 is not allowed to
3 receive the image header and each data segment
4 together, right?

5 A. I think it says they have to be received
6 separately, and if you're using together as somehow
7 not separately, then I think I would agree, but I
8 think the more important thing is if they're not
9 received separately, they're not -- if the system
10 doesn't receive the image header and each data
11 segment -- the image header and each data segment
12 separately, then it doesn't fall within the claims
13 -- the scope of the claimant. And, again, I'm just
14 doing a logical transformation on the language of
15 the claim.

16 Q. Are there permanent buffers that are less efficient
17 than temporary buffers?

18 A. What's the scope of your question? Are you asking
19 me in all of computer science?

20 Q. Sure.

21 A. Okay. So buffers are present in various
22 different -- in fact, let me go to my expert

1 declaration here, and I think I can point you to
2 something that's useful to you.

3 So let's see.

4 Okay. See paragraph 7 of my expert
5 declaration.

6 Q. Just give me a moment please. And then --

7 A. So what I'm seeing here is that "Buffers that
8 support the transfer of data are ubiquitous in
9 computing generally." They "can appear in a wide
10 variety of contexts, implemented in a wide variety
11 of storage technologies, with the specific
12 characteristics of the buffer specialized as
13 appropriate for the context in which they appear."
14 So you can have in some context -- not necessarily
15 the context of the -- of claim 1 or the context of
16 the '949 Patent -- in some contexts, you can have
17 permanent buffers that have various access
18 characteristics because of the context in which
19 they appear.

20 Okay. And in the context of the '949
21 Patent and the context of claim 1, the temporary
22 buffers that are described and -- as prior art to

1 the '949 Patent cause less efficient data -- they
2 cause less efficient image transfers than the use
3 of the hardware buffer as part of the direct
4 transfer mechanism.

5 So you wouldn't achieve the benefit of
6 the '949 Patent if the permanent buffer that you
7 were using for that purpose was -- was slower or
8 significantly slower than some temporary buffer of
9 the kind referred to in the '949 Patent.

10 Okay. Outside the context of the '949
11 Patent, you can imagine permanent buffers being
12 implemented in a wide range of technologies for a
13 wide range of purposes. And I'm not going to tell
14 you that outside the context of the '949 Patent in
15 the broad scope of computing every permanent buffer
16 is more efficient than every temporary buffer,
17 again, in the broad scope of computing outside the
18 context of the '949 Patent.

19 Q. You agree with me that it's possible to have a
20 permanent buffer that is less efficient than a
21 temporary buffer, correct?

22 A. Not in a --

1 MR. NIGHTINGALE: Asked and answered.
2 A. So, again, outside the context of the '949 Patent
3 and, again, referring back to paragraph 7 of my
4 expert declaration where I talk about the ubiquity
5 of buffers in computing generally, throughout all
6 of computing, you can find permanent buffers that
7 have certain performance characteristics because of
8 the context in which they're being used. You can
9 find other temporary buffers in different contexts
10 that have difficult performance characteristics
11 because of the context in which they're being used.
12 And I'm not going to tell you that every permanent
13 buffer in every context is faster than any other
14 temporary buffer that occurs in any other context.

15 But what I will tell you is that the
16 permanent buffers and the -- or the hardware
17 buffers in the '949 Patent are designed to provide
18 performance characteristics that are -- improve on
19 the performance characteristics that you'd get by
20 using temporary buffers or intermediate buffers
21 described in the prior art of the '949 Patent.

22 MR. HAAG: No more questions. Thank

1 you.

2 MR. NIGHTINGALE: Counselor, give us a
3 few minutes and we'll see if we have any redirect.

4 Can we take a 15-minute break?

5 MR. HAAG: Yeah, I mean, if you need 15;
6 I'll be back in 5.

7 MR. NIGHTINGALE: Sure. And I'll be
8 back if we have a decision one way or the other
9 ahead of time.

10 MR. HAAG: Okay. Off the record.

11 (Off the record at 9:00 a.m.)

12 (Back on the record at 9:00 a.m.)

13 MR. NIGHTINGALE: The patent owner has
14 no questions.

15 MR. HAAG: Thank you, Dr. Rinard.

16 THE WITNESS: Thank you.

17 (The deposition was concluded at
18 9:00 a.m.)

19

20

21

22

1 CERTIFICATE OF SHORTHAND REPORTER - NOTARY PUBLIC

2 I, RENEE J. OGDEN, Certified Reporter and
3 Notary Public within and for the State of Michigan
4 do hereby certify:

5 That MARTIN RINARD, Ph.D., the witness whose
6 deposition is hereinbefore set forth, was duly sworn
7 by me before the commencement of such deposition and
8 that such deposition was taken before me and is a
9 true record of the testimony given by such witness.

10 I further certify that the adverse party,
11 QUALCOMM INCORPORATED, was represented by counsel at
12 the deposition.

13 I further certify that the deposition of
14 MARTIN RINARD, Ph.D., was conducted virtually via
15 zoom on Friday, June 3, 2022, commencing at
16 7:03 a.m. to 9:00 a.m.

17 I further certify that I am not related to
18 any of the parties to this action by blood or
19 marriage, I am not employed by or an attorney to any
20 of the parties to this action, and that I am in no way
21 interested, financially or otherwise, in the outcome
22 of this matter.

1 IN WITNESS WHEREOF, I have hereunto set my
2 hand this 10th day of June, 2022.

3

4 My commission expires:


5 June 21, 2025

6

7

8

9



10 NOTARY PUBLIC IN AND FOR

11 THE STATE OF MICHIGAN

12

13

14

15

16

17

18

19

20

21

22

A			
about	34:2, 34:15,	additional	78:5, 78:20,
7:18, 13:10,	35:2, 35:4,	13:2, 18:16,	79:5, 80:2,
13:11, 15:22,	36:15, 36:16,	19:12, 67:22	80:21, 81:11,
19:10, 21:6,	39:18, 39:22,	additionally	82:13, 84:17,
25:5, 27:3,	42:4, 43:7,	15:13	85:2, 85:3
32:6, 32:19,	43:9, 49:7,	address	ago
39:2, 40:4,	49:18, 55:12,	5:22, 6:3, 6:4,	43:4
40:12, 40:17,	55:13, 56:14,	11:11	agree
41:6, 41:7,	56:16, 56:19,	adds	5:8, 5:10, 7:4,
41:10, 41:13,	57:4, 57:6,	18:16, 19:12	14:20, 16:7,
42:16, 43:1,	57:10, 58:5,	administering	16:10, 16:18,
44:3, 45:16,	58:6, 58:9,	5:1	23:9, 37:17,
45:17, 46:13,	62:13, 62:17,	advance	38:3, 39:4,
47:7, 48:18,	79:1, 79:2,	4:17	44:18, 45:3,
50:3, 50:8,	83:17	adverse	45:6, 45:14,
51:7, 54:20,	accessed	87:10	45:18, 45:21,
55:6, 57:21,	32:15, 54:3	affect	54:21, 55:11,
58:13, 58:19,	accesses	63:7, 63:8,	57:6, 57:11,
62:19, 63:13,	41:12	63:15, 65:3,	57:14, 58:4,
64:4, 64:5,	accessing	65:20, 66:2	67:16, 67:18,
64:9, 64:17,	56:10	affirmed	68:16, 69:11,
64:18, 65:7,	according	5:13	79:7, 82:7,
65:9, 65:10,	33:2, 36:7	after	84:19
66:8, 66:11,	accurate	5:12, 12:14,	agreement
66:15, 66:17,	10:21, 14:5,	71:22	5:5
67:4, 70:3,	32:8, 32:10,	again	ahead
72:5, 72:6,	38:21, 39:13,	9:13, 9:22,	86:9
72:11, 73:1,	44:20, 45:5	10:10, 16:3,	all
74:1, 74:5,	accurately	19:4, 21:10,	8:8, 17:19,
74:6, 74:11,	30:18	21:15, 30:9,	18:19, 37:11,
74:18, 75:15,	achieve	32:2, 32:21,	37:13, 37:17,
77:20, 78:4,	84:5	33:12, 34:1,	37:19, 37:22,
78:7, 78:20,	acknowledge	34:7, 34:19,	38:2, 39:2,
82:1, 85:4	4:20	35:11, 38:11,	39:4, 39:8,
above	across	38:17, 38:22,	43:16, 43:19,
37:10, 43:20	45:3	39:6, 42:17,	52:13, 57:12,
abstract	action	43:13, 45:15,	58:2, 58:4,
42:17, 74:2	43:5, 87:18,	47:3, 48:17,	79:15, 82:19,
abstraction	87:20	49:9, 50:8,	85:5
30:9, 74:6,	actual	50:18, 52:10,	allow
75:17	30:10	54:8, 56:5,	76:10, 77:1
access	actuality	57:19, 58:1,	allowed
31:17, 32:1,	38:18	61:17, 63:20,	82:2
32:2, 32:6,	actually	64:3, 64:17,	allows
32:11, 32:19,	42:9, 65:6,	65:2, 69:19,	14:17, 20:3
33:6, 33:16,	65:21	73:20, 75:14,	also
	adding	75:16, 76:5,	7:7, 7:16,
	12:17, 17:8	76:13, 77:21,	15:13, 16:21,

<p>29:18, 44:2, 71:21, 78:7 although 38:20, 41:4 amount 10:14 another 4:8, 44:21, 66:6 answer 6:8, 6:17, 10:9, 19:15, 27:16, 43:16, 55:8, 65:10, 74:22, 79:4 answered 55:3, 55:17, 65:6, 85:1 answers 7:1, 7:8 anticipate 4:6 any 4:10, 4:17, 5:3, 6:12, 7:13, 7:19, 8:15, 8:22, 20:11, 21:21, 29:14, 33:2, 33:6, 34:11, 35:1, 35:12, 38:1, 53:7, 60:3, 60:6, 60:15, 60:21, 61:11, 61:22, 62:4, 64:19, 66:9, 67:3, 67:6, 67:17, 68:3, 68:5, 68:16, 69:20, 77:17, 79:13, 79:17, 79:21, 79:22, 80:4, 85:13, 85:14, 86:3, 87:18, 87:19 apart 81:3 apologize 4:17</p>	<p>appeal 1:3 appear 83:9, 83:13, 83:19 appearances 2:1 appears 8:1, 8:3, 10:1, 10:6 apply 62:18 appreciate 7:3 approach 22:6 appropriate 83:13 approved 68:14 approximately 6:15, 10:7 architecture 24:8, 24:12, 24:16, 24:20, 29:2, 30:10, 30:13, 30:14, 30:17, 32:16, 36:3, 41:14, 42:18, 63:21, 76:9 architecture-a 22:5 architectures 30:19, 39:3, 40:17, 40:18, 42:18, 75:19 arlington 6:1 arrangement 5:3 art 67:15, 68:2, 68:10, 68:12, 69:2, 69:4, 83:22, 85:21 aside 61:10, 61:22</p>	<p>asked 12:15, 50:3, 55:2, 55:16, 64:21, 65:9, 66:17, 74:11, 76:20, 81:22, 85:1 asking 6:20, 13:9, 13:11, 19:10, 25:2, 54:13, 54:14, 55:9, 55:22, 56:2, 58:15, 61:17, 70:3, 70:4, 82:18 aspect 77:16, 80:4 assuming 79:18 attached 22:17, 22:19 attending 4:5 attorney 87:19 attorneys 4:19 authors 33:2 avenue 2:6 aware 4:8, 6:14, 24:18 away 4:10, 35:16, 36:7, 66:9 axis 29:12</p> <hr/> <p style="text-align: center;">B</p> <hr/> <p>back 19:16, 38:16, 40:4, 43:11, 44:8, 44:10, 46:17, 57:20, 85:3, 86:6,</p>	<p>86:8, 86:12 background 24:7, 24:10 backup 4:9 ballpark 6:18, 10:10, 33:13, 34:1 based 15:3, 15:19, 20:8, 20:21, 23:12, 47:5, 51:1, 51:15 baseline 25:12 basis 41:22 bauer 7:17, 8:11 bear 32:21, 44:7 because 14:5, 14:10, 14:21, 19:16, 42:20, 43:5, 48:17, 55:20, 57:10, 61:4, 63:12, 67:1, 69:16, 71:12, 83:18, 85:7, 85:11 becomes 35:17, 39:1 been 5:13, 6:15, 7:10, 10:17, 10:19, 11:1, 16:22, 22:20, 26:11, 28:16, 30:16, 42:20, 46:12, 48:8 beeping 36:19 before 1:3, 4:16, 6:16, 7:11, 8:18, 12:14, 22:21, 87:7,</p>
---	--	---	---

<p>87:8 begins 11:20 behalf 2:3, 2:11 being 47:1, 56:6, 60:12, 80:8, 84:11, 85:8, 85:11 believe 8:18, 11:13, 11:18, 13:18, 17:13, 20:1, 25:6, 35:20, 37:22, 40:15, 49:4, 50:3, 50:7, 61:14, 62:5, 74:22, 76:14, 77:11 below 31:5, 35:17, 66:22 benefit 84:5 best 4:7, 6:12, 7:1, 7:6, 7:7, 65:10, 81:5 better 54:10 between 12:20, 13:6, 13:13, 14:3, 14:6, 14:17, 15:6, 16:6, 16:8, 17:10, 19:21, 20:4, 20:12, 20:13, 21:2, 25:12, 25:22, 26:3, 26:4, 29:7, 38:12, 43:21, 44:5, 69:3, 74:19, 75:16, 75:21, 76:5 beyond 49:9</p>	<p>bit 6:19, 44:7, 44:14, 46:11, 58:19, 75:12 blood 87:18 board 1:3 book 22:12, 22:15, 22:19, 22:22, 23:4, 23:11, 23:15, 24:2, 24:18, 31:19, 36:22, 37:20, 38:13, 39:12, 41:1, 44:19, 45:4, 45:8, 45:9, 45:15, 74:17 books 22:3, 22:7, 23:20, 24:6, 24:7, 24:12, 46:3 bore 75:19 both 76:22 bottom 34:16, 44:1, 76:16, 76:18, 76:20 bounds 59:1 box 30:2, 30:6, 31:3 break 46:14, 86:4 broad 84:15, 84:17 broader 16:10 broadly 44:19 buffer's 54:1</p>	<p>buffering 67:14, 67:22, 68:12 buffers 68:10, 69:1, 71:10, 82:16, 82:17, 82:21, 83:7, 83:17, 83:22, 84:11, 85:5, 85:6, 85:9, 85:16, 85:17, 85:20 build 61:2 built 30:16 bullet 40:10</p> <hr/> <p style="text-align: center;">C</p> <hr/> <p>cache 33:16, 34:4, 34:14, 35:2, 35:10, 36:9, 36:11, 36:12, 36:13, 37:14, 37:18, 38:1, 38:4, 38:6, 38:9, 38:12, 38:19, 39:5, 39:8, 39:9, 39:14, 39:15, 40:16, 40:17, 40:18, 40:20, 41:3, 41:8, 41:11, 41:14, 42:4, 73:10, 73:14, 73:18, 73:19, 73:22, 74:1, 74:3, 74:5, 74:7, 74:10, 74:13, 74:14, 74:19, 74:20, 74:21, 75:21, 76:5, 76:11, 77:2 caches 39:2, 40:13</p>	<p>call 36:16, 65:3 called 5:12, 31:3, 36:5, 40:10, 41:19, 41:21 calls 58:21 can't 61:22 cannot 6:12, 70:15 capacity 44:13, 44:15 caption 25:10, 35:21 capture 34:22, 41:12 captured 30:17 careful 48:17 carefully 16:13 case 10:2, 17:1, 21:19, 27:10, 34:10, 48:8, 49:15, 69:16, 81:14 cases 26:18 cause 61:3, 62:6, 62:12, 64:12, 64:13, 66:13, 84:1, 84:2 causes 53:16, 66:7 causing 50:10, 56:10 caveat 39:1, 39:7 caveats 37:19 certain 14:21, 32:22, 61:1, 62:6,</p>
---	---	---	---

<p>67:2, 78:18, 79:2, 79:18, 85:7 certainly 10:11, 61:5, 72:3, 80:13, 81:13, 81:17 certificate 87:1 certified 87:2 certify 87:4, 87:10, 87:13, 87:17 chance 21:9 change 33:3, 33:4, 34:8, 34:20, 35:13, 63:18, 66:12 changed 31:18, 31:20 changing 66:4 chapter 23:14 chapters 23:15 characteristic 68:1, 77:7 characteristics 35:1, 83:12, 83:18, 85:7, 85:10, 85:18, 85:19 characterization 14:20, 32:8, 32:10 characterize 10:16, 33:21, 46:1, 47:1, 56:19, 81:3 check 22:11 chip 26:14, 26:16, 26:17, 26:22,</p>	<p>27:12, 27:22, 45:19 chips 26:18, 28:5, 28:15, 28:16 chunks 49:13, 49:18 circle 31:2, 31:6 circuit 41:20, 43:6 circuits 41:19 cite 24:5 cited 23:21 claimant 82:13 claiming 67:2 claims 11:11, 11:14, 11:16, 16:17, 69:6, 69:8, 69:10, 81:8, 82:12 clarification 9:3, 68:11 clarify 24:15, 26:15, 47:17, 47:20 clean 7:20, 17:13 clear 19:17, 60:18, 65:2, 66:11, 66:21, 75:5 clearly 59:1 clock 41:9, 41:15, 41:16, 41:21, 42:5, 42:6, 42:12, 42:14, 42:16, 43:2, 43:4, 43:9, 44:3 close 39:18, 40:1,</p>	<p>43:7, 43:9 closely 73:19 colloquially 73:21 column 34:16 com 2:9, 2:18 come 61:17, 61:20, 77:12, 80:13 commencement 87:7 commencing 87:15 commission 88:4 common 72:20, 72:22 compare 33:15 compared 27:21 comparing 25:19, 25:22, 26:2 comparison 29:6 completely 53:21 complicated 38:19, 41:14, 42:19 component 74:8 components 34:2, 34:5, 42:11, 54:1, 57:2 compound 40:3 comprising 50:5 compromises 40:21 computer 4:11, 22:5,</p>	<p>24:8, 24:16, 24:20, 26:9, 26:10, 28:4, 28:10, 28:14, 30:8, 30:11, 36:2, 44:7, 49:11, 71:18, 74:16, 82:19 computers 29:5, 37:12, 37:17, 38:1, 39:4, 39:8, 39:9, 39:11, 42:3, 45:3 computing 24:17, 36:4, 83:9, 84:15, 84:17, 85:5, 85:6 concept 36:2, 36:3 conceptual 30:14, 30:20, 43:2 conceptually 49:1 concerned 44:13 concerns 45:2 concluded 86:17 conclusion 23:12 conditions 17:1 conducted 1:16, 87:14 configuration 14:15, 18:6, 18:13, 19:13, 19:18, 58:13, 67:2 configure 15:15 configured 14:13, 15:15, 17:22, 18:11,</p>
--	---	---	--

<p>50:6, 50:17, 50:19, 50:21, 51:4, 51:13, 51:14, 58:1, 58:3, 62:11 connect 4:15, 56:22 connotations 57:11, 58:4, 62:17, 72:10 consent 5:2 consider 16:13, 16:15 considerations 44:22, 45:1 constraints 28:13 construction 11:17, 11:19, 77:16, 78:11, 79:11, 79:13 construed 77:14 contains 16:20, 57:10 contents 3:1, 23:14, 23:16 context 12:9, 12:11, 12:13, 13:2, 16:12, 16:13, 16:16, 43:16, 43:19, 44:19, 44:21, 45:4, 45:8, 45:15, 47:15, 52:11, 58:5, 62:17, 72:18, 78:1, 83:13, 83:14, 83:15, 83:18, 83:20, 83:21, 84:10, 84:14, 84:18, 85:2, 85:8, 85:11, 85:13, 85:14 contexts 83:10, 83:16,</p>	<p>85:9 control 14:13, 57:17 controller 12:17, 14:9, 14:16, 15:15, 17:7, 17:15, 17:16, 17:22, 18:6, 18:7, 18:11, 18:14, 19:13, 49:7, 49:17, 50:4, 50:6, 50:9, 50:13, 50:19, 50:21, 51:8, 51:13, 53:5, 53:8, 53:15, 53:16, 54:4, 55:12, 56:4, 56:5, 56:8, 56:9, 56:13, 57:4, 57:9, 57:17, 58:1, 58:6, 58:9, 62:9, 62:11, 64:12 conversations 4:12 conway 5:21 coordinate 49:21 coordinated 51:5 copied 21:21, 46:19, 47:1, 47:11 copies 7:20, 8:19, 20:2 copy 8:2, 8:3, 8:6, 46:9, 47:14, 48:21, 67:13, 67:22 copying 12:19, 13:6, 13:13, 14:2,</p>	<p>14:6, 14:17, 15:6, 17:10, 19:21, 20:3, 20:11, 48:7, 48:8, 48:10, 68:8, 69:2 corporation 1:5 correct 8:21, 9:15, 11:13, 27:9, 31:4, 50:16, 51:11, 67:7, 68:4, 68:18, 78:11, 84:21 correctly 35:20 corresponding 30:11, 41:2 cost 44:14 costs 28:11, 28:12 could 16:15, 21:3, 27:16, 30:3, 30:8, 38:20, 56:3, 56:5, 56:8, 57:12, 57:13, 58:12, 58:16, 60:1, 60:10, 61:1, 61:2, 64:21, 65:2, 65:8, 65:11, 65:17, 65:20, 66:2, 66:18, 72:3, 73:20, 75:10, 75:18, 77:8, 77:20, 78:9, 78:18, 79:8 couldn't 79:17 counsel 5:2, 5:5, 46:12, 87:11 counselor 86:2</p>	<p>couple 10:19, 22:2, 22:16, 37:19 course 24:17, 29:14 courses 24:20 court 4:19, 6:10 covered 39:12 covers 29:13 cpu 30:22, 31:3, 32:6, 33:16, 36:8, 72:15, 72:16 csr 1:22 current 5:22 currently 6:2 cutler 2:4 cycle 39:19, 40:1, 40:4, 41:9, 41:16, 41:17, 42:5, 42:6, 42:12, 42:15, 42:19, 43:8, 43:9, 43:12, 43:20, 43:21, 44:2, 44:3, 44:6, 45:6, 45:9</p> <hr/> <p style="text-align: center;">D</p> <hr/> <p>date 32:22, 33:1 day 2:12, 5:10, 88:2 dc 2:7 decades 26:12, 28:15,</p>
--	--	---	---

<p>43:4 decent 10:14, 10:17 decision 86:8 declar 9:14 declaration 9:14, 10:1, 10:8, 11:4, 13:1, 21:4, 21:22, 22:17, 22:20, 23:22, 70:1, 70:3, 70:4, 71:15, 73:5, 77:11, 79:10, 80:14, 83:1, 83:5, 85:4 dedicated 70:22, 77:14, 78:15 deep 17:3, 17:5, 28:2, 61:5, 63:20 deeply 32:13, 61:4 defendant 13:21, 13:22 define 43:20 defined 45:8 defining 44:4 deliver 67:20 density 28:12 depend 53:21, 54:19, 79:22 depending 76:8, 77:19, 78:16, 78:17 depends 16:12, 61:19, 73:11, 74:4</p>	<p>depos 4:4 deposed 6:15, 7:10, 10:19, 11:1 deposition 1:15, 4:20, 4:21, 4:22, 8:18, 73:1, 86:17, 87:6, 87:7, 87:8, 87:12, 87:13 describe 48:10, 60:11, 62:16, 62:22 described 51:5, 66:16, 83:22, 85:21 design 45:1 designed 68:13, 85:17 designs 44:13, 44:14 desktop 26:11, 29:4, 37:12, 37:22, 39:11 detail 63:1, 66:22, 75:20 detailed 75:13 details 39:2 determine 63:12 devices 33:17, 34:5, 36:8, 36:12, 36:14, 42:10 diagram 75:7 difference 72:8, 72:9, 74:19 differences 16:6, 16:8,</p>	<p>21:2 different 11:16, 11:18, 27:11, 27:21, 28:5, 28:9, 30:13, 40:17, 40:18, 45:1, 45:2, 65:10, 66:19, 71:10, 72:18, 75:17, 75:18, 75:20, 79:1, 82:22, 85:9 difficult 10:9, 10:12, 19:14, 85:10 direct 60:8, 84:3 directly 12:18, 15:4, 15:16, 15:20, 17:8, 20:1, 20:9, 20:20, 20:22, 23:13, 47:6, 50:11, 51:2, 51:16, 52:21, 56:11, 56:12, 66:14, 81:18 disagree 44:20 discloses 67:1 discussed 66:19 discussing 64:22, 66:18 discussions 4:10 distinct 32:14, 70:12, 70:19, 73:17, 77:15, 78:15 document 9:20 documents 7:13, 7:14, 7:19, 8:16,</p>	<p>8:22, 9:6, 17:4 doing 14:14, 23:1, 55:20, 56:22, 59:17, 61:21, 64:18, 66:10, 82:14 done 45:22 dorr 2:4 down 41:7, 66:22, 75:13, 75:19 downloaded 8:19 dr 9:15, 86:15 dram 25:17, 25:20, 26:1, 26:3, 26:5, 26:6, 26:8, 26:13, 26:21, 27:11, 27:21, 29:21, 30:3, 30:4, 30:7, 44:14, 45:7, 45:14, 71:19, 71:22, 72:20, 73:4, 78:6 drams 28:7, 37:12, 45:10 drive 42:9, 45:1 driven 41:20 drives 41:22, 42:6, 43:3 duly 5:13, 87:6 during 71:20 dynamic 79:22</p> <hr/> <p style="text-align: center;">E</p> <hr/> <p>each 4:16, 15:2,</p>
---	--	--	--

<p>15:19, 20:8, 20:21, 47:4, 50:22, 51:14, 54:10, 80:8, 81:6, 81:14, 82:3, 82:10, 82:11 earlier 40:16, 72:22, 74:11, 74:18, 78:7 edition 24:2, 30:12, 41:1, 76:15 editions 22:6, 24:10 efficiency 68:4, 68:5, 68:6 efficient 68:7, 82:16, 84:1, 84:2, 84:16, 84:20 efficiently 77:6 elaborate 41:3 electronic 8:22 element 12:17, 17:8, 20:7, 20:11, 47:4, 52:3 elements 18:12, 52:15, 52:16 eliminating 67:13, 68:8, 68:22, 69:2 elimination 67:21 embedded 29:4 emphasis 44:14 emphasize 34:19 employed 87:19</p>	<p>enable 67:20, 68:7 enabled 4:13 end 71:17 engineered 42:20 enough 41:8, 41:12, 42:4, 76:9, 77:6 entire 48:20, 52:12, 67:10, 74:15, 75:1, 80:18 even 39:8, 73:18, 75:7 every 8:4, 41:21, 43:4, 44:22, 69:17, 84:15, 84:16, 85:12, 85:13 everyone 4:5 exact 6:17, 10:9, 10:13, 33:6, 72:7 exactly 34:11, 51:7, 54:14 examination 3:5, 5:16, 23:2 examined 5:15, 8:4 examining 9:22 example 34:4, 40:6, 47:19, 70:20, 74:16 excerpts 23:10 excess 68:8, 68:9, 69:2</p>	<p>excludes 13:6, 14:2, 15:6 excluding 12:19, 17:10, 19:20 executable 15:16, 20:19, 52:6, 80:18 execution 43:3, 71:20 exhibit 3:10, 7:21, 8:7, 8:10, 8:14, 8:19, 9:6, 9:12, 11:5, 22:10, 22:13, 22:17, 22:18, 23:7, 23:9, 23:18, 24:1, 25:1, 25:8, 28:19, 32:5, 35:22, 36:22, 70:2, 70:10, 70:11, 76:1 exhibits 3:9, 3:11 expect 28:13, 29:20, 34:10 expert 15:9, 59:1, 69:20, 77:10, 79:9, 82:22, 83:4, 85:4 expires 88:4 explicitly 32:3, 67:9, 67:17, 67:19, 68:5, 68:20 expressly 12:19, 17:9, 19:20, 20:7 extensively 16:22, 42:21 extent 39:13</p>	<p>external 26:6, 26:13, 26:15 extract 42:21 extraneous 67:12</p> <hr/> <p style="text-align: center;">F</p> <hr/> <p>fab 27:4, 28:3, 28:16 fabrication 27:5, 27:12, 27:20 fact 15:6, 26:9, 33:4, 82:22 fair 23:19, 27:13, 30:7 fall 82:12 familiar 8:5, 24:8, 24:9 far 32:16, 58:22, 61:7, 66:9 fast 41:9, 41:15, 42:4, 76:9, 76:21 faster 45:6, 45:10, 45:13, 45:14, 85:13 feature 18:17 few 10:15, 10:20, 86:3 field 44:3 fifth 22:6, 40:22 figure 21:12, 21:17, 24:22, 25:3,</p>
---	---	---	--

<p>25:7, 25:9, 25:10, 25:19, 26:2, 27:17, 27:20, 28:21, 29:3, 29:6, 29:9, 29:11, 29:15, 29:18, 29:22, 30:1, 30:6, 30:12, 30:18, 31:2, 31:15, 32:5, 32:18, 33:18, 33:21, 34:1, 34:3, 34:5, 34:6, 34:14, 34:17, 35:2, 35:8, 35:9, 35:15, 35:21, 38:15, 38:20, 40:15, 41:1, 41:2, 41:4, 47:18, 47:19, 47:21, 53:12, 53:13, 60:20, 66:1, 74:17, 75:14, 76:1, 76:3, 76:6, 78:22 filed 10:1, 22:20 final 21:7, 21:13, 21:15, 21:18, 21:20 financially 87:21 find 11:4, 25:7, 34:11, 39:9, 76:16, 80:6, 85:6, 85:9 finding 19:14 fine 46:15 first 5:13, 9:2, 9:8, 9:12, 11:3,</p>	<p>17:20, 18:2, 25:10, 29:3, 31:13, 32:3, 37:8, 37:19, 41:8, 44:12, 45:11 flow 47:22, 48:19, 49:13, 49:14, 53:4, 56:20, 59:8, 59:16, 59:18, 59:20, 63:8, 63:15, 65:3, 65:20, 66:2, 66:12, 66:13 flows 49:1, 49:12, 52:13, 63:7, 63:12, 63:18, 66:4 fly 61:18 focus 77:17, 78:12, 81:4 focuses 77:16, 78:14, 79:10 following 18:15 follows 5:15 form 13:8, 18:18, 19:2, 26:8, 29:19, 33:19, 36:1, 54:7, 55:2, 55:16, 58:21, 60:4, 61:15, 63:4, 64:15, 70:18, 80:12 forth 69:20, 87:6 forward 78:12 foundation 24:14</p>	<p>fourth 22:6, 24:1, 76:14 frame 37:20, 37:22, 38:5, 39:6, 39:7, 39:12, 42:2, 45:3 friday 1:17, 4:1, 87:15 front 7:13, 9:17, 9:19, 11:7, 11:10 full 5:20, 22:22, 23:4, 44:12, 76:12, 77:3 fully 6:9 further 11:21, 12:16, 13:5, 13:17, 13:18, 13:22, 14:8, 15:8, 15:22, 17:7, 17:17, 17:18, 18:4, 18:5, 18:12, 18:13, 18:16, 18:22, 19:7, 19:17, 20:16, 35:16, 87:10, 87:13, 87:17</p> <hr/> <p style="text-align: center;">G</p> <hr/> <p>gap 25:12, 25:22, 26:2, 26:4 general 13:1, 28:13, 29:20, 29:22, 45:2, 56:6, 75:20, 78:11 generally 24:18, 36:4, 53:22, 73:15,</p>	<p>83:9, 85:5 getting 49:9, 63:20, 66:22, 69:14, 75:8, 80:21 give 6:17, 9:18, 10:9, 19:15, 21:9, 27:17, 30:15, 33:12, 34:21, 58:12, 65:10, 68:19, 83:6, 86:2 given 48:7, 58:4, 87:9 go 17:2, 22:14, 32:16, 36:7, 36:14, 40:4, 40:5, 40:6, 40:22, 41:4, 41:12, 43:14, 61:5, 73:5, 75:4, 75:6, 77:10, 81:2, 82:22 goes 14:14, 18:1, 23:13, 25:16, 48:2 going 17:2, 17:3, 22:12, 22:22, 30:15, 32:22, 33:1, 33:4, 33:6, 33:7, 34:21, 38:15, 38:17, 43:18, 46:11, 46:13, 47:13, 47:17, 50:8, 51:7, 53:14, 57:20, 58:20, 59:16, 59:18, 61:9, 68:19, 84:13, 85:12 gone 37:21</p>
---	---	--	---

<p>good 5:18, 5:19, 9:7, 46:13, 54:18, 70:9</p> <p>gpu 72:13</p> <p>grant 2:14</p> <p>gupta 7:15</p> <hr/> <p style="text-align: center;">H</p> <hr/> <p>haag 2:5, 3:6, 5:7, 5:17, 13:15, 18:20, 19:6, 19:19, 24:21, 27:8, 27:19, 30:5, 31:21, 33:9, 34:13, 35:14, 36:18, 36:20, 40:8, 46:15, 46:18, 54:12, 55:10, 55:18, 59:10, 60:14, 60:17, 63:10, 65:5, 68:15, 69:22, 70:21, 80:17, 85:22, 86:5, 86:10, 86:15</p> <p>haag@wilmerhale 2:9</p> <p>hale 2:4</p> <p>half 77:5</p> <p>hand 67:9, 88:2</p> <p>handwritten 8:15</p> <p>happen 51:4, 53:16, 56:15, 57:3, 57:5, 58:7, 62:7, 62:12, 64:21</p> <p>happening 60:12</p>	<p>happens 53:12, 64:20</p> <p>happy 12:9</p> <p>hard 6:17</p> <p>header 15:4, 15:20, 20:9, 47:6, 50:22, 51:2, 51:16, 52:5, 80:8, 81:9, 81:14, 81:15, 82:3, 82:10, 82:11</p> <p>hear 19:4</p> <p>help 4:13, 27:16</p> <p>hennessy 22:3, 22:4, 23:10, 24:2, 24:5, 24:11, 36:22, 40:7, 43:19, 46:2, 73:2, 74:17, 75:5, 76:10, 76:14, 78:21</p> <p>here 6:13, 6:21, 13:9, 13:12, 14:10, 15:9, 17:1, 17:2, 17:6, 17:19, 20:6, 21:10, 22:4, 22:11, 22:14, 23:3, 27:18, 28:1, 31:2, 32:12, 40:5, 41:6, 41:10, 42:5, 42:16, 43:1, 43:13, 43:15, 44:4, 47:13, 47:21, 48:17, 48:19, 51:7, 51:12, 52:3, 54:11, 55:6,</p>	<p>56:6, 58:13, 58:17, 59:5, 59:16, 61:18, 63:21, 64:4, 64:5, 66:8, 66:21, 67:4, 69:21, 71:9, 71:11, 74:15, 75:6, 75:15, 78:5, 78:12, 80:6, 83:1, 83:7</p> <p>hereby 87:4</p> <p>herein 5:12</p> <p>hereinbefore 87:6</p> <p>hereunto 88:1</p> <p>hesitate 33:21, 45:22, 47:14, 48:9, 72:6, 81:2</p> <p>hierarchies 38:19</p> <p>hierarchy 29:4, 30:21, 31:16, 32:15, 36:3, 36:6, 41:3</p> <p>high 56:6</p> <p>higher 35:3</p> <p>hits 52:12</p> <p>home 6:4</p> <p>honest 6:13</p> <p>hour 46:13</p> <p>hours 10:10</p> <p>hypothesize 55:7, 55:22</p> <p>hypothetical 58:15, 61:18, 62:18, 64:17,</p>	<p>64:22, 65:7, 65:12, 65:13, 65:14, 66:8</p> <p>hypothetically 66:15</p> <hr/> <p style="text-align: center;">I</p> <hr/> <p>idea 27:17, 30:15, 34:21</p> <p>identify 4:14, 4:16</p> <p>illustrated 38:14, 41:5</p> <p>illustrating 47:22</p> <p>image 15:3, 15:16, 15:20, 16:5, 20:9, 20:20, 20:22, 47:5, 50:21, 51:1, 51:15, 52:4, 52:6, 59:4, 59:18, 68:22, 80:8, 80:18, 81:9, 81:14, 81:15, 81:19, 82:3, 82:10, 82:11, 84:2</p> <p>images 68:7</p> <p>imagine 60:10, 84:11</p> <p>implement 38:6, 38:9, 38:10, 39:14, 58:8, 59:11, 65:8, 66:18, 79:20</p> <p>implementation 60:1, 72:20</p> <p>implemented 30:3, 30:4, 30:7, 45:18, 54:2, 63:19, 64:1, 64:6, 71:18, 73:3,</p>
---	--	---	--

<p>77:6, 77:9, 77:21, 78:2, 78:10, 78:13, 78:18, 79:8, 79:17, 83:10, 84:12 implementing 55:5, 64:7, 77:18, 79:14 important 14:21, 39:1, 82:8 imposes 19:3, 81:21 imposing 64:19 improve 68:21, 85:18 inaccurately 17:14 include 12:13, 23:18, 74:21 includes 13:12, 15:1, 15:14, 18:10 including 28:11, 31:16, 78:19 incorporated 1:8, 87:11 incorporating 28:15 increased 67:11, 67:20 indeed 45:13 index 3:9 indicate 5:5, 31:9 indications 34:1 individual 44:22 information 33:22 inside 31:3</p>	<p>instead 17:15, 20:18, 20:20, 40:19, 48:22 instructions 32:16 intel 1:5, 8:1 intended 30:14, 30:19, 33:12, 33:15, 34:9, 34:20, 34:22 intention 33:22, 71:9, 71:11 interested 22:15, 87:21 intermediate 67:14, 67:21, 68:10, 68:12, 69:1, 85:20 interoperates 74:9 interpret 32:9, 47:13 interpretation 80:22 interrupt 7:3, 7:7 interruptions 4:18 introduction 31:14, 32:4 invention 67:10, 68:21, 69:7 involve 56:9 involved 10:17, 38:18, 39:6 involving 11:2 ipr 1:11 issue 23:1</p>	<p>itself 56:9, 56:14, 57:4, 58:6, 74:20, 81:20</p> <hr/> <p style="text-align: center;">J</p> <hr/> <p>job 1:20 jones 2:12, 5:10 joseph 2:5, 2:9, 5:7 josh 5:9 joshua 2:13 jrnightingale@jo- nesday 2:18 june 1:17, 4:1, 87:15, 88:2, 88:5</p> <hr/> <p style="text-align: center;">K</p> <hr/> <p>keep 17:13 kilobytes 34:18 kind 48:18, 77:19, 78:6, 78:22, 79:1, 79:2, 79:21, 79:22, 84:9 kinds 28:8, 28:9, 28:12, 28:17, 30:20, 71:10, 78:18, 78:20, 79:18 know 7:17, 9:5, 10:16, 24:17, 24:19, 28:2, 28:6, 28:16, 32:12, 32:13, 33:5, 33:12,</p>	<p>37:7, 48:9, 53:14, 54:13, 58:22, 60:6, 60:9, 62:10, 64:4, 64:8, 69:5, 72:11, 72:12, 72:15, 75:7 known 24:7, 24:13, 24:16</p> <hr/> <p style="text-align: center;">L</p> <hr/> <p>label 35:15 labeled 30:2, 30:6, 31:3, 34:3, 34:5 labelled 36:10 laid 18:14, 19:14, 38:14 language 19:16, 19:17, 20:2, 47:7, 50:18, 51:6, 51:12, 52:20, 54:9, 81:5, 82:14 laptop 26:11 large 41:12 larger 35:3, 35:18, 36:11, 36:12, 36:14 last 10:3, 12:1, 15:10, 19:11, 21:11, 28:14, 31:14, 32:3, 45:11, 76:22 latency 76:12, 77:3 later 31:20</p>
--	---	---	---

<p>least 10:19, 15:3, 15:20, 20:9, 20:21, 22:9, 23:10, 47:5, 51:1, 51:15, 52:5, 52:10 legal 69:14, 69:21 less 6:19, 10:11, 82:16, 84:1, 84:2, 84:20 let's 31:10, 32:21, 38:22, 40:5, 46:22, 47:19, 51:12, 70:1, 75:6, 75:12, 76:1, 77:10, 80:2, 83:3 letter 37:8 level 35:17, 40:16, 40:20, 41:8, 41:11, 45:16, 56:6, 64:22, 66:22, 67:3, 67:6, 67:17, 68:3, 68:17, 74:2, 74:5, 75:17, 75:20, 76:6, 76:7 levels 29:1, 29:3, 30:20, 40:19, 40:21, 41:15 life 54:9 likes 42:10 limit 13:18, 14:22, 20:17 limitation 13:13, 15:2, 15:14, 64:19,</p>	<p>65:1, 66:9, 69:17 limitations 12:17, 15:1, 17:8, 60:9, 66:20, 79:16 limited 67:3, 69:5, 69:7, 69:10, 78:6 limiting 14:15, 67:12 limits 11:21, 12:16, 13:5, 13:17, 13:22, 14:8, 15:5, 15:8, 16:1, 17:7, 17:17, 17:18, 18:4, 18:5, 18:13, 18:16, 18:22, 19:7, 19:18 line 29:21, 31:15, 53:14 lines 28:17 link 7:10 listed 23:15, 29:8, 31:5 lists 34:14 litigated 16:22 litigations 10:18 little 6:19, 37:1, 58:19, 75:12 llp 2:4 load 15:2, 15:16, 15:19, 20:8, 47:4, 50:7,</p>	<p>50:21, 50:22, 51:14, 58:3, 58:7, 59:9, 59:15 loaded 15:3, 15:20, 20:9, 20:22, 47:5, 48:1, 48:5, 48:12, 49:4, 51:1, 51:15, 52:20 loader 12:17, 14:9, 14:13, 14:15, 15:15, 17:7, 17:15, 17:22, 18:7, 18:11, 18:14, 19:13, 49:6, 49:17, 50:3, 50:6, 50:9, 50:13, 50:19, 50:21, 51:8, 51:13, 53:5, 53:8, 54:4, 55:11, 56:4, 56:5, 56:7, 56:9, 56:13, 57:4, 57:9, 57:17, 58:1, 58:6, 58:9, 62:9, 62:11, 64:11 loading 47:8, 51:18, 67:7, 68:4, 68:7, 68:17, 68:22 loads 8:2, 12:18, 17:9 located 6:2 location 21:21 locations 12:20, 13:6, 13:14, 14:3, 14:7, 14:18,</p>	<p>15:7, 17:11, 19:21, 20:4, 20:12, 20:13, 21:7, 21:13, 21:16, 21:18, 21:19, 21:20, 69:3 logical 23:12, 75:15, 82:14 logically 75:4, 75:16, 76:5 long 22:12, 61:20 longer 23:4 look 9:21, 14:22, 18:8, 30:11, 31:13, 34:16, 34:18, 46:22, 47:19, 50:4, 51:6, 53:10, 53:13, 55:4, 70:1, 70:4, 70:6, 75:12, 75:19, 76:1, 76:20, 77:10, 77:22, 80:2, 80:5 looked 34:10 looking 9:5, 9:6 looks 8:4, 24:1 lot 17:1, 23:2, 57:2 loud 12:4 lower 9:8, 75:13 <hr/>M<hr/>machine 30:12, 33:3,</p>
---	---	---	---

<p>33:6, 42:7, 42:8, 63:16, 77:7</p> <p>machines 33:3, 38:18, 38:21, 42:20</p> <p>made 26:21, 27:11, 79:20</p> <p>magic 53:10, 54:21, 56:2</p> <p>main 37:13, 38:11, 38:12, 41:13, 71:17, 72:1, 72:4, 72:6, 72:13, 72:14, 72:15, 72:16, 73:3, 75:21</p> <p>majority 26:10</p> <p>make 28:6, 28:7, 42:3, 43:18, 51:4, 56:15, 57:3, 57:5, 58:7, 59:4, 65:2, 66:11</p> <p>makes 74:9, 78:1</p> <p>manner 5:4</p> <p>manufacture 28:4</p> <p>manufactured 28:16</p> <p>manufacturer 58:16</p> <p>manufacturing 27:3</p> <p>many 6:15, 24:20, 26:9, 30:8, 30:10, 38:18, 38:21, 41:12, 73:16, 78:20, 78:22</p>	<p>marked 7:21, 8:7, 8:8, 8:11</p> <p>marker 8:10</p> <p>markings 8:12, 8:14</p> <p>marriage 87:19</p> <p>martin 1:15, 3:4, 5:11, 5:21, 9:15, 87:5, 87:14</p> <p>massachusetts 6:1</p> <p>match 41:9, 41:15, 42:4</p> <p>materials 46:5</p> <p>matter 87:22</p> <p>matters 11:1</p> <p>maybe 6:18, 6:19, 47:19, 75:5</p> <p>mean 14:11, 17:18, 18:4, 18:16, 19:1, 19:7, 21:18, 22:16, 26:15, 27:1, 27:5, 30:8, 32:12, 33:15, 35:22, 39:22, 49:6, 52:19, 53:13, 54:8, 59:17, 61:1, 70:15, 72:18, 73:15, 74:14, 75:10, 80:11, 81:3, 81:11, 86:5</p> <p>means 18:22, 21:19, 21:20, 21:21,</p>	<p>37:7, 80:15, 80:18</p> <p>meant 75:9</p> <p>measure 68:6</p> <p>mechanism 59:22, 84:4</p> <p>memories 29:16, 36:6, 72:11</p> <p>mention 67:9, 67:18, 68:5, 68:20</p> <p>mentioned 62:5, 63:14</p> <p>merely 56:10</p> <p>mic 4:12</p> <p>michigan 87:3, 88:11</p> <p>middle 12:13, 21:6, 25:5</p> <p>midway 41:7</p> <p>might 33:13, 59:20</p> <p>mind 32:21, 43:16</p> <p>mine 65:13</p> <p>minimum 43:21, 44:5</p> <p>minute 86:4</p> <p>minutes 86:3</p> <p>miss 40:13</p> <p>mix 28:9</p> <p>mm-hmm 25:18</p> <p>modern 41:18, 49:11</p> <p>moment 83:6</p>	<p>more 6:19, 10:12, 12:22, 19:15, 27:1, 29:22, 36:4, 38:18, 39:10, 41:2, 41:14, 48:11, 53:22, 54:10, 58:12, 73:15, 74:2, 75:13, 82:8, 84:16, 85:22</p> <p>morning 5:18, 5:19</p> <p>most 23:18, 23:21, 42:21, 49:11</p> <p>move 35:16, 60:21, 61:3, 64:13</p> <p>movement 49:21, 50:1, 50:14, 51:9, 54:5, 55:14</p> <p>moves 51:18, 53:2, 60:6</p> <p>much 10:7</p> <p>multi-processor 14:11</p> <p>multilevel 31:15, 40:12, 41:3</p> <p>multiple 28:15, 40:19, 40:21, 42:19, 66:18</p> <p>multiprocessor 17:21</p> <p>must 6:8</p> <p>mute 4:11</p> <p>myself 24:17, 46:6</p> <hr/> <p style="text-align: center;">N</p> <hr/> <p>name 5:20</p>
---	---	--	---

<p>nanosecond 34:15, 35:10</p> <p>nanoseconds 34:17</p> <p>necessarily 16:16, 47:1, 57:11, 60:10, 67:5, 81:20, 81:21, 83:14</p> <p>need 23:2, 39:17, 41:16, 47:13, 48:14, 49:17, 51:6, 56:14, 56:16, 56:20, 57:14, 86:5</p> <p>needs 47:11, 49:7, 52:17, 55:12, 81:8</p> <p>next 12:1, 19:10, 21:11, 25:16, 30:12</p> <p>nightingale 2:13, 5:9, 5:10, 13:8, 18:18, 19:2, 19:9, 24:14, 27:6, 27:14, 29:19, 31:11, 32:20, 33:19, 35:6, 36:1, 40:3, 46:12, 54:7, 55:2, 55:16, 58:20, 60:4, 60:16, 61:15, 63:4, 64:15, 69:13, 70:18, 80:12, 85:1, 86:2, 86:7, 86:13</p> <p>notary 87:1, 87:3, 88:10</p> <p>note 12:22, 15:11, 15:13, 31:17,</p>	<p>44:2</p> <p>notes 7:19, 8:15</p> <p>nothing 5:14</p> <p>ns 34:17</p> <p>nuance 17:1</p> <p>number 57:1</p> <p>numbers 9:6, 31:17, 34:12, 34:20, 35:8, 35:11</p> <p>nw 2:6</p> <hr/> <p style="text-align: center;">O</p> <hr/> <p>oath 5:1, 6:6</p> <p>object 58:20</p> <p>objection 13:8, 18:18, 19:2, 19:9, 24:14, 27:6, 27:14, 29:19, 31:11, 32:20, 33:19, 35:6, 36:1, 40:3, 54:7, 55:2, 55:16, 60:4, 60:16, 61:15, 63:4, 64:15, 69:13, 70:18, 80:12</p> <p>objections 5:3</p> <p>obviously 42:9, 44:21</p> <p>occurs 12:11, 30:10, 71:22, 85:14</p> <p>off-the-record 4:10</p> <p>offered 3:11</p>	<p>office 1:1</p> <p>often 16:12, 26:8, 26:17, 27:10, 28:9, 30:3, 30:6, 44:6, 45:22, 71:18, 72:10, 72:15, 72:18, 73:2, 73:3</p> <p>ogden 1:22, 87:2</p> <p>oh 9:13, 75:12</p> <p>okay 7:8, 7:9, 7:13, 7:19, 8:6, 8:9, 8:13, 9:5, 9:12, 9:13, 17:17, 22:1, 23:9, 25:7, 28:20, 31:10, 33:10, 37:2, 40:2, 40:6, 40:9, 40:10, 40:11, 40:14, 43:13, 44:9, 46:11, 52:8, 53:12, 54:15, 54:18, 70:6, 70:8, 71:16, 75:8, 76:1, 77:12, 82:21, 83:4, 83:20, 84:10, 86:10</p> <p>once 52:13</p> <p>one 4:8, 12:7, 12:8, 12:10, 12:11, 14:10, 14:14, 22:9, 29:14, 45:20, 52:5, 52:10, 56:21, 58:8, 59:11, 59:17, 60:1, 60:18,</p>	<p>63:3, 63:6, 64:3, 64:5, 64:18, 66:6, 66:10, 67:11, 72:9, 77:16, 86:8</p> <p>one's 9:13</p> <p>only 45:20, 65:1</p> <p>open 8:22</p> <p>operate 76:7</p> <p>operates 73:19</p> <p>operation 41:20, 41:22, 42:7, 42:10, 48:10, 75:15</p> <p>operations 67:13, 67:14, 67:22, 68:8, 69:3</p> <p>opinion 69:21</p> <p>orchestrate 49:21, 49:22, 54:5, 55:13</p> <p>orchestrated 51:5, 57:8</p> <p>orchestrates 50:13, 51:9</p> <p>order 35:3, 49:18, 55:13</p> <p>ordering 36:6</p> <p>other 8:22, 21:21, 24:9, 28:8, 28:11, 28:12, 30:18, 44:22, 54:10, 55:20, 56:1, 57:2, 60:3, 60:21, 61:11, 61:19, 61:22, 62:4,</p>
--	---	---	---

<p>62:10, 67:9, 72:12, 73:12, 73:20, 79:16, 79:22, 81:7, 85:9, 85:13, 85:14, 86:8 otherwise 69:18, 87:21 out 12:4, 16:21, 18:14, 19:14, 20:11, 27:18, 27:20, 36:14, 38:14, 41:18, 42:22, 49:2, 50:15, 51:10, 51:20, 52:18, 53:11, 53:12, 54:5, 54:22, 56:17, 57:7, 58:10, 59:8, 60:12, 60:20, 61:10, 61:12, 62:14, 63:1, 64:13, 65:18, 65:22, 66:1, 66:2, 78:5, 79:15 outcome 87:21 outside 58:22, 84:10, 84:14, 84:17, 85:2 over 4:8, 7:10, 10:15, 25:13, 28:14, 29:16, 31:18, 33:3, 34:8, 34:20, 35:13, 42:21, 46:4, 68:13 overall 75:3 overview 30:20 owner 1:9, 2:11,</p>	<p>86:13 <hr/>P<hr/>page 3:3, 3:10, 8:4, 9:8, 10:3, 11:5, 19:5, 22:2, 24:22, 25:8, 28:18, 36:21, 37:3, 38:15, 40:6, 43:11, 43:15, 44:1, 44:8, 44:10, 45:9, 45:12, 75:9, 76:15, 76:16, 76:19, 76:20, 76:22 pages 1:21, 23:4, 23:7 paper 33:2 paragraph 11:3, 11:4, 11:8, 11:10, 11:11, 12:1, 12:6, 12:12, 12:13, 13:1, 15:10, 19:7, 21:3, 21:6, 21:9, 21:11, 21:22, 25:5, 31:14, 32:4, 41:7, 44:12, 70:7, 70:9, 70:10, 71:14, 71:17, 71:21, 73:5, 77:11, 79:9, 83:4, 85:3 pardon 10:22 part 15:3, 15:20, 18:2, 20:9, 20:22, 22:14, 42:8, 43:19, 45:11, 47:5, 51:1, 51:15,</p>	<p>51:17, 53:3, 54:1, 59:8, 59:19, 60:1, 63:22, 66:14, 67:20, 68:22, 71:21, 73:10, 73:13, 73:14, 73:18, 73:22, 74:3, 74:8, 74:12, 80:7, 84:3 participating 4:20 particular 33:3, 55:5, 67:6, 68:3, 68:17, 77:7, 77:16, 78:3, 78:13, 79:21, 80:4, 81:22 parties 5:2, 87:18, 87:20 parts 80:21 party 87:10 passing 36:9 past 10:15, 37:21 patent 1:1, 1:3, 1:9, 1:12, 2:11, 7:15, 7:16, 7:21, 8:3, 10:15, 10:18, 11:2, 11:14, 16:17, 46:10, 46:21, 47:15, 47:22, 51:8, 52:11, 63:22, 64:19, 66:16, 66:20, 67:1, 67:19, 68:6, 68:13, 69:5, 69:11, 70:17, 77:8, 79:8,</p>	<p>80:2, 83:16, 83:21, 84:1, 84:6, 84:9, 84:11, 84:14, 84:18, 85:2, 85:17, 85:21, 86:13 patterns 79:1, 79:3 patterson 22:3, 22:5, 23:10, 24:2, 24:5, 24:11, 36:22, 40:7, 43:20, 46:2, 73:2, 74:17, 75:5, 76:10, 76:14, 78:21 pdf 23:8 penalty 40:13 pennsylvania 2:6, 2:16 people 24:16, 24:17, 72:3, 72:10, 72:17, 73:11, 73:12, 73:16, 73:21, 75:15 performance 25:11, 25:12, 25:22, 26:2, 26:4, 29:7, 29:15, 42:22, 67:7, 67:9, 67:11, 67:17, 67:18, 67:20, 68:22, 85:7, 85:10, 85:18, 85:19 permanent 70:22, 71:2, 71:4, 71:7, 71:9, 71:11, 71:12, 71:13, 77:14, 78:14, 82:16, 83:17,</p>
---	---	---	---

<p>84:6, 84:11, 84:15, 84:20, 85:6, 85:12, 85:16 perspective 73:11 petitioner 1:6, 2:3 ph 1:15, 3:4, 5:11, 87:5, 87:14 phone 4:15, 36:18 physical 7:14, 8:6, 8:16 physically 4:21 pickering 2:4 picoseconds 32:7, 32:19, 33:5, 35:9 pieces 47:18, 49:11, 49:13, 49:14 pittsburgh 2:16 place 66:6 placed 59:21, 76:11, 77:2 planet 4:4 please 4:6, 4:8, 4:11, 4:13, 4:16, 5:5, 5:20, 12:5, 21:9, 83:6 plotted 25:13 plotting 29:15 point 16:21, 33:14, 39:10, 68:6, 78:5, 79:15,</p>	<p>83:1 portions 22:9, 23:17, 23:20, 59:3, 59:7, 59:12 position 23:1 possible 57:12, 59:22, 84:19 potential 72:9 potentially 16:15, 30:1, 62:9, 77:20 practice 30:1 precise 19:15, 20:6, 48:11, 50:17, 51:7, 51:12, 54:10, 74:7, 81:11 precisely 47:14 prefer 52:19 prepared 46:6 present 4:21, 22:13, 82:21 presenting 26:4 presents 79:11 presumably 23:14, 62:10 presume 22:20 pretty 73:19 previous 28:18, 67:15 primary 67:12 prior 67:15, 68:1,</p>	<p>68:10, 68:12, 69:2, 69:4, 83:22, 85:21 probably 10:11, 64:4 proceed 76:11, 77:2 proceeding 4:5, 4:9 process 26:22, 27:2 processing 44:4 processor 12:21, 13:7, 13:14, 14:4, 14:7, 14:18, 17:11, 19:22, 20:5, 20:14, 25:20, 25:22, 26:3, 26:14, 26:19, 26:22, 27:12, 27:22, 29:7, 35:17, 38:11, 38:12, 42:1, 42:7, 42:13, 42:15, 43:3, 43:5, 43:10, 44:6, 45:19, 48:2, 50:5, 68:1 processor" 15:18 processors 25:13, 26:5, 28:6, 41:18 program 71:21 proposed 11:17, 11:19, 77:15, 79:11 provide 6:12, 13:2, 67:11, 77:6, 85:17 provides 34:1 providing 7:1</p>	<p>public 87:1, 87:3, 88:10 publication 38:13 pull 46:9 purpose 61:8, 67:10, 67:19, 68:21, 69:11, 84:7 purposes 4:9, 84:13 put 18:19, 48:20, 69:20 putting 78:12</p> <hr/> <p style="text-align: center;">Q</p> <hr/> <p>qualcomm 1:8, 87:11 quantitative 22:5 question 7:4, 13:10, 19:4, 25:21, 27:16, 43:17, 51:22, 55:8, 61:8, 65:6, 68:18, 69:14, 79:5, 82:18 questions 6:21, 22:16, 85:22, 86:14 quick 13:9, 46:14 quite 79:4 quote 57:20 quoting 76:15</p> <hr/> <p style="text-align: center;">R</p> <hr/> <p>ram 37:9, 77:9, 77:19, 77:21,</p>
--	--	--	--

<p>78:5, 78:6, 78:8, 78:18, 78:21, 79:1, 79:2, 79:18, 79:21, 79:22 rams 28:8, 78:22 range 28:7, 28:8, 29:13, 29:16, 33:7, 33:10, 33:12, 84:12, 84:13 rather 76:12, 77:3 read 12:4, 12:6, 12:10, 12:16, 13:3, 17:13, 21:9, 35:8, 35:20, 48:14, 49:8, 52:9, 53:5, 53:9, 53:19, 54:17, 57:19, 58:2, 59:2, 59:3, 59:7, 59:11, 59:20, 60:12, 60:19, 67:8 reader 23:8 reading 15:9, 19:15, 43:15, 50:18, 57:22, 61:10, 62:1 reads 12:16, 17:6, 37:11, 44:12 realize 30:9 reason 6:12, 79:17 reasons 28:11 recall 40:16, 46:4, 46:7, 46:8</p>	<p>receive 81:9, 81:14, 82:3, 82:10 received 15:2, 15:7, 15:19, 20:8, 20:21, 47:4, 50:22, 51:14, 80:9, 80:15, 80:19, 81:1, 81:16, 81:19, 82:5, 82:9 receives 52:1, 52:9, 52:16 receiving 52:4, 52:15, 81:12 recites 15:11, 15:12 recognize 9:20 recommended 46:4, 46:7 record 5:6, 5:20, 17:13, 46:16, 46:17, 86:10, 86:11, 86:12, 87:9 recording 4:9 redirect 86:3 reduce 40:13 refer 21:7, 24:22, 25:2, 25:4, 28:1, 70:22, 71:17, 73:7 reference 35:10, 35:11, 79:13 referenced 22:19 referencing 21:16</p>	<p>referred 22:2, 29:11, 84:9 referring 12:2, 17:19, 18:2, 21:10, 21:15, 22:4, 29:21, 31:2, 36:5, 37:20, 42:3, 43:12, 47:3, 51:3, 52:3, 73:22, 74:15, 74:22, 76:18, 79:9, 85:3 refers 21:12, 21:13, 25:17, 31:22, 72:14, 72:16 refresh 39:18 register 35:4, 35:10 registers 30:22, 31:4, 32:6, 32:11, 32:12, 32:19, 33:16, 34:4, 36:11 registrars 32:14 regular 41:22 related 44:6, 87:17 relates 37:3 relevance 27:7, 27:15, 31:11, 33:20, 35:7 relevant 23:18, 23:21, 58:2, 61:5, 63:22 reluctant 61:3, 61:6, 62:18</p>	<p>remainder 79:19 remand 77:11 remanded 9:14, 10:1 remark 12:11, 32:12, 34:8 remember 4:7, 4:11 remotely 4:5, 5:1 renee 1:22, 87:2 report 15:9, 59:1 reported 1:22 reporter 4:14, 4:19, 38:7, 38:10, 68:11, 87:1, 87:2 reporting 4:22, 5:4 representation 38:21 represented 87:11 request 43:22, 44:5 require 67:6, 67:17, 68:3, 68:16 requirement 19:12, 53:7 requirements 79:19 requires 49:10 reside 75:2, 76:3 rest 78:17 restriction 81:22 right 8:20, 9:8,</p>
---	--	--	---

<p>10:5, 10:15, 10:20, 11:12, 11:14, 11:17, 13:4, 13:17, 14:4, 14:9, 14:19, 16:19, 17:12, 19:22, 21:6, 22:10, 22:18, 23:3, 23:5, 23:7, 23:11, 24:3, 25:19, 26:6, 26:14, 26:19, 26:21, 28:21, 29:2, 31:1, 32:7, 33:11, 34:15, 35:4, 36:8, 37:10, 38:4, 39:5, 46:19, 47:12, 49:3, 52:2, 52:18, 53:11, 54:22, 57:18, 58:11, 59:4, 59:15, 60:18, 61:22, 62:2, 62:3, 65:8, 65:13, 65:19, 66:13, 66:17, 67:4, 67:17, 69:6, 69:12, 70:10, 70:13, 70:17, 71:8, 71:22, 72:21, 80:19, 81:10, 82:4 rinard 1:15, 3:4, 5:11, 5:21, 9:15, 86:15, 87:5, 87:14 road 6:1 robbins 6:1 room 4:21 roughly 45:4, 50:8</p>	<p>rpr 1:22 rules 20:11 run 4:6</p> <hr/> <p style="text-align: center;">S</p> <hr/> <p>s-rams 39:17 said 11:8, 11:18, 17:14, 61:6, 65:17, 65:18, 65:20, 70:8, 74:11, 74:12, 74:21 same 19:5, 19:9, 43:15, 60:16, 70:16, 71:2, 71:5, 72:19 satisfies 69:17, 79:15, 79:18 satisfy 60:9 say 6:18, 10:10, 10:11, 10:21, 11:16, 15:9, 15:10, 16:12, 16:20, 17:17, 19:3, 19:20, 20:14, 24:15, 26:8, 28:14, 29:22, 30:7, 32:9, 33:22, 38:17, 39:10, 41:11, 47:2, 48:3, 48:11, 49:20, 50:8, 52:9, 54:18, 57:3, 65:16, 67:8, 68:19, 70:12, 71:4, 71:5, 72:6, 72:22, 73:12,</p>	<p>73:16, 73:17, 74:4, 75:15, 77:18, 78:16, 80:14, 80:22, 81:19 saying 13:4, 13:16, 14:2, 14:8, 14:10, 17:19, 19:11, 20:3, 20:6, 24:11, 43:8, 57:13, 64:11, 64:14, 65:15, 65:21, 73:21 says 8:1, 13:12, 14:5, 14:11, 15:14, 15:18, 17:20, 18:5, 20:7, 23:8, 24:4, 25:11, 29:3, 29:21, 31:15, 34:17, 35:9, 35:15, 37:8, 39:17, 41:8, 43:21, 45:9, 49:4, 50:5, 50:19, 50:20, 51:12, 52:8, 52:20, 54:13, 54:14, 54:17, 57:19, 71:20, 76:10, 76:21, 80:7, 80:16, 81:2, 82:5 scanned 81:17 scatter 12:16, 14:9, 14:13, 14:15, 15:2, 15:19, 17:15, 17:22, 18:5, 18:6, 18:7, 18:10, 18:14, 19:13, 20:8, 47:3,</p>	<p>47:4, 47:8, 48:1, 48:4, 49:4, 49:6, 49:17, 50:3, 50:6, 50:7, 50:9, 50:13, 50:19, 50:20, 50:22, 51:8, 51:13, 51:14, 51:17, 52:20, 53:5, 53:8, 54:4, 55:11, 56:4, 56:5, 56:7, 56:9, 56:13, 57:4, 57:8, 57:17, 57:22, 58:3, 58:5, 58:7, 58:9, 59:9, 62:9, 62:10, 64:11, 67:7, 68:4, 68:17 science 82:19 scope 11:17, 27:6, 27:14, 31:12, 32:20, 33:20, 35:6, 60:5, 61:16, 63:5, 64:16, 69:5, 69:7, 69:10, 69:13, 82:13, 82:18, 84:15, 84:17 scopes 11:18 screen 22:21 second 9:18, 37:22, 41:11, 44:12 secondary 12:20, 13:7, 13:14, 14:4, 14:7, 14:18, 15:18, 17:11, 19:22, 20:4,</p>
---	--	--	--

<p>20:14, 48:2, 50:5, 68:1 section 32:4, 37:3, 39:16, 45:12, 58:2 see 7:22, 8:2, 9:7, 9:9, 9:10, 10:3, 11:22, 17:12, 18:10, 21:8, 21:14, 21:15, 22:11, 23:8, 25:1, 25:2, 25:3, 25:4, 25:9, 25:14, 25:15, 26:10, 28:14, 30:13, 30:21, 31:7, 31:10, 35:19, 36:5, 36:10, 37:1, 37:5, 37:15, 37:16, 38:19, 39:20, 39:21, 40:5, 40:6, 40:10, 40:12, 41:1, 41:7, 41:15, 43:13, 43:22, 44:16, 44:17, 49:11, 53:14, 54:17, 61:4, 70:9, 73:8, 73:20, 76:15, 77:22, 78:21, 79:9, 79:16, 80:10, 83:3, 83:4, 86:3 seeing 22:21, 53:7, 83:7 seen 38:20, 74:16 segment 15:3, 15:11, 15:19, 16:2, 16:4, 16:11, 16:18, 16:20,</p>	<p>16:22, 20:8, 20:19, 20:21, 46:19, 47:5, 47:11, 47:18, 48:14, 48:20, 48:22, 49:8, 49:18, 50:10, 51:1, 51:15, 51:20, 52:5, 52:10, 52:12, 52:15, 52:17, 53:15, 55:13, 55:14, 56:17, 58:10, 59:3, 59:7, 59:12, 80:8, 81:15, 81:17, 82:3, 82:11 segments 15:7, 16:16, 20:12, 48:1, 50:14, 51:9, 52:2, 57:7, 59:18, 81:9 selected 23:17, 23:20 sense 78:1, 79:20 sentence 11:20, 12:1, 12:7, 12:8, 12:10, 12:11, 12:12, 12:15, 13:2, 13:4, 13:16, 15:10, 17:6, 17:12, 17:14, 17:20, 18:3, 18:22, 19:11, 20:1, 21:11, 21:12, 25:10, 25:15, 25:16, 29:3, 32:3, 35:20, 35:22, 37:11, 37:16, 39:12, 39:17, 39:21, 44:12, 44:17, 45:11, 76:22</p>	<p>sentences 12:14, 12:22 separate 26:16, 26:17, 26:22 separately 80:9, 80:15, 81:1, 81:10, 81:16, 82:6, 82:7, 82:9, 82:12 sequence 28:3 series 6:20, 24:9 server 29:5, 37:12, 38:1, 39:11 set 18:7, 61:1, 61:2, 62:6, 62:8, 62:11, 62:21, 63:6, 66:20, 87:6, 88:1 setting 62:13, 62:22, 63:1 several 10:18, 11:1, 18:12, 26:11, 28:14, 43:4 shorthand 87:1 should 4:10, 7:20, 9:8, 11:5, 20:14, 57:13, 77:13, 81:4 shouldn't 55:1 show 17:4 shown 28:21, 29:8, 29:17, 29:18, 76:6 shows 29:1, 30:22,</p>	<p>31:15, 32:5, 32:18 shutter 20:22 signature 10:3, 10:5 signature-mig2k 88:8 significantly 84:8 simply 19:15 since 37:12, 38:1 single 12:12, 40:15, 40:19 sir 9:10, 11:7, 18:21, 54:13 sit 75:16, 75:21 sits 38:12 situation 16:14 situations 77:19 size 31:5, 34:18, 36:7 sizes 31:16, 36:13 skipping 50:20 slightly 30:13, 35:3, 72:18 slow 44:7 slower 35:18, 36:16, 84:7, 84:8 slowly 4:7 small 41:8 smoothly 4:6</p>
--	---	--	---

<p>software 15:14, 15:16, 16:5, 20:19, 52:6</p> <p>some 10:10, 22:14, 23:10, 26:18, 27:17, 42:3, 56:1, 56:2, 56:8, 57:1, 58:15, 59:2, 59:7, 59:21, 62:10, 64:22, 67:3, 69:10, 72:12, 73:11, 77:18, 83:14, 83:16, 84:8</p> <p>somehow 49:2, 53:10, 57:15, 65:17, 81:13, 82:6</p> <p>someone 36:18</p> <p>something 31:18, 36:5, 36:19, 41:19, 41:20, 53:1, 53:16, 56:16, 57:6, 83:2</p> <p>somewhere 76:5</p> <p>soon 76:11, 77:2</p> <p>sorry 13:21, 16:8, 18:9, 19:3, 38:7, 47:17, 71:10</p> <p>speak 4:7</p> <p>speaking 4:14, 4:16, 40:17, 50:8, 74:1</p> <p>specialized 72:12, 83:12</p> <p>specific 22:14, 27:1,</p>	<p>29:10, 29:14, 30:17, 34:11, 35:1, 35:12, 39:2, 54:19, 58:12, 60:15, 77:17, 77:22, 79:13, 83:11</p> <p>specifically 12:19, 13:11, 17:9, 19:20, 33:5, 49:10</p> <p>speculation 58:21</p> <p>speed 31:5, 31:9, 31:22, 32:5, 32:11, 32:18, 33:11, 33:16, 34:14, 34:16, 35:2, 35:9, 36:15, 36:16, 42:12, 42:14, 44:13, 68:17, 68:20, 76:6, 76:7, 76:21</p> <p>speed's 33:4</p> <p>speeds 31:16, 32:2, 34:2</p> <p>spend 10:7</p> <p>spent 10:14</p> <p>spot 58:17</p> <p>sram 37:4, 37:7, 37:8, 37:9, 37:10, 37:18, 38:3, 38:5, 38:7, 39:4, 39:14, 39:15, 39:16, 43:8, 44:13, 45:6, 45:11, 45:14, 45:18, 78:7, 78:10, 78:19,</p>	<p>79:8</p> <p>srams 37:13, 45:10</p> <p>standard 24:19, 36:2</p> <p>stands 37:8, 37:9</p> <p>started 8:18</p> <p>starting 25:11</p> <p>starts 14:11</p> <p>state 5:20, 87:3, 88:11</p> <p>stated 32:3</p> <p>states 1:1, 53:7</p> <p>static 37:9, 78:8, 79:1, 79:21</p> <p>steps 28:4</p> <p>stick 52:19, 54:9, 81:4</p> <p>still 43:18, 53:15, 75:8, 75:10</p> <p>storage 83:11</p> <p>storing 71:20</p> <p>strategies 77:1</p> <p>street 2:14</p> <p>substantially 76:8</p> <p>suite 2:15</p> <p>support 83:8</p> <p>suppose 20:14</p> <p>sure 9:4, 19:4,</p>	<p>21:5, 25:9, 25:21, 28:17, 37:1, 38:22, 41:4, 43:14, 43:16, 43:18, 46:15, 51:22, 53:13, 59:4, 61:18, 63:20, 73:6, 76:2, 79:4, 79:6, 80:3, 81:5, 82:20, 86:7</p> <p>svensson 7:16, 8:6</p> <p>switch 63:18, 64:12, 66:15</p> <p>switch's 65:12</p> <p>switched 66:7</p> <p>switches 61:1, 61:2, 62:6, 62:8, 62:12, 62:13, 62:21, 62:22, 63:1, 63:7, 63:13, 63:14, 63:15, 64:8, 64:10, 64:12, 65:15, 65:17, 65:21, 66:2, 66:7</p> <p>switching 66:6</p> <p>sworn 5:13, 87:6</p> <p>synchronous 41:19, 43:6</p> <p>synonymously 72:2</p> <p>synonyms 72:7</p> <p>systems 26:9, 26:10, 30:8, 30:11, 30:16, 33:14, 45:15, 49:12,</p>
---	---	--	--

<p>57:12, 59:2, 59:6, 60:11, 61:18, 67:15, 68:2, 68:10, 68:13, 69:2, 69:4, 75:17</p> <hr/> <p style="text-align: center;">T</p> <hr/> <p>table 3:1, 23:14, 23:16</p> <p>take 9:21, 13:9, 23:1, 37:1, 46:11, 46:14, 46:22, 47:19, 48:20, 77:10, 77:21, 86:4</p> <p>taken 87:8</p> <p>takes 43:5</p> <p>talk 4:8, 39:1, 40:4, 44:3, 64:9, 72:11, 85:4</p> <p>talked 78:7</p> <p>talking 7:18, 27:3, 29:20, 40:12, 41:6, 41:10, 41:13, 42:16, 43:1, 45:16, 45:17, 48:18, 54:20, 55:6, 57:21, 62:19, 63:13, 64:3, 64:5, 64:17, 64:18, 66:8, 66:11, 66:15, 67:4, 72:4, 72:6, 73:1, 74:5, 74:6, 74:18, 75:14, 77:20, 78:3, 78:20</p>	<p>talks 47:7</p> <p>teach 46:2, 46:5</p> <p>tech 4:4</p> <p>technical 69:20</p> <p>technical-related 4:18</p> <p>technologies 28:5, 28:7, 28:9, 28:10, 28:17, 83:11, 84:12</p> <p>technology 26:22, 27:2, 27:4, 27:5, 27:12, 27:21, 37:4, 37:10, 39:16, 45:12, 77:17, 78:3, 78:13, 79:14</p> <p>tell 55:7, 56:2, 60:3, 60:15, 61:11, 61:22, 62:4, 63:19, 69:15, 84:13, 85:12, 85:15</p> <p>temporary 67:14, 67:21, 68:9, 69:1, 71:3, 71:5, 71:6, 71:7, 71:9, 71:12, 71:13, 82:17, 83:21, 84:8, 84:16, 84:21, 85:9, 85:14, 85:20</p> <p>tend 24:18, 72:17</p> <p>tens 10:10</p> <p>term 15:11, 15:12, 16:2, 16:4,</p>	<p>16:5, 16:10, 16:21, 20:18, 20:19, 48:8, 57:10, 58:5, 62:17, 72:4, 79:11</p> <p>terms 72:1</p> <p>testified 5:15</p> <p>testify 5:13</p> <p>testimony 6:13, 17:5, 87:9</p> <p>text 13:11, 18:15</p> <p>textbook 24:19, 46:8</p> <p>textbooks 46:6</p> <p>th 88:2</p> <p>thank 4:4, 4:18, 38:10, 85:22, 86:15, 86:16</p> <p>themselves 65:21</p> <p>theory 78:9</p> <p>thereupon 5:12</p> <p>thing 42:10, 55:5, 71:2, 71:6, 72:19, 82:8</p> <p>things 14:10, 14:14, 14:21, 16:14, 31:20, 34:8, 36:10, 47:20, 63:3, 63:6, 67:4, 75:6, 81:13</p> <p>think 7:17, 9:7, 10:14, 12:9,</p>	<p>14:5, 15:8, 15:22, 16:14, 17:14, 18:21, 19:11, 19:16, 22:2, 22:9, 22:13, 23:2, 23:7, 23:12, 23:13, 32:2, 32:8, 36:15, 37:21, 38:14, 39:13, 40:22, 44:19, 45:12, 47:13, 48:9, 48:11, 49:9, 51:6, 54:8, 54:18, 55:1, 57:21, 58:19, 60:8, 61:6, 62:16, 63:21, 65:6, 70:19, 72:9, 72:15, 73:13, 73:15, 73:16, 74:12, 75:4, 75:9, 81:4, 81:21, 82:5, 82:7, 82:8, 83:1</p> <p>thinking 58:13</p> <p>thought 23:17, 23:20, 24:10, 70:8</p> <p>through 17:2, 23:15, 36:9, 43:14, 43:15, 48:2, 48:4, 49:1, 49:14, 51:18, 52:13, 59:19, 63:8, 65:3, 72:22</p> <p>throughout 24:19, 85:5</p> <p>ticks 41:21, 41:22, 43:5</p> <p>time 4:16, 10:7,</p>
--	---	---	--

<p>10:14, 25:13, 29:16, 31:18, 31:19, 33:4, 33:6, 33:14, 34:8, 34:20, 35:4, 35:12, 35:13, 36:15, 37:20, 37:21, 38:5, 38:13, 39:6, 39:7, 39:11, 39:18, 39:19, 39:22, 40:1, 40:5, 41:9, 41:16, 41:17, 42:2, 42:4, 42:5, 42:6, 42:12, 42:15, 42:21, 43:4, 43:7, 43:8, 43:9, 43:12, 43:20, 43:21, 44:2, 44:3, 44:5, 44:6, 45:3, 45:6, 45:9, 46:13, 86:9 time's 32:22 times 6:15, 10:20, 11:1, 29:13, 45:10, 45:13 title 37:10 today 6:6, 6:13, 6:21, 39:9 together 28:10, 80:19, 81:3, 81:13, 82:4, 82:6 told 23:13, 60:18 top 44:1 toward's 36:8 trademark 1:1</p>	<p>transfer 49:13, 56:11, 60:8, 83:8, 84:4 transferred 48:4, 48:11, 49:15, 50:10 transferring 53:15 transfers 48:18, 84:2 transformation 82:14 trial 1:3, 17:4 true 45:17, 49:10, 52:22, 53:2, 56:19, 74:13, 87:9 truth 5:14, 5:15 truthfully 6:9 try 7:7, 22:12, 22:22, 61:20, 79:5 trying 7:4, 18:21, 27:17, 27:20, 33:18, 44:8, 53:12, 60:20, 64:10, 65:10, 66:1, 69:20, 75:10, 80:6 turn 9:2, 9:12, 11:3, 21:3, 21:22, 28:18, 36:17, 36:21, 71:14 turns 41:18 two 16:5, 16:8, 16:17, 21:2, 41:14 type 26:6, 29:17</p>	<p>typical 26:6, 29:1, 29:4, 31:16, 31:19, 32:18, 33:1, 33:7, 33:10, 34:9, 34:14, 34:21, 35:11, 38:5, 38:8, 43:4, 45:21, 46:1 typically 26:13, 26:21, 27:11, 27:21, 32:10, 36:7, 37:9, 38:3, 45:17, 45:18, 46:5, 72:14, 74:3, 75:14</p> <hr/> <p style="text-align: center;">U</p> <hr/> <p>ubiquitous 83:8 ubiquity 85:4 uh-hum 71:1 unable 4:15 under 6:6, 11:17, 11:18, 31:14, 39:16, 57:17 understand 6:6, 6:8, 6:20, 18:21, 19:10, 25:21, 33:10, 51:22, 52:11, 54:10, 64:10, 74:14 understanding 7:2, 11:15, 13:10, 26:20, 61:7, 69:8, 69:15, 69:19, 81:6 united 1:1 use 16:2, 16:3,</p>	<p>16:4, 28:4, 28:17, 37:12, 37:13, 37:17, 39:4, 39:14, 47:14, 48:9, 67:13, 68:9, 69:1, 72:1, 72:3, 72:4, 72:17, 77:1, 84:2 useful 24:10, 83:2 uses 20:18, 20:19 using 20:21, 26:21, 46:2, 56:4, 59:4, 82:6, 84:7, 85:20</p> <hr/> <p style="text-align: center;">V</p> <hr/> <p>variety 15:1, 28:11, 55:4, 56:7, 64:7, 65:9, 83:10 various 17:4, 24:9, 28:4, 34:2, 67:13, 82:21, 83:17 vary 76:8 verify 59:16 versus 33:16, 33:17 via 4:15, 57:1, 59:21, 87:14 video 4:13, 4:15, 7:10 view 20:16, 60:22, 66:1, 76:4 virtually 1:16, 37:11,</p>
--	--	---	--

<p>37:13, 37:17, 39:4, 87:14</p> <hr/> <p style="text-align: center;">W</p> <hr/> <p>wait 76:12, 77:3, 77:12</p> <p>waive 5:3</p> <p>want 12:6, 12:10, 28:2, 32:13, 32:17, 34:19, 55:6, 58:22, 61:20, 65:2, 66:11, 66:21, 70:6, 74:6, 80:4</p> <p>washington 2:7</p> <p>way 18:19, 32:15, 38:5, 38:8, 45:20, 45:22, 48:7, 51:4, 53:21, 56:1, 56:2, 57:21, 58:8, 59:9, 59:11, 59:17, 59:22, 60:1, 60:3, 60:6, 60:19, 60:21, 61:11, 61:22, 62:4, 62:12, 62:16, 63:7, 64:3, 64:5, 64:13, 64:18, 65:1, 66:10, 66:22, 67:2, 86:8, 87:20</p> <p>ways 55:4, 55:20, 56:7, 56:8, 56:21, 57:2, 60:15, 61:19, 61:20, 64:7, 65:9, 65:11, 66:17, 66:19, 67:12</p>	<p>we'll 8:2, 54:10, 86:3</p> <p>we're 9:7, 17:2, 17:3, 19:5, 41:6, 43:14, 47:3, 48:18, 49:9, 55:6, 57:21, 60:18, 61:9, 62:19, 64:3, 64:5, 64:17, 66:8, 66:10, 66:18, 66:21, 66:22, 70:10, 75:14, 80:21, 81:6</p> <p>we've 37:21</p> <p>well-known 24:12</p> <p>went 72:22</p> <p>whatever 53:22, 78:3</p> <p>whatsoever 8:12</p> <p>whereas 15:18, 72:13</p> <p>whereof 88:1</p> <p>whether 10:16, 22:21, 78:14, 79:20</p> <p>whole 5:14, 12:6, 28:6, 28:8, 81:19</p> <p>wide 28:6, 83:9, 83:10, 84:12, 84:13</p> <p>wilmer 2:4</p> <p>wires 56:22</p> <p>within 82:12, 87:3</p>	<p>without 9:22, 13:13, 14:6, 23:1, 39:9, 61:7</p> <p>witness 3:3, 5:12, 86:16, 87:5, 87:9, 88:1</p> <p>word 47:14, 48:10, 71:22</p> <p>words 59:5</p> <p>work 24:18, 53:19, 54:15, 62:20</p> <p>works 55:8, 74:10</p> <p>wouldn't 18:19, 46:22, 56:19, 57:3, 60:11, 62:16, 65:16, 71:5, 81:19, 84:5</p> <p>write 73:7, 73:10, 73:17, 74:3, 74:7, 74:11, 75:2, 76:3, 76:7, 76:13, 76:21, 76:22, 77:1, 77:4, 77:5</p> <p>written 31:20, 32:21, 37:21, 46:20, 48:15</p> <hr/> <p style="text-align: center;">Y</p> <hr/> <p>yeah 7:17, 8:3, 9:9, 9:22, 12:9, 22:4, 23:13, 25:5, 27:3, 29:17, 31:22, 38:16, 43:13, 46:8, 50:17, 53:13, 54:8, 57:19, 59:6,</p>	<p>61:1, 61:6, 71:11, 73:2, 75:6, 75:12, 76:16, 80:7, 86:5</p> <p>years 10:15, 46:5</p> <p>yourself 4:16</p> <hr/> <p style="text-align: center;">Z</p> <hr/> <p>zoom 87:15</p> <hr/> <p style="text-align: center;">0</p> <hr/> <p>00 86:11, 86:12, 86:18, 87:16</p> <p>01334 1:11</p> <p>02416 6:1</p> <p>03 1:18, 4:2, 87:16</p> <hr/> <p style="text-align: center;">1</p> <hr/> <p>1 34:17, 80:19</p> <p>10 6:18, 8:7, 46:17, 73:5, 88:2</p> <p>100 10:11</p> <p>1001 7:21, 8:1, 8:19</p> <p>1009 8:11</p> <p>1010 8:7</p> <p>12 6:18</p> <p>14 22:18</p> <p>15 86:4, 86:5</p> <p>15219 2:16</p>
---	--	---	---

<p>16 45:10, 45:12, 77:12 1875 2:6 1975 37:12, 38:1, 39:7 1980 25:11, 29:13, 39:7</p> <hr/> <p style="text-align: center;">2</p>	<p>33:5, 35:9 288 75:9 289 24:22, 25:8, 75:5, 75:6, 75:8, 76:15, 76:16, 76:17, 76:19, 76:20, 76:22 291 40:7</p> <hr/> <p style="text-align: center;">3</p>	<p>5.1 28:21, 29:3, 29:9, 29:18, 29:22, 30:2, 30:6, 30:9, 30:18, 31:2, 31:14, 31:15, 32:4, 32:5, 32:18, 33:18, 34:14, 34:17, 35:2, 35:15, 35:21, 38:16, 38:20, 40:15, 41:2, 74:17, 76:1, 76:3, 76:6 5.2 24:22, 25:3, 25:7, 25:9, 25:10, 25:19, 26:2, 29:6, 29:11, 29:12, 29:15, 29:18, 29:20 50 10:12 500 2:14 58 46:16</p> <hr/> <p style="text-align: center;">6</p>	<hr/> <p style="text-align: center;">8</p> <hr/> <p>8 46:17 8,838,949 1:12 88 1:21</p> <hr/> <p style="text-align: center;">9</p> <hr/> <p>9 86:11, 86:12, 86:18, 87:16 949 7:15, 7:21, 8:3, 10:15, 11:2, 11:14, 46:10, 46:21, 47:21, 51:8, 66:16, 66:19, 66:20, 70:16, 77:8, 79:8, 80:2, 83:16, 83:20, 84:1, 84:6, 84:9, 84:10, 84:14, 84:18, 85:2, 85:17, 85:21</p>
<p>20006 2:7 2010 29:13 2014 8:20, 22:10, 22:13, 23:9, 23:18, 24:1, 25:1, 25:8, 28:19, 32:5, 35:22, 36:22, 76:1 2015 8:19, 9:12, 11:5, 70:2, 70:10 2018 1:11 202 2:8 2022 1:17, 4:1, 87:15, 88:2 2025 88:5 21 21:3, 88:5 22 11:5, 70:1, 70:7, 70:8, 70:9, 70:10, 77:11, 77:12, 79:9 250 32:6, 32:19,</p>	<p>305 21:16 310 44:1 311 36:21, 37:3, 37:10, 43:11, 43:12, 44:1, 44:8, 44:10, 45:12 3455 1:22 394 2:17</p> <hr/> <p style="text-align: center;">4</p> <hr/> <p>412 2:17 45 11:4, 11:8, 11:10, 11:11, 12:12, 12:13, 15:10, 19:8, 19:11 4500 2:15 451226 1:20 48 6:1</p> <hr/> <p style="text-align: center;">5</p> <hr/> <p>5 30:18</p>	<p>51 28:21, 29:3, 29:9, 29:18, 29:22, 30:2, 30:6, 30:9, 30:18, 31:2, 31:14, 31:15, 32:4, 32:5, 32:18, 33:18, 34:14, 34:17, 35:2, 35:15, 35:21, 38:16, 38:20, 40:15, 41:2, 74:17, 76:1, 76:3, 76:6 5.2 24:22, 25:3, 25:7, 25:9, 25:10, 25:19, 26:2, 29:6, 29:11, 29:12, 29:15, 29:18, 29:20 50 10:12 500 2:14 58 46:16</p> <hr/> <p style="text-align: center;">6</p> <hr/> <p>6000 2:8 64 34:18 663 2:8</p> <hr/> <p style="text-align: center;">7</p> <hr/> <p>7 1:18, 4:2, 46:16, 87:16 7,356,680 7:16 77 23:4, 23:7 7950 2:17</p>	