UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.: 8,063,674 B2APPLICATION NO.: 12/365559DATED: November 22, 2011INVENTOR(S): Chang Ki Kwon and Vivek Mohan

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In the Specification

Column 8, Line 58, the word "more" should be deleted

Signed and Sealed this Fifth Day of December, 2017

Joseph Natof

Joseph Matal Performing the Functions and Duties of the Under Secretary of Commerce for Intellectual Property and Director of the United States Patent and Trademark Office

Page 1 of 1

PTO/SB/44 (09- Approved for use through 08/31/2013. OMB 0651-00 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMER Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control numk (Also Form PTO-10)					
UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION					
PATENT NO. : 8,063,674					
APPLICATION NO.: 12/365,559					
ISSUE DATE : 11/22/2011					
INVENTOR(S) [:] Chang Ki KWON Vivek MOHAN					
It is certified that an error appears or errors appear in the above-identified patent and that said Letters Pate is hereby corrected as shown below:					
Column 8, Line 58, the word "more" should be deleted					

MAILING ADDRESS OF SENDER (Please do not use customer number below):

5775 Morehouse Drive San Diego, CA 92121

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

Privacy Act Statement

The **Privacy Act of 1974 (P.L. 93-579)** requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- 1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- 2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (*i.e.*, GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent No.	:	8,063,674	Confirmation No.	6210
Applicant	:	Chang Ki KWON		
Issued	:	11/22/2011		
Patentee	:	QUALCOMM Inco	orporated	
Docket No.	:	072302	072302	
Customer No.	:	23696		

ATTN: Certificate of Correction Branch Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

REQUEST FOR CERTIFICATE OF CORRECTION

Dear Sir:

An error appears in this patent of a clerical nature, of a typographical nature, or a mistake of minor character. The correction does not involve changes which would constitute new matter or require reexamination. A certificate of correction for the above referenced patent is requested. Attached hereto, in duplicate, is Form PTO/SB/44.

Please charge any fees, including any fees required under §1.20(a), or credit overpayments that may be due with this response to Deposit Account No. 17-0026.

Respectfully submitted,

Dated: 10/25/2017

By: /Xiaotun Qiu/ Xiaotun Qiu, Reg. No. 73,093

QUALCOMM Incorporated Attn: Patent Department 5775 Morehouse Drive San Diego, California 92121-1714 Telephone: (858) 658-2426 Facsimile: (858) 658-2502

Page 1 of 1

Electronic Patent Application Fee Transmittal						
Application Number:	12365559					
Filing Date:	04-	Feb-2009				
Title of Invention:	MULTIPLE SUPPLY-VOLTAGE POWER-UP/DOWN DETECTORS					
First Named Inventor/Applicant Name:	Chang Ki Kwon					
Filer:	Xiaotun Qiu/karina filer					
Attorney Docket Number:	072302					
Filed as Large Entity						
Filing Fees for Utility under 35 USC 111(a)						
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)	
Basic Filing:						
Pages:						
Claims:						
Miscellaneous-Filing:						
Petition:						
Patent-Appeals-and-Interference:						
Post-Allowance-and-Post-Issuance:						
Certificate of correction		1811	1	100	100	

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Extension-of-Time:				
Miscellaneous:				
	Tot	al in USD	(\$)	100

Electronic Acknowledgement Receipt				
EFS ID:	30762943			
Application Number:	12365559			
International Application Number:				
Confirmation Number:	6210			
Title of Invention:	MULTIPLE SUPPLY-VOLTAGE POWER-UP/DOWN DETECTORS			
First Named Inventor/Applicant Name:	Chang Ki Kwon			
Customer Number:	23696			
Filer:	Xiaotun Qiu/karina filer			
Filer Authorized By:	Xiaotun Qiu			
Attorney Docket Number:	072302			
Receipt Date:	25-OCT-2017			
Filing Date:	04-FEB-2009			
Time Stamp:	18:51:21			
Application Type:	Utility under 35 USC 111(a)			

Payment information:

Submitted with Payment	yes			
Payment Type	DA			
Payment was successfully received in RAM	\$100			
RAM confirmation Number	102617INTEFSW00005946170026			
Deposit Account	170026			
Authorized User	karina filer			
The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:				
37 CFR 1.16 (National application filing, search, and examination fees)				
37 CFR 1.17 (Patent application and reexamination processing fees)				

37 CFR 1.19 (Document supply fees)

37 CFR 1.20 (Post Issuance fees)

37 CFR 1.21 (Miscellaneous fees and charges)

File Listing:

	5.				
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
		072302_Certificate_of_Correcti	163971		
	Request for Certificate of Correction	on_2017_10_25.pdf	249b5a7953880b27e220e933e2feb720246 1c132	110	2
Warnings:			·		
Information:					
			30054		
2 Request for Certificate of Correction		072302_Request_Cert_Correcti on_XQ.pdf	58706efd558a86879cf635909cb4c612fcec 55d0	no	1
Warnings:			I		
Information:					
			30796		
3	Fee Worksheet (SB06)	fee-info.pdf	4f1e95b4de1ba5db65fb3d4239a2937f1b3 b79df	no	2
Warnings:					
Information:					
		Total Files Size (in bytes)	22	24821	
This Acknow characterize Post Card, as	ledgement Receipt evidences receip d by the applicant, and including pages described in MPEP 503.	t on the noted date by the Us ge counts, where applicable.	SPTO of the indicated It serves as evidence	document: of receipt s	s, imilar to a

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course. New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.



UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION NO.	ISSUE DATE	PATENT NO.	ATTORNEY DOCKET NO.	CONFIRMATION NO.
12/365,559	11/22/2011	8063674	072302	6210

23696 7590 11/02/2011 QUALCOMM INCORPORATED 5775 MOREHOUSE DR. SAN DIEGO, CA 92121

ISSUE NOTIFICATION

The projected patent number and issue date are specified above.

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment is 165 day(s). Any patent to issue from the above-identified application will include an indication of the adjustment on the front page.

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Application Assistance Unit (AAU) of the Office of Data Management (ODM) at (571)-272-4200.

APPLICANT(s) (Please see PAIR WEB site http://pair.uspto.gov for additional applicants):

Chang Ki Kwon, San Diego, CA; Vivek Mohan, San Diego, CA;

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: <u>Mail</u> Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 or Fax (571) 273-2885

INSTRUCTIONS: This for appropriate. All further com indicated unless corrected b maintenance fee notification	m should be used for tran respondence including the below or directed otherwise s.	smitting the ISSU Patent, advance or in Block 1, by (a	JE FEE and ders and noti) specifying :	PUBLICATION FEE (if req fication of maintenance fees a new correspondence addres	uired). Blocks 1 through 5 will be mailed to the curren s; and/or (b) indicating a sep	should be completed where t correspondence address as parate "FEE ADDRESS" for		
CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address) QUALCOMM INCORPORATED 5775 MOREHOUSE DRIVE				Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, mus have its own certificate of mailing or transmission.				
SAN DIEGO, CA 9212	21			Ce I hereby certify that t States Postal Service addressed to the Ma transmitted to the US	rtificate of Mailing or Tran his Fee(s) Transmittal is beir with sufficient postage for fi il Stop ISSUE FEE address PTO (571) 273-2885, on the c	smission g deposited with the United rst class mail in an envelope above, or being facsimile late indicated below.		
					***************************************	(Depositor's name)		
						(Signature)		
				****	**********	(Date)		
APPLICATION NO.	FILING DATE]	FIRST NAMEI) INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
12365559 TITLE OF INVENTION:	2009-02-04		Chang	Ki Kwon	072302	6210		
APPLN. TYPE	SMALL ENTITY	ISSUE FI	EE	PUBLICATION FEE	TOTAL FEE(S) DUE	DATE DUE		
nonprovisional	NO	\$1510)	\$300	\$1810	10/12/2011		
EXAM	INER	ART UN	IT	CLASS-SUBCLASS				
 Change of correspondence address or indication of "Fee Address" (37 CFR 1.365). Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached. "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Customer Number is required. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON PLEASE NOTE: Unless an assignee is identified below, no assignee recordation as set forth in 37 CFR 3.11. Completion of this form is NO (A) NAME OF ASSIGNEE QUALCOMM Incorporated 			 For prin For prin (1) the nair or agents ((2) the nair registered 2 registered 2 registered listed, no r THE PATENTI data will app F a substitute a substitute RESIDENC San Diego, C 	 iting on the patent front page, I mes of up to 3 registered pate DR, alternatively, ne of a single firm (having as attorney or agent) and the nat d patent attorneys or agents. It ame will be printed. f (print or type) ear on the patent. If an assig for filing an assignment. E: (CITY and STATE OR CC failfornia 	Ist 1	alatsky I. Pauley T. Velasco document has been filed for		
Please check the appropriate 4a. The following fee(s) are a	assignee category or catego enclosed:	ries (will not be pri 4b	inted on the p . Payment of	atent) : 🔲 Individual 🗹 (Fee(s):	Corporation or other private g	roup entity Government		
Issue Fee			\square A check in the amount of the fee(s) is enclosed.					
 Publication Fee (No si Advance Order - # of the second secon	mall entity discount permitte Copies	(be	Payment by credit card. Form PTO-2038 is attached. 2 The Director is hereby authorized by charge the required fee(s), or credit any overpayment, it					
5. Change in Entity Status	(from status indicated above	;}	Deposit Acc	ount Number 17002	6			
a. Applicant claims SN	MALL ENTITY status. See	37 CFR 1.27.	D b. Applic	ant is no longer claiming SMA	ALL ENTITY status. See 37 C	CFR 1.27(g)(2).		
The Director of the USPTO i NOTE: The Issue Fee and Pu interest as shown by the reco	is requested to apply the Isst ablication Fee (if required) v ords of the United States Pat	te Fee and Publicat will not be accepted ent and Trademark	tion Fee (if an 1 from anyone Office.	y) or to re-apply any previous other than the applicant; a reg	ly paid issue fee to the applica gistered attorney or agent; or f	ation identified above. he assignee or other party in		
Authorized Signature /Sam Talpalatsky/				Date Octo	ober 11, 2011			
Typed or printed name	Sam Talpalatsky			Registration	_{n No.} 35380			
This collection of informatio an application. Confidentiali submitting the completed ap this form and/or suggestions Box 1450, Alexandria, Virgi Alexandria, Virginia 22313-	n is required by 37 CFR 1.3 ty is governed by 35 U.S.C. plication form to the USPT for reducing this burden, sl inia 22313-1450. DO NOT 1450.	11. The informatio . 122 and 37 CFR. O. Time will vary pould be sent to the SEND FEES OR C	m is required 1.14. This col depending up Chief Inform COMPLETED	to obtain or retain a benefit by lection is estimated to take 12 oon the individual case. Any c nation Officer, U.S. Patent and PFORMS TO THIS ADDRES	the public which is to file (ar minutes to complete, includi comments on the amount of t d Trademark Office, U.S. Dep (S. SEND TO: Commissioner	d by the USPTO to process) ng gathering, preparing, and ime you require to complete partment of Commerce, P.O. for Patents, P.O. Box 1450,		

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Privacy Act Statement

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- 1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- 2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

Electronic Patent Application Fee Transmittal						
Application Number:	12365559					
Filing Date:	04	-Feb-2009				
Title of Invention:	MULTIPLE SUPPLY-VOLTAGE POWER-UP/DOWN DETECTORS					
First Named Inventor/Applicant Name:	Chang Ki Kwon					
Filer:	Peter M. Kamarchik/Theresa Boyce					
Attorney Docket Number:	072302					
Filed as Large Entity						
Utility under 35 USC 111(a) Filing Fees						
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)	
Basic Filing:						
Pages:						
Claims:						
Miscellaneous-Filing:						
Petition:						
Patent-Appeals-and-Interference:						
Post-Allowance-and-Post-Issuance:						
Utility Appl issue fee		1501	1	1740	1740	
Publ. Fee- early, voluntary, or normal		1504	1	300	300	

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Extension-of-Time:				
Miscellaneous:				
	Tot	al in USD) (\$)	2040

Electronic Acknowledgement Receipt				
EFS ID:	11166621			
Application Number:	12365559			
International Application Number:				
Confirmation Number:	6210			
Title of Invention:	MULTIPLE SUPPLY-VOLTAGE POWER-UP/DOWN DETECTORS			
First Named Inventor/Applicant Name:	Chang Ki Kwon			
Customer Number:	23696			
Filer:	Peter M. Kamarchik/Theresa Boyce			
Filer Authorized By:	Peter M. Kamarchik			
Attorney Docket Number:	072302			
Receipt Date:	12-OCT-2011			
Filing Date:	04-FEB-2009			
Time Stamp:	09:20:47			
Application Type:	Utility under 35 USC 111(a)			

Payment information:

Submitted with Payment	yes				
Payment Type	Deposit Account				
Payment was successfully received in RAM	\$2040				
RAM confirmation Number	7735				
Deposit Account	170026				
Authorized User					
The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:					
Charge any Additional Fees required under 37 C.F.R. Section 1.16 (National application filing, search, and examination fees)					
Charge any Additional Fees required under 37 C.F.R. Se	ction 1.17 (Patent application and reexamination processing fees)				

Charge any Additional Fees required under 37 C.F.R. Section 1.19 (Document supply fees)

Charge any Additional Fees required under 37 C.F.R. Section 1.20 (Post Issuance fees)

Charge any Additional Fees required under 37 C.F.R. Section 1.21 (Miscellaneous fees and charges)

File Listing: Document File Size(Bytes)/ Multi Pages **Document Description** File Name Number Message Digest Part /.zip (if appl.) 58961 1 Issue Fee Payment (PTO-85B) 072302_IFP_10-12-11.pdf 2 no c44ac6a9fdb7088ebc437c1171a76ab1b92 Warnings: Information: 32290 2 2 Fee Worksheet (SB06) fee-info.pdf no c9a1ee7a9a3f35007143cd601432f00ff060 Warnings: Information: Total Files Size (in bytes): 91251 This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503. New Applications Under 35 U.S.C. 111 If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this

Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.



UNITED STATES PATENT AND TRADEMARK OFFICE

JNITED STATES DEPARTMENT OF COMMERCE Juited States Patent and Trademark Office	
ddress: COMMISSIONER FOR PATENTS	
P.O. Box 1450	
Alexandria, Virginia 22313-1450	
www.uspto.gov	

NOTICE OF ALLOWANCE AND FEE(S) DUE

23696 7590 07/12/2011 QUALCOMM INCORPORATED 5775 MOREHOUSE DR. SAN DIEGO, CA 92121

EXAMINER					
WHITE,	DYLAN C				
ART UNIT	PAPER NUMBER				
2819					

DATE MAILED: 07/12/2011

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.			
12/365,559	02/04/2009	Chang Ki Kwon	072302	6210			
TT E OF INVENTION, MILL TIPLE SUPPLY, VOLTAGE POWER, UP/DOWN DETECTORS							

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1510	\$300	\$0	\$1810	10/12/2011

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED</u>. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:	If the SMALL ENTITY is shown as NO:
A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.	A. Pay TOTAL FEE(S) DUE shown above, or
B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or	B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

Page 1 of 3

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: <u>Mail</u> Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 or <u>Fax</u> (571)-273-2885

INSTRUCTIONS: This appropriate. All further indicated unless corrector maintenance fee notifica	form should be used f correspondence includin ed below or directed oth tions.	or transmitting the ISSU of the Patent, advance of herwise in Block 1, by (a	JE FEE and PUBLIC rders and notification a) specifying a new co	of n	ON FEE (if requi naintenance fees w pondence address;	red). E vill be and/or	Blocks 1 through 5 sh mailed to the current ((b) indicating a separ	ould be completed where correspondence address as rate "FEE ADDRESS" for
CURRENT CORRESPOND	ENCE ADDRESS (Note: Use Bl	ock 1 for any change of address)		Note Fee(pape have	: A certificate of s) Transmittal. Thi rs. Each additiona its own certificate	mailing s certif l paper of mai	can only be used for icate cannot be used for such as an assignmen ling or transmission.	domestic mailings of the or any other accompanying tt or formal drawing, must
QUALCOMM 5775 MOREHO SAN DIEGO, C	⁷⁵⁹⁰ 07/12 INCORPORATE USE DR. A 92121	D		I her State addr trans	Cer eby certify that th s Postal Service w essed to the Mail mitted to the USP	tificate is Fee(s vith suf Stop FO (57	of Mailing or Transm Transmittal is being ficient postage for first ISSUE FEE address 1) 273-2885, on the dat	nission deposited with the United class mail in an envelope above, or being facsimile te indicated below.
								(Depositor's name)
								(Signature)
								(Date)
APPLICATION NO.	FILING DATE		FIRST NAMED INVEN	TOR		ATTO	RNEY DOCKET NO.	CONFIRMATION NO.
12/365,559	02/04/2009		Chang Ki Kwon				072302	6210
	: MULTIPLE SUPPL 1-	VOLTAGE POWER-UP	Jown Defector	5				
APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE D	UE	PREV. PAID ISSUE	S FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1510	\$300		\$0		\$1810	10/12/2011
EXAM	IINER	ART UNIT	CLASS-SUBCLASS	\$				
WHITE, I	DYLAN C	2819	327-143000					
Change of corresp Address form PTO/SI "Fee Address" ind PTO/SB/47; Rev 03-(Number is required.	nge of Correspondence ' Indication form ed. Use of a Customer	 (1) the names of up to 3 registered patent attorneys (2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed. 						
 ASSIGNEE NAME A PLEASE NOTE: Unl recordation as set fort (A) NAME OF ASSIGNATION (A) NAME OF ASSIGNATION (A) (A) (A) (A) (A) (A) (A) (A) (A) (A)	ND RESIDENCE DAT/ less an assignee is ident h in 37 CFR 3.11. Comp GNEE	A TO BE PRINTED ON ' ified below, no assignee sletion of this form is NO	THE PATENT (print c data will appear on tl T a substitute for filing (B) RESIDENCE: (C	or typ ne pa g an a NTY	e) itent. If an assignussignment. and STATE OR C	ee is ic COUNT	entified below, the do RY)	cument has been filed for
Please check the appropr	iate assignee category or	categories (will not be p	rinted on the patent):		Individual 🖵 Co	orporati	on or other private gro	up entity 🖵 Government
4a. The following fee(s) Issue Fee Publication Fee (N Advance Order - # 	are submitted: To small entity discount p t of Copies	41 permitted)	 b. Payment of Fee(s): (A check is enclos Payment by credi The Director is he overpayment, to I 	Plea ed. t caro reby Depos	se first reapply ar d. Form PTO-2038 authorized to char sit Account Numbe	is attac ge the r	iously paid issue fee s hed. equired fee(s), any def (enclose an	hown above) iciency, or credit any extra copy of this form).
5. Change in Entity Sta	tus (from status indicated	d above)	—					
▲ a. Applicant claim NOTE: The Issue Fee an	s SMALL ENTITY statu d Publication Fee (if required States)	is. See 37 CFR 1.27. uired) will not be accepte	b. Applicant is not d from anyone other th	o long nan th	ger claiming SMAI ne applicant; a regi	LL EN:	TTY status. See 37 CF attorney or agent; or the	R 1.27(g)(2). e assignee or other party in
interest as snown by the	records of the Onited Sta	tes Patent and Trademark	Conice.					
Authorized Signature					Date			
Typed or printed nam	e				Registration N	[o		
This collection of inform an application. Confiden submitting the complete this form and/or suggesti Box 1450, Alexandria, V Alexandria, Virginia 223 Under the Paperwork Re	ation is required by $\overline{370}$ tiality is governed by 35 d application form to the ions for reducing this bu i'riginia 22313-1450. DO 13-1450. duction Act of 1995, no	FR 1.311. The informatic U.S.C. 122 and 37 CFR USPTO. Time will vary rden, should be sent to th NOT SEND FEES OR (persons are required to re	on is required to obtain 1.14. This collection i v depending upon the i e Chief Information O COMPLETED FORM spond to a collection o	i or ro s esti ndiv ffice S TC f info	etain a benefit by the mated to take 12 r idual case. Any co r, U.S. Patent and THIS ADDRESS prmation unless it co	he publ ninutes mment Traden . SENI lisplay:	ic which is to file (and to complete, including s on the amount of tim aark Office, U.S. Depa) TO: Commissioner fo s a valid OMB control i	by the USPTO to process) gathering, preparing, and le you require to complete rtment of Commerce, P.O. or Patents, P.O. Box 1450, number.

OMB 0651-0033 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

	ted States Pate	ENT AND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	TMENT OF COMMERCE Trademark Office OR PATENTS 313-1450	
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
12/365,559	02/04/2009	Chang Ki Kwon	072302	6210	
23696 75	90 07/12/2011		EXAMINER		
QUALCOMM IN 5775 MOREHOUS	ICORPORATED SE DR.		WHITE, I	DYLAN C	
SAN DIEGO, CA	92121		ART UNIT	PAPER NUMBER	
			2819		
			DATE MAILED: 07/12/201	1	

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 165 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 165 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

Privacy Act Statement

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- 1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- 2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

	Application No.	Applicant(s)
	12/365.559	KWON ET AL.
Notice of Allowability	Examiner	Art Unit
	DYLAN WHITE	2819
The MAILING DATE of this communication app All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85 NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT F of the Office or upon petition by the applicant. See 37 CFR 1.31	eears on the cover sheet w G (OR REMAINS) CLOSED i or other appropriate comm RIGHTS. This application is 3 and MPEP 1308.	ith the correspondence address n this application. If not included unication will be mailed in due course. THIS subject to withdrawal from issue at the initiative
1. 🔀 This communication is responsive to <u>6/24/2011</u> .		
2. 🔀 The allowed claim(s) is/are <u>1,3-5,7-10 and 12-25</u> .		
 3. ☐ Acknowledgment is made of a claim for foreign priority u a) ☐ All b) ☐ Some* c) ☐ None of the: 1. ☐ Certified copies of the priority documents hav 	inder 35 U.S.C. § 119(a)-(d) e been received.	or (f).
2. Certified copies of the priority documents hav	e been received in Application	on No
3. Copies of the certified copies of the priority do	ocuments have been receive	d in this national stage application from the
International Bureau (PCT Rule 17.2(a)).		
* Certified copies not received:		
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDON THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	' of this communication to file MENT of this application.	e a reply complying with the requirements
4. A SUBSTITUTE OATH OR DECLARATION must be subr INFORMAL PATENT APPLICATION (PTO-152) which give	nitted. Note the attached EX ves reason(s) why the oath c	AMINER'S AMENDMENT or NOTICE OF r declaration is deficient.
5. CORRECTED DRAWINGS (as "replacement sheets") mu	ist be submitted.	
(a) 🔲 including changes required by the Notice of Draftsper	son's Patent Drawing Revie	w (PTO-948) attached
1) 🔲 hereto or 2) 🔲 to Paper No./Mail Date		
(b) including changes required by the attached Examiner Paper No./Mail Date	's Amendment / Comment o	r in the Office action of
Identifying indicia such as the application number (see 37 CFR each sheet. Replacement sheet(s) should be labeled as such in	1.84(c)) should be written on t the header according to 37 Cl	he drawings in the front (not the back) of FR 1.121(d).
 DEPOSIT OF and/or INFORMATION about the depo attached Examiner's comment regarding REQUIREMENT 	DSIT OF BIOLOGICAL MAT	ERIAL must be submitted. Note the DLOGICAL MATERIAL.
Attachment(s) 1. ☑ Notice of References Cited (PTO-892)	5. 🗌 Notice of Ir	formal Patent Application
2. DNotice of Draftperson's Patent Drawing Review (PTO-948)	6. 🗌 Interview S	ummary (PTO-413),
3. Information Disclosure Statements (PTO/SB/08),	Paper No. 7. 🗌 Examiner's	Amendment/Comment
4. Examiner's Comment Regarding Requirement for Deposit	8. 🛛 Examiner's	Statement of Reasons for Allowance
	9. 🗌 Other	<u></u>
	/Shawki S Ism Supervisory Pa	ail/ tent Examiner, Art Unit 2819
U.S. Patent and Trademark Office PTOL-37 (Rev. 08-06)	lotice of Allowability	Part of Paper No./Mail Date 5

DETAILED ACTION

Information Disclosure Statement

The Examiner acknowledges the applicants submission of an Information Disclosure Statement on 6/24/2011.

Allowable Subject Matter

Claims 1, 3-5, 7-10, 12-25 are allowed. The following is an examiner's statement of reasons for allowance:

Regarding claim 1, A multiple supply voltage device comprising: a core network operative at a first supply voltage; and a control network coupled to said core network wherein said control network is configured to transmit a control signal, said control network comprising: an up/down (up/down) detector configured to detect a power state of said core network; processing circuitry coupled to said up/down detector and configured to generate said control signal based on said power state; one or more feedback circuits coupled to said up/down detector, said one or more feedback circuits coupled to said up/down detector, said one or more feedback circuits coupled to provide feedback signals to adjust a current capacity of said up/down detector; at least one first transistor coupled to switch on when said first supply voltage is powered down and to switch off when said first supply voltage is powered on; <u>at least one second transistor coupled in series with the at least one first transistor and coupled to said first supply voltage, the at least one first transistor being configured to second transistor being configured to se</u>

configured to switch on when said first supply voltage is powered on and to switch off when said first supply voltage is powered down; at least one third transistor coupled in series between the at least one first transistor and the at least one second transistor, nor would it have been obvious to one of skill in the art. Claims 3-5, and 7-9 are also allowed as being dependent on claim 1.

Regarding claim 10, A method for reducing power consumption in a power on/off control (POC) network of a multiple supply voltage device, said method comprising: detecting a power-on of a second supply voltage while a first supply voltage is already on; decreasing a current capacity of a power on/off detector of said POC network *in response to said power-on detection*; detecting a power-down of said second supply voltage while said first supply voltage is on; *increasing said current capacity* of said power on/off detector in response to said power-down detection; receiving a logic-high signal at a control gate of at least one first transistor, at least one second transistor and at least one third transistor coupled in series between the at least one first transistor and the at least one second transistor, the at least one first transistor being configured to switch off in response to said logic-high signal, and the at least one second transistor being configured to switch on in response to said logic-high signal; and transmitting a detection signal to a signal processor from the at least one second transistor based on said received logic-high signal, nor would it have been obvious to one of skill in the art. Claims 12-19 are also allowed as being dependent on claim 10.

Page 3

Regarding claim 20, A system for reducing power consumption in a power on/off control (POC) network of a multiple supply voltage device, said system comprising: means for detecting a power-on of a second supply voltage while a first supply voltage is already on; means, *responsive to said power-on detection, for decreasing a* current capacity of a power on/off detector of said POC network; means for detecting a power-down of said second supply voltage while said first supply voltage is on; means, responsive to said power-down detection, for increasing said current capacity of said power on/off detector; means for receiving a logic-high signal at a control gate of at least one first transistor at least one second transistor and at least one third transistor coupled in series between the at least one first transistor and the at least one second transistor, the at least one first transistor being configured to switch off in response to said logic-high signal, and the at least one second transistor being configured to switch on in response to said logic-high signal; and means for transmitting a detection signal to a signal processor from the at least one second transistor based on said received logic-high signal, nor would it have been obvious to one of skill in the art. Claims 21-25 are also allowed as being dependent on claim 20.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The cited prior art generally refers to power up and power down circuits and their methods of operation.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DYLAN WHITE whose telephone number is (571)272-1406. The examiner can normally be reached on m-th 7:00- 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Shawki Ismail can be reached on (571) 272-3985. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Dylan White/ Examiner, Art Unit 2819 /Shawki S Ismail/ Supervisory Patent Examiner, Art Unit 2819

Page 6

Notice of Beferences Cited	Application/Control No. 12/365,559	Applicant(s)/Patent Under Reexamination KWON ET AL.	
Motioe of Melerchoes offed	Examiner	Art Unit	
	DYLAN WHITE	2819	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	А	US-6,577,166	06-2003	Lim, Kyu-Nam	327/77
*	В	US-5,723,990	03-1998	Roohparvar, Frankie F.	327/81
*	С	US-2008/0100341	05-2008	Kim, Min-Hwahn	326/63
*	D	US-2006/0044027	03-2006	Chen, Kuan-Yeu	327/143
*	Е	US-2008/0218223	09-2008	Kimura, Hiroyuki	327/142
*	F	US-4,781,051	11-1988	Schultes et al.	72/247
*	G	US-5,495,453	02-1996	Wojciechowski et al.	365/185.18
*	Н	US-2009/0027087	01-2009	Sukup et al.	327/72
*	Ι	US-6,900,666	05-2005	Kursun et al.	326/95
	J	US-			
	к	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	v	
	w	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 5

					A	Application/Control No.				Applie Reexa	Applicant(s)/Patent Under Reexamination				
	Index of Claims					12365559				KWO	KWON ET AL.				
						Examiner				Art Ur	nit				
						YLAN WHI	ITE			2819					
✓ Rejected				-	Car	ncelled		N	Non-E	lected		A		Арр	peal
=	= Allowed			÷	Res	tricted		I Interferen				0	O Objected		cted
	Claima r	onumborod	in the e		ordor oo pr	econted by	onnlio	ont	r			- - тг	<u></u>		B 1 47
		enumbereu		anne	order as pr	esented by a	applica		L		L	J 1.1	<i>.</i>		1.1.47
	CLA	IM							DATE						
F	inal	Original	09/10/2	010	02/11/2011	06/03/2011	06/29	/2011							
	1	1	~		~	=	=	-							
	-	2	0		-	-	· ·								
	2	3	0		√	=	-	-							
	3	4	0		0	=	-	-							
	4	5	0		0	=		=							
	-	6	0		-	-	· ·	•							
	5	7	✓		✓	=	=	-							
	6	8	✓		✓	=		-							
L	7	9	<u> </u>		✓	=		-							
	8	10	✓		✓	=	=	=							

-

=

=

=

=

=

=

=

=

=

=

=

=

=

=

-

-

0

0

0

0

0

0

0

0

 \checkmark

~

 \checkmark

 \checkmark

 \checkmark

 \checkmark

~

 \checkmark

 \checkmark

-

√

0

0

√

0

0

0

 \checkmark

~

✓

 \checkmark

 \checkmark

 \checkmark

√

-

-

-

=

=

=

=

=

=

=

=

=

=

=

=

=

=

-

-

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

-

9

10

11

12

13

14

15

16

17

18

19

20

21

22

-

-

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Issue Classification	12365559	KWON ET AL.
	Examiner	Art Unit
	DYLAN WHITE	2819

	ORIGINAL							INTERNATIONAL CLASSIFICATION							
	CLASS		:	SUBCLASS		CLAIMED					NON-CLAIMED				
327			143			н	0	З	L	7 / 00 (2006.0)					
	0			6)		н	0	з	L	5 / 00 (2006.0)					
						н	0	з	к	5 / 153 (2006.0)					
CLASS	SUE	CLASS (ONE	E SUBCLAS	S PER BLO	CK)	н	0	3	к	19 / 094 (2006.0)					
327	72	333													
326	68														

	Claims re	enumbere	d in the s	ame orde	er as prese	ented by a	applicant		CP] T.D.	[] R.1.4	47	
Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original
1	1	14	17												
-	2	15	18												
2	3	16	19												
3	4	17	20												
4	5	18	21												
-	6	19	22												
5	7	20	23												
6	8	21	24												
7	9	22	25												
8	10	-	26												
-	11	-	27												
9	12														
10	13														
11	14														
12	15														
13	16														

/DYLAN WHITE/ Examiner.Art Unit 2819	6/3/2011	Total Claims Allowed: 22		
(Assistant Examiner)	(Date)			
/SHAWKI ISMAIL/ Supervisory Patent Examiner.Art Unit 2819	06/30/2011	O.G. Print Claim(s)	O.G. Print Figure	
(Primary Examiner)	(Date)	10	4	

U.S. Patent and Trademark Office

Part of Paper No. 5

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Search Notes	12365559	KWON ET AL.
	Examiner	Art Unit
	DYLAN WHITE	2819

SEARCHED

Class	Subclass	Date	Examiner
326	82, 83, 86, 87, 93, 112, 119	6/3/2011	DW
327	333, 108	6/3/2011	DW

SEARCH NOTES									
Search Notes	Date	Examiner							
See Attached EAST Notes	6/29/2011	DW							
Inventor Search	9/9/2010	DW							
Assignee Search	9/9/2010	DW							
Information Disclosure Statement	6/29/2011	DW							
Keyword Search for classes 326 and 327	6/29/2011	DW							

	INTERFERENCE SEARCH		
Class	Subclass	Date	Examiner
326	All Subclasses	6/29/2011	DW



U.S. Patent and Trademark Office

Γ

٦

12365559 - GAU: 2819

Receipt date: 06/24/2011

PTO/SB/08a (07-09)

Approved for use through 07/31/2012. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute	for form 1449/PTO				Complete if Known			
				Application Number	12/365,559			
INFOF	MATION D	ISCLO	SURE	Filing Date	2009-02-04			
STATI	EMENT BY	APPLIC	CANT	First Named Inventor	Chang Ki KWON			
(1)				Art Unit	2819			
(Use as	many sneets as ne	cessary)		Examiner Name Dylan C. WHITE				
Sheet	1	of	2	Attorney Docket No: 072302				

	U.S. PATENT DOCUMENTS										
Examiner Initials*	Cite No. ¹	Document Number Number-Kind Code ^{2(if} ^{known)}	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear						

		FC	OREIGN PATENT D	OCUMENTS		
		Foreign Patent Document	Publication		Pages, Columns, Lines, Where	
Examiner Initials*	Cite No. ¹	Country Code ³⁻ Number ⁴⁻ Kind Code ⁵ (if known)	Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Relevant Passages or Relevant Figures Appear	6 6

		NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	Т2
/DW/	001	International Search Report and Written Opinion - PCT/US2010/023081, International Search Authority - European Patent Office - 08/05/2010 (072302).	

EXAMINER SIGNATURE /Dylan White/

DATE CONSIDERED 06/29/2011

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant: Applicant's unique citation designation number (optional). a See Kinds Codes of USPTO Patent Documents at www.bspto.gov or MPEP 901.04. a Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 4 For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. sKind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. e Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by theUSPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

EAST Search History

EAST Search History (Prior Art) //DW/

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	15	(detect\$3 adj2 (power) with (on and off))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:31
82	80695	(((voltage or power) adj2 (switch\$3 or gat \$3)) or (head\$3 and foot\$3)) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:35
83	41160	((voltage or power) adj (switch\$3 or gat\$3)) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:36
S4	133254	((voltage or power) adj (detect\$3 or (up and down)))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:37
S5	2	("7253655").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:38
S 6	6	("4859877" "5381059" "6172522" "6233694" "6498511" "7116135").PN. OR ("7253655").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 15:42
S7	46	((voltage or power) adj (detect\$3 with ((up and down) or (on and off))))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:45
S8	195	kwon-chang\$.IN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM TDB	OR	ON	2010/09/08 15:45

S9	19	S8 and transistor	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:46
S10	28	mohan-vivek\$.IN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:47
S11	5	("20040111649" "20050117432" "6611472" "6650594" "7372746").PN. OR ("7692998").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 15:56
S12	12	("4697097" "5187389" "5442312" "5528182" "5528184").PN. OR ("5781051").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 15:59
S13	65	("4683382" "4975883" "5193198" "5301161" "5305275" "5331599" "5339272" "5412331" "5414669").PN. OR ("5594360").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:02
S14	4636	((voltage or power or level) adj (detect\$3 or sens\$3) with transistor) and feedback	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:10
S15	628	S14 and core	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:10
S16	74	S15 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:11
S17	859	S14 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:22
S18	9901	(POC or (power adj (on adj off) adj control))	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:22
S19	118	S18 and (feedback and transistor)	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:22
S20	513	qualcomm.AS. and (((power or voltage) with control) and feedback and transistor)	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:24

		(((power or voltage) with control) with feedback and transistor)	USPAT; USOCR		UN	16:24
S23	3959	((voltage or power or level) adj (detect\$3 or sens\$3) with feedback) and transistor	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:42
S24	472	S23 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:42
S25	0	(11/048260).APP.	USPAT; USOCR	OR	ON	2010/09/09 07:14
S26	1	(10/339069).APP.	USPAT; USOCR	OR	ON	2010/09/09 07:28
S27	5	("5629642" "5774402" "6011447" "6111441").PN. OR ("6744295").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:29
S28	2	("20050140406" "6163585").PN. OR ("7612588").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:37
S29	7	("5886567" "5889664" "6169426" "6580312" "6876246" "7474140").PN. OR ("7605639").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:38
S 30	11	("20060119417" "4565977" "5535160" "5877651" "6130829" "6304469" "6522558" "6756827" "6812776" "6977828" "7042774").PN. OR ("7429883").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:41
S 31	11	("6307401" "6433579" "6437599" "6518797" "6590422" "6664814" "6664853" "6731135" "6847232").PN. OR ("7183805").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:44
S32	9	("5270584" "5721510" "5723990" "6411157").PN. OR ("6577166").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:49

 $file: ///Cl/Documents\%20 and\%20 Settings/dwhite2/My\%20 D...559/EASTS earch History. 12365559_Accessible Version.htm (3 of 10) 6/29/2011 2:23:07 PM and the set of t$

533	36	("4961167" "5189316" "5315557" "5337284" "5557231" "5602704" "5633825" "5673232" "5856951" "6031411").PN. OR ("6411157").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 08:01
\$34	18	("5115150" "5151620" "5175448" "5661419" "5880604" "6049245" "6107869" "6191615" "6204696" "6370052" "6404269" "6411157" "6442086" "6492837" "6759873").PN. OR ("6900690").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 08:29
S35	7526	(input and output) and core and ((voltage or power) adj (detect\$3 or sens\$3)) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 10:49
S36	352	S35 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 10:49
S37	389	(input and output) and (core adj2 voltage) and ((voltage or power) adj (detect\$3 or sens\$3)) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 10:50
\$38	49	S37 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 10:50
539	0	(power adj ((on and off) or (up and down)) adj detect\$3) and core and ((I adj O) or (input adj output))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 15:35
S40	9	(power adj ((on and off) or (up and down)) adj detect\$3) and ((I adj O) or (input adj output))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 15:36

 $file:///Cl/Documents\%20 and\%20 Settings/dwhite2/My\%20 D...559/EASTS earch History. 12365559_Accessible Version.htm (4 of 10)6/29/2011 2:23:07 PM and the set of the$

S41	1	(power adj ((on and off) or (up and down)) adj detect\$3) and core	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 15:37
S42	2	(power adj ((on and off) or (up and down)) adj detect\$3) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 15:37
\$43	40	("4234920" "4473759" "4746822" "4882506" "4902910" "5039875" "5063304" "5066869" "5081625" "5087834" "5103115" "5103159" "5120993" "5157270" "5159206" "5164613" "5166545" "5168209" "5181203" "5220534" "5233161" "5270977" "5297261" "5347173").PN. OR ("6204701").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09
S44	11869	((level or voltage) adj (shift\$3 or translat\$3)) and (feedback and transistor)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:40
S45	3036	S44 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:41
S46	2898	S45 and current	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:41
S48	920	((level or voltage) adj (shift\$3 or translat\$3)) with (feedback and transistor)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:41

S49	359	S48 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:41
S51	3322	(((power or voltage) adj2 detect\$3) with transistor) and inverter and current	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:04
S52	930	S51 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:04
S53	1130	(((power or voltage) adj2 detect\$3) with transistor) and inverter and current and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:06
S54	295	S53 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:06
S55	5049	((power or (up and down)) adj2 detect\$3) and feedback and transistor	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:09
S56	405	S55 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:09
S57	336	S56 not S54	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:09
S58	5546	((level or voltage) adj (shift\$3 or translat\$3)) and feedback and transistor and inverter	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 10:49
S59	1712	S58 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 10:50
S60	430	(((level or voltage) adj (shift\$3 or translat\$3)) with (feedback and transistor)) and inverter	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 10:52
-----	------	---	--	----	----	---------------------
S61	644	(((level or voltage) adj (shift\$3 or translat\$3)) with (feedback)) and transistor and inverter	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 10:53
S62	283	S61 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 10:53
S63	147	S61 and core	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 15:01
S64	15	("20020163364" "20060103437" "20070030039" "5130569" "6646844" "2007091211").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 15:39
S66	1875	(voltage level) adj (shift \$3 translat\$3) and (transistor with series) and core	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/03 10:10
S67	602	S66 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/03 10:11
S68	4569	(voltage level) adj (shift \$3 translat\$3) and (transistor with series) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/03 10:56
S69	1994	(voltage level) adj (shift \$3 translat\$3) and (transistor with series) and (feedback with current)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/03 10:57
S70	918	(voltage level) adj (shift \$3 translat\$3) and (transistor near2 series) and (feedback with current)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/03 10:58

 $file: ///Cl/Documents\%20 and\%20 Settings/dwhite2/My\%20 D...559/EASTS earch History. 12365559_Accessible Version.htm\ (7\ of\ 10)6/29/2011\ 2:23:07\ PM$

		"4751404" "4760292" "4763021" "4774422" "4825402" "4855622" "4855623" "4894561" "4922140" "4929941"				
		"4972106" "4978905" "4980579" "5015888" "5017813" "5021684" "5021691" "5023487" "5023488" "5029728" "5034632" L "5041743"				
		"5070256" "5079456" "5081380" "5095231" "5117130" "5118971" "5165046" "5198701" "5200654"				
		"5208492" "5216292" "5218239" "5231315" "5241221" "5254883" "5285116" "5291071" "5293082" "5296756" "5304861"				
07.4		"5313118" "5315174" "5319258" "5329184" "5334882" "5338987").PN. OR ("5539341").URPN.			CAL	2011/02/22
S74	544	(MTCMOS or (power adj gating)) and ((current) with (increas \$3 decreas\$3))	US-PGPUB; USPAT; USOCR	OR	ON	2011/06/03 15:38

file:///Cl/Documents%20and%20Settings/dwhite2/My%20D...559/EASTSearchHistory.12365559_AccessibleVersion.htm (8 of 10)6/29/2011 2:23:07 PM

S75	96	(MTCMOS or (power adj gating)) and ((current) with (increas \$3 decreas\$3)) and (transistor near2 series)	US-PGPUB; USPAT; USOCR	OR	ON	2011/06/03 15:38
S76	505	(MTCMOS or (power adj gating)) and ((current) with (increas \$3 decreas\$3)) and (transistor)	US-PGPUB; USPAT; USOCR	OR	ON	2011/06/03 15:39
S77	277	S76 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR	OR	ON	2011/06/03 15:39
S78	237	white-dylan\$.XA.	US-PGPUB; USPAT; USOCR	OR	ON	2011/06/03 15:40
S79	19	("5973541" "6049231" "6429689" "6522171" "6580293").PN. OR ("6900666").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2011/06/03 15:58
S 80	6	((power adj2 (up and down)) adj2 detection) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/05 11:57
S82	3	"6646844"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/29 10:38
S83	2	"2002163364"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/29 10:51
S84	2	"20020163364"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/29 10:54
S8 5	3	"20070030039"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/29 10:58
S 86	2	"20060103437"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/29 10:58

EAST Search History (Interference)

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S50	37	(power and (detecting or detection) and feedback and transistor and voltage and core and control). CLM.	USPAT; UPAD	OR	ON	2010/09/10 09:16
S 65	39	(power and (detecting or detection) and feedback and transistor and voltage and core and control). CLM.	USPAT; UPAD	OR	ON	2011/02/13 21:21
S81	39	(power and (detecting or detection) and feedback and transistor and voltage and core and control). CLM.	USPAT; UPAD	OR	ON	2011/06/05 12:14

6/ 29/ 2011 2:22:53 PM H:\ East\ Workspaces\ 12365559.wsp

Doc code: RCEX Doc description: Request for Continued Examination (RCE)

	REQU	JEST FC			N(RCE)TRANSM	ITTAL	
			(Submitt	ed Only via EFS	-Web)		
Application Number	12/365,559	Filing Date	2009-02-04	Docket Number (if applicable)	072302	Art Unit	2819
First Named Inventor	Chang Ki Kwon			Examiner Name	Dylan C. White		
This is a Requ Request for Co 1995, or to any	iest for Continue ontinued Examina design application	ed Examina ation (RCE) on. The Ins	ation (RCE) under practice under 37 truction Sheet for	r 37 CFR 1.114 of the CFR 1.114 does not a this form is located at V	above-identified applie oply to any utility or plan WWW.USPTO.GOV	cation. t application filed	prior to June 8,
		S	UBMISSION RE	EQUIRED UNDER 37	7 CFR 1.114		
Note: If the RC in which they w entered, applic	E is proper, any /ere filed unless a ant must request	previously fi applicant ins t non-entry c	iled unentered am structs otherwise. of such amendme	endments and amendn If applicant does not wi nt(s).	nents enclosed with the sh to have any previous	RCE will be ente ly filed unentered	red in the order amendment(s)
Previously submissior	submitted. If a fin even if this box	nal Office ac is not check	ction is outstandin ked.	g, any amendments file	ed after the final Office a	ction may be con	sidered as a
Con	isider the argume	ents in the A	ppeal Brief or Re	ply Brief previously filed	l on		
Othe	er						
Enclosed							
Am-	endment/Reply						
🔀 Info	rmation Disclosu	re Statemer	nt (IDS)				
Affic	davit(s)/ Declarati	ion(s)					
🗌 Oth	er						
			М	ISCELLANEOUS			
Suspensio (Period of	n of action on the suspension sha	e above-ide Il not exceed	ntified application d 3 months; Fee u	is requested under 37 inder 37 CFR 1.17(i) re	CFR 1.103(c) for a perio quired)	od of months	
Other							
				FEES			
The RCE The Direc Deposit A	The RCE fee under 37 CFR 1.17(e) is required by 37 CFR 1.114 when the RCE is filed. Image: The Director is hereby authorized to charge any underpayment of fees, or credit any overpayments, to Deposit Account No 170026						
	5	SIGNATUF	RE OF APPLICA	NT, ATTORNEY, OF	R AGENT REQUIRED	I	
Patent P	Practitioner Sign	ature					
Applica	nt Signature						

Doc code: RCEX Doc description: Request for Continued Examination (RCE)

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Signature of Registered U.S. Patent Practitioner							
Signature	/ Semion Talpalatsky /	Date (YYYY-MM-DD)	2011-06-23				
Name	Semion Talpalatsky	Registration Number	35380				

This collection of information is required by 37 CFR 1.114. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

Privacy Act Statement

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- 1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether the Freedom of Information Act requires disclosure of these records.
- A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspections or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

Doc code: RCEX Doc description: Request for Continued Examination (RCE)

REQUEST FOR CONTINUED EXAMINATION(RCE)TRANSMITTAL (Submitted Only via EFS-Web)												
Application Number	12/365,559	Filing Date	2009-02-04	Docket Number (if applicable)	072302	Art Unit	2819					
First Named Inventor	First Named Chang Ki Kwon Examiner Name Dylan C. White											
This is a Req Request for C 1995, or to an	uest for Continue ontinued Examina y design applicatio	e d Examin a ition (RCE) on. The Ins	ation (RCE) under 3 practice under 37 C struction Sheet for th	37 CFR 1.114 of the FR 1.114 does not ap is form is located at V	above-identified applicatio oply to any utility or plant app WWW.USPTO.GOV	n. lication filec	I prior to June 8,					
		S	UBMISSION REC	UIRED UNDER 37	7 CFR 1.114							
Note: If the RO in which they entered, appli	CE is proper, any p were filed unless a cant must request	previously fi applicant ins non-entry c	iled unentered amer structs otherwise. If of such amendment(ndments and amendn applicant does not wi (s).	nents enclosed with the RCE sh to have any previously file	will be ente d unentered	red in the order d amendment(s)					
Previously submissio	/ submitted. If a fir	nal Office ao is not check	ction is outstanding, ked.	any amendments file	d after the final Office action	may be cor	nsidered as a					
☐ Co	nsider the argume	ents in the A	oppeal Brief or Reply	r Brief previously filed	l on							
Otł	ner											
Enclosed												
🗌 An	nendment/Reply											
🔀 Info	ormation Disclosu	re Statemer	nt (IDS)									
Aff	idavit(s)/ Declarati	on(s)										
🗌 Ot	her											
			MIS	CELLANEOUS								
Suspensi (Period c	on of action on the	e above-ide I not excee	ntified application is d 3 months; Fee und	requested under 37 der 37 CFR 1.17(i) re	CFR 1.103(c) for a period of quired)	months						
Other												
				FEES								
The RCE fee under 37 CFR 1.17(e) is required by 37 CFR 1.114 when the RCE is filed. Image: The Director is hereby authorized to charge any underpayment of fees, or credit any overpayments, to Deposit Account No 170026												
	SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT REQUIRED											
🛛 Patent	Practitioner Signa	ature										
Applica	ant Signature											

Doc code: RCEX Doc description: Request for Continued Examination (RCE)

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Signature of Registered U.S. Patent Practitioner								
Signature	/ Semion Talpalatsky /	Date (YYYY-MM-DD)	2011-06-23					
Name	Semion Talpalatsky	Registration Number	35380					

This collection of information is required by 37 CFR 1.114. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

Privacy Act Statement

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- 1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether the Freedom of Information Act requires disclosure of these records.
- A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspections or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

PTO/SB/08a (07-09)

Approved for use through 07/31/2012. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute	for form 1449/PTC)			Complete if Known	
				Application Number	12/365,559	
INFOR	RMATION D	ISCLOS	SURE	Filing Date	2009-02-04	
STATEMENT BY APPLICANT				First Named Inventor	Chang Ki KWON	
(1100.00	many checks as as			Art Unit	2819	
(Use as many sneets as necessary)				Examiner Name	Dylan C. WHITE	
Sheet	1	of	2	Attorney Docket No: 0723	302	

	U.S. PATENT DOCUMENTS							
Examiner Initials*	Cite No. ¹	Document Number Number-Kind Code ^{2(if} ^{known)}	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear			

		FC	OREIGN PATENT D	DOCUMENTS		
		Foreign Patent Document	Publication		Pages, Columns, Lines, Where	
Examiner Initials*	Cite No. ¹	Country Code ³⁻ Number ⁴⁻ Kind Code ⁵ (if known)	Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Relevant Passages or Relevant Figures Appear	6 6

		NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	Т2
	001	International Search Report and Written Opinion - PCT/US2010/023081, International Search Authority - European Patent Office - 08/05/2010 (072302).	

EXAMINER SIGNATURE

DATE CONSIDERED

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. Applicant's unique citation designation number (optional). 2 See Kinds Codes of USPTO Patent Documents at www.spito.gov or MPEP 901.04. 3 Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 4 For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. skind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. s Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by theUSPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

PTO/SB/08a (07-09) Approved for use through 07/31/2012. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449/PTO					Complete if Known			
				Application Number	12/365,559			
INFOF	RMATION D	SCLO	SURE	Filing Date	2009-02-04			
STATEMENT BY APPLICANT (Use as many sheets as necessary)			CANT	First Named Inventor	First Named Inventor Chang Ki KWON			
				Art Unit	2819			
				Examiner Name	Examiner Name Dylan C. WHITE			
Sheet	2	of	2	Attorney Docket No: 072302				

	CERTIFICATION STATEMENT					
Pleas	e see 37 CFR 1.97 and 1.	98 to make the appropriate sele	ection(s):			
	That each item of informa from a foreign patent offic information disclosure sta	ation contained in the informatio ce in a counterpart foreign appli atement. See 37 CFR 1.97(e)(1)	n disclosure statement was first cation not more than three mon).	cited in any communication ths prior to the filing of the		
OR						
	That no item of information contained in the information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing the certification after making reasonable inquiry, no item of information contained in the information disclosure statement was known to any individual designated in 37 CFR 1.56(c) more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(2).					
	See attached certificatior	n statement.				
	Fee set forth in 37 CFR 1	1.17 (p) has been submitted her	ewith.			
\boxtimes	⊠ None					
SIGNATURE A signature of the applicant or representative is required in accordance with CFR 1.33, 10.18. Please see CFR 1.4(d) for the form of the signature.						
Sigr	ature	/ Semion Talpalatsky /	Date (YYYY-MM-DD)	2011-06-23		
Nan	Vame/Print Semion Talpalatsky Registration Number 35,380					
This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR1.14. This collection is estimated to take 1 hour to complete, including gathering, preparing and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENDFEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.						

PATENT COOPERATION TREATY

PCT



INTERNATIONAL SEARCH REPORT

(PCT Article 18 and Rules 43 and 44)

Applicant's or agent's file reference	FOR FURTHER	see Form PCT/ISA/220
072302WO	ACTION	as well as, where applicable, item 5 below.
International application No.	International filing date (day/month)	/year) (Earliest) Priority Date (day/month/year)
PCT /IIS2010/023081	03/02/2010	04/02/2009
Applicant	0370272010	01/02/2005
OUALCOMM Incorporated		
	· · · · · · · · · · · · · · · · · · ·	
This international search report has been	prepared by this International Search	ing Authority and is transmitted to the applicant
This international search report consists o	of a total of sheet	S.
X It is also accompanied by	a copy of each prior art document cit	ed in this report.
1. Basis of the report		
a. With regard to the language, the	international search was carried out o	on the basis of:
X the international a	application in the language in which it	was filed
a translation of th of a translation fu	e international application into rnished for the purposes of internation	, which is the language nal search (Rules 12.3(a) and 23.1(b))
b. This international search	report has been established taking int	to account the rectification of an obvious mistake
c. With regard to any nucleo	o this Authonty under Fulle 91 (Fulle 2	disclosed in the international application, see Box No. I.
	•	
2. Certain claims were fou	nd unsearchable (See Box No. II)	
3. Unity of invention is lac	king (see Box No III)	
4. With regard to the title ,		
X the text is approved as su	bmitted by the applicant	
the text has been establis	hed by this Authority to read as follow	/s:
	·	
5. With regard to the abstract ,		
X the text is approved as su	bmitted by the applicant	
the text has been establis	hed, according to Rule 38.2(b), by this	s Authority as it appears in Box No. IV. The applicant
may, within one month fro	im the date of mailing of this internation	onal search report, submit comments to this Authority
6. With regard to the drawings,		
a. the figure of the drawings to be p	ublished with the abstract is Figure N	lo. <u>3B</u>
X as suggested by t	he applicant	
as selected by thi	s Authority, because the applicant fail	led to suggest a figure
as selected by thi	s Authority, because this figure better	characterizes the invention
b none of the figures is to b	e published with the abstract	

Form PCT/ISA/210 (first sheet) (July 2009)

INTERNATIONAL SEARCH REPORT

a. classification of subject matter INV. H03K17/22							
ADD.	ADD.						
According to	o International Patent Classification (IPC) or to both national classific	ation and IPC					
B. FIELDS Minimum do	SEARCHED ocumentation searched (classification system followed by classificati	ion symbols)					
нозк							
Documenta	tion searched other than minimum documentation to the extent that s	such documents are included in the fields sea	arched				
Electronic d	lata base consulted during the international search (name of data ba	se and, where practical, search terms used)					
EPO-In	ternal						
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT						
Category*	Citation of document, with indication, where appropriate, of the rel	evant passages	Relevant to claim No.				
х	US 6 646 844 B1 (MATTHEWS LLOYD F	? [US])	1,2,4,				
	11 November 2003 (2003-11-11)		6-11,13,				
			19-27				
	tigures 1,3						
х	US 2002/163364 A1 (MAJCHERCZAK S)	(LVAIN 2-11-07)	1-3, 7-12 15				
	(FR) ET AL) / NOVEINDER 2002 (2002-11-0/) /-12,15, 16,19-27						
	tigure 2						
Х	US 2007/030039 A1 (CHEN KER-MIN [8 February 2007 (2007-02-08)	[TW])	1,2, 6-11 15				
			19-22,				
	figure 3		24-27				
		-/					
X Furt	her documents are listed in the continuation of Box C.	X See patent family annex.					
"A" docume	ategories of cited documents :	"T" later document published after the inter or priority date and not in conflict with t	national filing date he application but				
consid "E" earlier o	lered to be of particular relevance document but published on or after the international	invention "X" document of particular relevance: the cla	aimed invention				
filing d "L" docume which	filing date "L" document which may three doubts on priority claim(s) or involve an inventive step when the document is taken alone						
citation "O" docume	"Y" document of particular relevance: the claimed invention citation or other special reason (as specified) "Y" document of particular relevance: the claimed invention "O" document referring to an oral disclosure, use, exhibition or						
other means ments, such combination being obvious to a person skilled in the art.							
Date of the	actual completion of the international search	Date of mailing of the international search	ch report				
2	9 July 2010	05/08/2010					
Name and n	nailing address of the ISA/	Authorized officer					
European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016 Santos, Paulo							

Form PCT/ISA/210 (second sheet) (April 2005)

1

.

page 1 of 2

INTERNATIONAL SEARCH REPORT

International application No PCT/US2010/023081

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
x	US 2006/103437 A1 (KANG KHIL 0 [KR]) 18 May 2006 (2006-05-18) figure 3	1,6, 8-10, 19-27
A	WO 2007/091211 A2 (NXP BV [NL]; WESTENDORP JOEN [NL]; HOEFNAGEL LOUW [NL]) 16 August 2007 (2007-08-16) figure 3	1–27
Ą	US 5 130 569 A (GLICA STEPHEN J [US]) 14 July 1992 (1992-07-14) figure 1 	1-27

1

Form PCT/ISA/210 (continuation of second sheet) (April 2005)

	IN	Informa		International PCT/US2	application No 2010/023081		
Pa cited	tent document I in search report		Publication date		Patent family member(s)	y Publicatio date	
US	6646844	B1	11-11-2003	NON	ΙE		
US	2002163364	A1	07-11-2002	EP FR	124970 282295	7 A1 6 A1	16-10-2002 04-10-2002
US	2007030039	A1	08-02-2007	NON	IE		
US	2006103437	A1	18-05-2006	JP KR	200614885 2006005461	8 A 2 A	08-06-2006 23-05-2006
WO	2007091211	A2	16-08-2007	CN JP US	10137940 200952646 200900203	6 A 1 T 4 A1	04-03-2009 16-07-2009 01-01-2009
US	5130569	A	14-07-1992	DE DE EP JP JP	6921666 6921666 050380 322507 434520	3 D1 3 T2 3 A1 5 B2 8 A	27-02-1997 03-07-1997 16-09-1992 05-11-2001 01-12-1992

i

Form PCT/ISA/210 (patent family annex) (April 2005)

.

PATENT COOPERATION TREATY

From the

То:					PCT			
see form PCT/ISA/220				INTERN	WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY (PCT Rule 43 <i>bis</i> .1)			
				Date of mail (day/month/y	Date of mailing (<i>day/month/year</i>) see form PCT/ISA/210 (second sheet)			
App	licant's or agent's file	reference						
500		20	International filing					
PC	T/US2010/02308	1	03.02.2010	dale (daymonin/year)	04.02.2009			
Inter INV	rnational Patent Clas /. H03K17/22	sification (IPC) or	both national classif	fication and IPC				
App QU	licant IALCOMM Incorp	orated						
			·····					
1.	This opinion co	ontains indication	ons relating to th	ne following items	:			
	🖾 Box No. I	Basis of the op	oinion					
	🛛 Box No. II	Priority						
	🗍 Box No. III	Non-establishr	nent of opinion wi	th regard to novelty	, inventive step and industrial applicability			
	🛛 Box No. IV	Lack of unity o	finvention	- ,				
	🖾 Box No. V	Reasoned stat applicability; ci	ement under Rule tations and explar	e 43 <i>bis</i> .1(a)(i) with renations supporting s	egard to novelty, inventive step and industrial such statement			
	🛛 Box No. VI	Certain docum	ents cited					
	🖾 Box No. VII	Certain defects	s in the internation	nal application				
	🛛 Box No. VIII	Certain observ	ations on the inter	rnational applicatior	1			
2.	FURTHER ACTI	ON						
	If a demand for i written opinion o the applicant cho International Bur will not be so co	nternational pre f the Internation poses an Author eau under Rule nsidered.	iminary examinati al Preliminary Exa ity other than this 66.1 <i>bis</i> (b) that wr	ion is made, this opi amining Authority ("I one to be the IPEA ritten opinions of this	inion will usually be considered to be a PEA") except that this does not apply where and the chosen IPEA has notifed the s International Searching Authority			
	If this opinion is, submit to the IPE from the date of whichever expire	as provided abo EA a written repl mailing of Form es later.	ove, considered to y together, where PCT/ISA/220 or b	be a written opinion appropriate, with an efore the expiration	n of the IPEA, the applicant is invited to mendments, before the expiration of 3 months of 22 months from the priority date,			
	For further option							
3. For further details, see notes to Form PCT/ISA/220.								
Nam	ne and mailing addres	ss of the ISA:	Da	ate of completion of	Authorized Officer			
	European	Patent Office		e form	South M			
		lunich	PC	CT/ISA/210	Santos, Paulo			
	Tel. +49 8	9 2399 - 0			Telephone No. +49 89 2399-8359			
Fax: +49 89 2399 - 4465								

Form PCT/ISA/237 (Cover Sheet) (July 2009)

Box No. I Basis of the opinion

- 1. With regard to the **language**, this opinion has been established on the basis of:
 - the international application in the language in which it was filed
 - a translation of the international application into , which is the language of a translation furnished for the purposes of international search (Rules 12.3(a) and 23.1 (b)).
- 2. This opinion has been established taking into account the **rectification of an obvious mistake** authorized by or notified to this Authority under Rule 91 (Rule 43bis.1(a))
- 3. With regard to any **nucleotide and/or amino acid sequence** disclosed in the international application, this opinion has been established on the basis of a sequence listing filed or furnished:

a. (means)

- □ on paper
- in electronic form
- b. (time)
 - in the international application as filed
 - □ together with the international application in electronic form
 - □ subsequently to this Authority for the purposes of search
- 4. In addition, in the case that more than one version or copy of a sequence listing has been filed or furnished, the required statements that the information in the subsequent or additional copies is identical to that in the application as filed or does not go beyond the application as filed, as appropriate, were furnished.
- 5. Additional comments:

Box No. V Reasoned statement under Rule 43*bis*.1(a)(i) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

1. Statement

Novelty (N)	Yes:	Claims	<u>5, 8, 9, 14, 18, 19, 24, 25, 27</u>
	No:	Claims	<u>1-4, 6, 7, 10-13, 15-17, 20-23, 26</u>
Inventive step (IS)	Yes:	Claims	<u>5, 14, 18</u>
	No:	Claims	<u>1-4, 6-13, 15-17, 19-27</u>
Industrial applicability (IA)	Yes: No:	Claims Claims	<u>1-27</u>

2. Citations and explanations

see separate sheet

Box No. VII Certain defects in the international application

The following defects in the form or contents of the international application have been noted:

see separate sheet

.

Re Item V

Reasoned statement with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

- Reference is made to the following documents: D1 : US 6 646 844 B1 (MATTHEWS LLOYD P [US]) 11 November 2003 (2003-11-11)
 D2 : US 2002/163364 A1 (MAJCHERCZAK SYLVAIN [FR] ET AL) 7 November 2002 (2002-11-07)
- 2 The present application does not meet the criteria of Article 33 (1) PCT, because the subject-matter of claims 1, 10, 20 and 26 is not new in the sense of Article 33(2) PCT.
- 2.1 Document D1 discloses (see figures 1 and 3; references in parenthesis relating to this document) a dual supply voltage device and corresponding method comprising:
 - a core network (Fig. 1: 150) operative at a first supply voltage (V_{DD});
 - a control network (Figs. 1 and 3: CONTROLLER 110) coupled to said core network wherein said control network is configured to transmit a control signal (Fig. 3: ENABLE OVERRIDE), said control network comprising:
 - an up/down detector (Fig. 3: 310) configured to detect a power state of said core network (col. 4, lines 47-60);
 - processing circuitry (Fig. 3: 320) coupled to said up/down detector and configured to generate said control signal based on said power state;
 - one feedback circuit (Fig. 3: 330) coupled to said up/ down detector, said feedback circuit configured to provide a feedback signal to adjust a current capacity of said up/down detector (Fig. 3: transistor 330 and 314 both turned on when V_{DD}/POR is high).

The subject-matter of independent claims 1, 10, 20 and 26 consequently lacks novelty against the disclosure of D1 (Article 33(1)-(2) PCT).

Form PCT/ISA/237 (Separate Sheet) (Sheet 1) (EPO-April 2005)

- 2.2 Document D2 discloses (Figure 2) a dual supply voltage device and corresponding method comprising:
 - a core network (Fig. 6: COEUR) operative at a first supply voltage (Vdd);
 - a control network (Fig. 6: 1; Fig. 2) coupled to said core network wherein said control network is configured to transmit a control signal (Fig. 2: CORE-OFF), said control network comprising:
 - an up/down detector (Fig. 2: E1) configured to detect a power state of said core network (paragraph [0025];
 - processing circuitry (Fig. 2: E3) coupled to said up/down detector and configured to generate said control signal based on said power state (paragraph [0025]);
 - one feedback circuit (Fig. 2: M6) coupled to said up/down detector, said one or more feedback circuits configured to provide feedback signals to adjust a current capacity of said up/down detector (Fig. 2: transistor M6 and M4 both turned on when V_{dd} is low).

The features of claims 1, 10, 20 and 26 are also anticipated by D2.

- 3 Dependent claims 2-4, 6-9, 11-13, 15-17, 19, 21-25, 27 do not contain any features which, in combination with the features of any claim to which they refer, meet the requirements of the PCT in respect of novelty or inventive step (Article 33(2) and (3) PCT), the reasons being as follows:
 - the up/down detectors in both D1 and D2 comprise a first and a second transistor (D1: 312, 314; D2: M4, M5) with the functionality described in claims 2 and 11;
 - D2 shows a first feedback transistor (M6) coupled in parallel with the first transistor (M4), as defined in claims 3, 12 and 16, while D1 shows a second feedback transistor (330) in parallel with the second transistor (314) as described in claims 4, 13 and 17;
 - D1 discloses a comparator and a buffer (Fig. 3: 320) connected to the output of the up/down detector. The additional features of claim 6 are thus also known from D1;

Form PCT/ISA/237 (Separate Sheet) (Sheet 2) (EPO-April 2005)

57

- an input/output network operative at the higher supply voltage (claim 7) is described in D1 (Fig. 1: Driver 124) and D2 (Fig. 6: 9);
- the feature of claims 8 and 24 is merely one of several straightforward possibilities from which the skilled person would select, in accordance with circumstances, without the exercise of inventive skill, in order to implement an electronic system;
- the invention of claims 9, 19, 25 and 27 consists merely in the use of the circuits described in D1 and D2 in several consumer electronics devices. This use, however, does not involve more than employment of properties of the circuits which are also already known from D1 and D2. Hence, no inventive step is present in the subject-matter of claims 9, 19, 25 and 27;
- the features of claim 15 are implicit functional features of the N- and PMOS transistors comprised in the up/down detectors of D1 and D2;
- the feedback mechanism described in claims 21, 22 and 23 is also realized by the feedback transistors 330 of D1 and M6 of D2.
- 4 The combination of the features of dependent claims 5, 14, 18 are neither known from, nor rendered obvious by, the available prior art.

<u>Re Item VII</u>

Certain defects in the international application

5 The features of the claims are not provided with reference signs placed in parentheses (Rule 6.2(b) PCT).

Form PCT/ISA/237 (Separate Sheet) (Sheet 3) (EPO-April 2005)

Possible steps after receipt of the international search report (ISR) and written opinion of the International Searching Authority (WO-ISA)

General information	For all international applications filed on or after 01/01/2004 the competent ISA will establish an ISR. It is accompanied by the WO-ISA. Unlike the former written opinion of the IPEA (Rule 66.2 PCT), the WO-ISA is not meant to be responded to, but to be taken into consideration for further procedural steps. This document explains about the possibilities.
Amending claims under Art. 19 PCT	Within 2 months after the date of mailing of the ISR and the WO-ISA the applicant may file amended claims under Art. 19 PCT directly with the International Bureau of WIPO. The PCT reform of 2004 did not change this procedure. For further information please see Rule 46 PCT as well as form PCT/ISA/220 and the corresponding Notes to form PCT/ISA/220.
Filing a demand for international preliminary examination	In principle, the WO-ISA will be considered as the written opinion of the IPEA. This should, in many cases, make it unnecessary to file a demand for international preliminary examination. If the applicant nevertheless wishes to file a demand this must be done before expiry of 3 months after the date of mailing of the ISR/WO-ISA or 22 months after priority date, whichever expires later (Rule 54bis PCT). Amendments under Art. 34 PCT can be filed with the IPEA as before, normally at the same time as filing the demand (Rule 66.1 (b) PCT).
	If a demand for international preliminary examination is filed and no comments/amendments have been received the WO-ISA will be transformed by the IPEA into an IPRP (International Preliminary Report on Patentability) which would merely reflect the content of the WO-ISA. The demand can still be withdrawn (Art. 37 PCT).
Filing informal comments	After receipt of the ISR/WO-ISA the applicant may file informal comments on the WO-ISA directly with the International Bureau of WIPO. These will be communicated to the designated Offices together with the IPRP (International Preliminary Report on Patentability) at 30 months from the priority date. Please also refer to the next box.
End of the international phase	At the end of the international phase the International Bureau of WIPO will transform the WO-ISA or, if a demand was filed, the written opinion of the IPEA into the IPRP, which will then be transmitted together with possible informal comments to the designated Offices. The IPRP replaces the former IPER (international preliminary examination report).
Relevant PCT Rules and more information	Rule 43 PCT, Rule 43bis PCT, Rule 44 PCT, Rule 44bis PCT, PCT Newsletter 12/2003, OJ 11/2003, OJ 12/2003

Electronic Patent Application Fee Transmittal						
Application Number:	12365559					
Filing Date:	04	04-Feb-2009				
Title of Invention:	MULTIPLE SUPPLY-VOLTAGE POWER-UP/DOWN DETECTORS				ORS	
First Named Inventor/Applicant Name:	Chang Ki Kwon					
Filer:	Nicholas John Pauley/Joann Vachon					
Attorney Docket Number:	07	2302				
Filed as Large Entity						
Utility under 35 USC 111(a) Filing Fees						
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)	
Basic Filing:						
Pages:						
Claims:						
Miscellaneous-Filing:						
Petition:						
Patent-Appeals-and-Interference:	Patent-Appeals-and-Interference:					
Post-Allowance-and-Post-Issuance:						
Extension-of-Time:						

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Miscellaneous:				
Request for continued examination	1801	1	810	810
	Tot	al in USD	(\$)	810

Electronic Acknowledgement Receipt				
EFS ID:	10385483			
Application Number:	12365559			
International Application Number:				
Confirmation Number:	6210			
Title of Invention:	MULTIPLE SUPPLY-VOLTAGE POWER-UP/DOWN DETECTORS			
First Named Inventor/Applicant Name:	Chang Ki Kwon			
Customer Number:	23696			
Filer:	Nicholas John Pauley/Joann Vachon			
Filer Authorized By:	Nicholas John Pauley			
Attorney Docket Number:	072302			
Receipt Date:	24-JUN-2011			
Filing Date:	04-FEB-2009			
Time Stamp:	17:11:07			
Application Type:	Utility under 35 USC 111(a)			

Payment information:

Submitted with Payment	yes			
Payment Type	Deposit Account			
Payment was successfully received in RAM	\$810			
RAM confirmation Number	3960			
Deposit Account	posit Account 170026			
Authorized User				
The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:				
Charge any Additional Fees required under 37 C.F.R. Section 1.16 (National application filing, search, and examination fees)				
Charge any Additional Fees required under 37 C.F.R. Section 1.17 (Patent application and reexamination processing fees)				

Charge any Additional Fees required under 37 C.F.R. Section 1.19 (Document supply fees)

Charge any Additional Fees required under 37 C.F.R. Section 1.20 (Post Issuance fees)

Charge any Additional Fees required under 37 C.F.R. Section 1.21 (Miscellaneous fees and charges)

File Listin	g:								
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)				
1		072302 RCE-IDS 06-24-11.pdf	59719	ves	5				
			d063d8e28216b90ac9296c63152534e87bf 25bda	,					
	Multip	part Description/PDF files in a	zip description						
	Document De	scription	Start		End				
	Request for Continued I	Examination (RCE)	1		3				
	Information Disclosure State	ment (IDS) Form (SB08)	4		5				
Warnings:									
Information:		-							
2	Non Patent Literature	072302_2010_05_08_WO_ISR.	456119	no	11				
		par	751fc5749b719972edbf32819f6e4cf069de 7d21						
Warnings:									
Information:		1	r						
3	Fee Worksheet (SB06)	fee-info.pdf	30804	no	2				
			53fb1b98d39b8b3a47516fc728dd7e34b3b 0bb50						
Warnings:	Warnings:								
Information:									
Total Files Size (in bytes):546642									
This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503. <u>New Applications Under 35 U.S.C. 111</u> If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.									
National Stage of an International Application under 35 U.S.C. 371 If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course. <u>New International Application Filed with the USPTO as a Receiving Office</u> If a new international application is being filed and the international application includes the necessary components for									
an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.									



UNITED STATES PATENT AND TRADEMARK OFFICE

JNITED STATES DEPARTMENT OF COMMERCE Juited States Patent and Trademark Office	
ddress: COMMISSIONER FOR PATENTS	
P.O. Box 1450	
Alexandria, Virginia 22313-1450	
www.uspto.gov	

NOTICE OF ALLOWANCE AND FEE(S) DUE

23696 7590 06/14/2011 QUALCOMM INCORPORATED 5775 MOREHOUSE DR. SAN DIEGO, CA 92121

EXAMINER						
	WHITE, DYLAN C					
ART UNIT PAPER NUMBER						
	2819					

DATE MAILED: 06/14/2011

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
12/365,559	02/04/2009	Chang Ki Kwon	072302	6210
TITLE OF INVENTION M	III. TIPLE SUPPLY-VOLT	AGE POWER-UP/DOWN DETECTORS		

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1510	\$300	\$0	\$1810	09/14/2011

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED</u>. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:	If the SMALL ENTITY is shown as NO:
A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.	A. Pay TOTAL FEE(S) DUE shown above, or
B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or	B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

Page 1 of 3

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: <u>Mail</u> Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 or <u>Fax</u> (571)-273-2885

maintenance fee notifica CURRENT CORRESPOND	THE ADDRESS (Note: Use BI	ock 1 for any change of address)	Note Pee(pape	e: A certificate of mai s) Transmittal. This corrs. Each additional pa	ling can only be used for ertificate cannot be used for aper, such as an assignme	r domestic mailings of the or any other accompanying nt or formal drawing, must
23696 7590 06/14/2011 QUALCOMM INCORPORATED 5775 MOREHOUSE DR. SAN DIEGO, CA 92121			have I he Stat addr tran:	t its own certificate of Certific reby certify that this F 28 Postal Service with essed to the Mail St smitted to the USPTO	mailing or transmission. cate of Mailing or Trans vee(s) Transmittal is being sufficient postage for firs op ISSUE FEE address (571) 273-2885, on the da	mission g deposited with the United t class mail in an envelope above, or being facsimile tte indicated below.
						(Depositor's name)
						(Signature)
						(Date)
APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR	AT	TTORNEY DOCKET NO.	CONFIRMATION NO.
12/365,559	02/04/2009		Chang Ki Kwon		072302	6210
TITLE OF INVENTION	I: MULTIPLE SUPPLY-	VOLTAGE POWER-UP	/DOWN DETECTORS			
APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FE	EE TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1510	\$300	\$0	\$1810	09/14/2011
EXAN	IINER	ART UNIT	CLASS-SUBCLASS			
WHITE, I	DYLAN C	2819	326-082000			
CFR 1.303). Change of corresp Address form PTO/S "Fee Address" ind PTO/SB/47; Rev 03-0 Number is required.	condence address (or Cha B/122) attached. lication (or "Fee Address D2 or more recent) attache	nge of Correspondence " Indication form ed. Use of a Customer	 the names of up to or agents OR, alternativ the name of a single registered attorney or a 2 registered patent atto listed, no name will be 	3 registered patent at rely, e firm (having as a me gent) and the names of meys or agents. If no p printed.	torneys 1 ember a 2 of up to name is 3	
 ASSIGNEE NAME A PLEASE NOTE: Un recordation as set fort (A) NAME OF ASSI 	ND RESIDENCE DAT/ less an assignce is ident h in 37 CFR 3.11. Comp GNEE	A TO BE PRINTED ON ' ified below, no assignce oletion of this form is NO	THE PATENT (print or typ data will appear on the pr T a substitute for filing an (B) RESIDENCE: (CITY	e) ttent. If an assignee i assignment. and STATE OR COU	s identified below, the d	ocument has been filed for
Please check the appropri	riate assignee category or	categories (will not be p	rinted on the patent):	Individual 🖵 Corpo	oration or other private gro	oup entity 🖵 Government
4a. The following fee(s)	are submitted:	41	b. Payment of Fee(s): (Plea	se first reapply any p	oreviously paid issue fee	shown above)
□ Issue Fee	No small entity discount r	permitted)	A check is enclosed.	d Form PTO-2038 is	attached	
Advance Order - # of Copies			 The Director is hereby authorized to charge the required fee(s), any deficiency, or credit any overpayment, to Deposit Account Number			
5. Change in Entity Sta	tus (from status indicate	d above)				
■ a. Applicant claim NOTE: The Issue Fee an interest as shown by the	as SMALL ENTITY statu ad Publication Fee (if req records of the United Sta	us. See 37 CFR 1.27. uired) will not be accepte ttes Patent and Trademark	d from anyone other than the coffice.	ger claiming SMALL I he applicant; a register	ENTITY status. See 37 Cl red attorney or agent; or th	FR 1.27(g)(2). he assignee or other party in
Authorized Signature				Date		
Typed or printed name				Registration No.		
This collection of inform an application. Confiden submitting the complete this form and/or suggest Box 1450, Alexandria, V Alexandria, Virginia 223	nation is required by 37 C titality is governed by 35 d application form to the ions for reducing this bu Virginia 22313-1450. DO 813-1450.	EFR 1.311. The information U.S.C. 122 and 37 CFR USPTO. Time will vary rden, should be sent to the NOT SEND FEES OR (on is required to obtain or r 1.14. This collection is est depending upon the indiv e Chief Information Office COMPLETED FORMS TO	etain a benefit by the p imated to take 12 min idual case. Any comn r, U.S. Patent and Tra) THIS ADDRESS. SI	bublic which is to file (and utes to complete, includin tents on the amount of tin demark Office, U.S. Dep END TO: Commissioner	l by the USPTO to process) g gathering, preparing, and ne you require to complete rtment of Commerce, P.O. for Patents, P.O. Box 1450,

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

	ted States Pate	ENT AND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	TMENT OF COMMERCE Trademark Office OR PATENTS 313-1450
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
12/365,559	02/04/2009	Chang Ki Kwon	072302	6210
23696 75	90 06/14/2011		EXAM	IINER
QUALCOMM IN 5775 MOREHOUS	ICORPORATED SE DR.		WHITE, I	DYLAN C
SAN DIEGO, CA	92121		ART UNIT	PAPER NUMBER
			2819	
			DATE MAILED: 06/14/201	1

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 165 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 165 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

Privacy Act Statement

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- 1. The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- 2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

	Application No.	Applicant(s)			
	12/365,559	KWON ET AL.			
Notice of Allowability	Examiner	Art Unit			
	DYLAN WHITE	2819			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.					
1. \square This communication is responsive to <u>3/28/2011</u> .					
2. 🔀 The allowed claim(s) is/are <u>1,3-5,7-10 and 12-25</u> .					
 3. Acknowledgment is made of a claim for foreign priority us a) All b) Some* c) None of the: 1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 3. Copies of the certified copies of the priority do International Bureau (PCT Rule 17.2(a)). * Certified copies not received: 	nder 35 U.S.C. § 119(a)-(d) or (f e been received. e been received in Application N cuments have been received in of this communication to file a r	i). lo this national stage application from the eply complying with the requirements			
 noted below. Failure to timely comply will result in ABANDONN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE. A SUBSTITUTE OATH OR DECLARATION must be subministration and patterns. 	IENT of this application.	NER'S AMENDMENT or NOTICE OF			
 5. CORRECTED DRAWINGS (as "replacement sheets") must be submitted. (a) including changes required by the Notice of Draftsperson's Patent Drawing Review (PTO-948) attached 1) hereto or 2) to Paper No./Mail Date (b) including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date 					
 each sheet. Replacement sheet(s) should be labeled as such in the header according to 37 CFR 1.121(d). DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL. 					
Attachment(s) 5. Notice of Informal Patent Application 1. Notice of References Cited (PTO-892) 5. Notice of Informal Patent Application 2. Notice of Draftperson's Patent Drawing Review (PTO-948) 6. Interview Summary (PTO-413), Paper No./Mail Date 3. Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date 7. Examiner's Amendment/Comment 4. Examiner's Comment Regarding Requirement for Deposit of Biological Material 8. Examiner's Statement of Reasons for Allowance 9. Other /Shawki S Ismail/ Supervisory Patent Examiner, Art Unit 2819					
U.S. Patent and Trademark Office					
PTOL-37 (Rev. 08-06)	otice of Allowability	Part of Paper No./Mail Date 4			

DETAILED ACTION

Response to Amendment

The Examiner acknowledges the applicants amendments to claims 1, 10, 16-18, and 20.

Allowable Subject Matter

Claims 1, 3-5, 7-10, 12-25 are allowed. The following is an examiner's statement of reasons for allowance:

Regarding claim 1, A multiple supply voltage device comprising: a core network operative at a first supply voltage; and a control network coupled to said core network wherein said control network is configured to transmit a control signal, said control network comprising: an up/down (up/down) detector configured to detect a power state of said core network; processing circuitry coupled to said up/down detector and configured to generate said control signal based on said power state; one or more feedback circuits coupled to said up/down detector, said one or more feedback circuits coupled to said up/down detector; at least one first transistor coupled to a second supply voltage, the at least one more first transistor being configured to switch on when said first supply voltage is powered down and to switch off when said first supply voltage is powered on; <u>at least one second transistor coupled in series with the at least one first transistor and coupled to said first supply voltage, the at least one first transistor and powered to said first supply voltage, the at least one first transistor coupled in series with the at least one first transistor being configured to second transistor being c</u>

<u>configured to switch on when said first supply voltage is powered on and to</u> <u>switch off when said first supply voltage is powered down; at least one third</u> <u>transistor coupled in series between the at least one first transistor and the at</u> <u>least one second transistor</u>, nor would it have been obvious to one of skill in the art. Claims 3-5, and 7-9 are also allowed as being dependent on claim 1.

Regarding claim 10, A method for reducing power consumption in a power on/off control (POC) network of a multiple supply voltage device, said method comprising: detecting a power-on of a second supply voltage while a first supply voltage is already on; decreasing a current capacity of a power on/off detector of said POC network *in response to said power-on detection*; detecting a power-down of said second supply voltage while said first supply voltage is on; *increasing said current capacity* of said power on/off detector in response to said power-down detection; receiving a logic-high signal at a control gate of at least one first transistor, at least one second transistor and at least one third transistor coupled in series between the at least one first transistor and the at least one second transistor, the at least one first transistor being configured to switch off in response to said logic-high signal, and the at least one second transistor being configured to switch on in response to said logic-high signal; and transmitting a detection signal to a signal processor from the at least one second transistor based on said received logic-high signal, nor would it have been obvious to one of skill in the art. Claims 12-19 are also allowed as being dependent on claim 10.

Page 3

Regarding claim 20, A system for reducing power consumption in a power on/off control (POC) network of a multiple supply voltage device, said system comprising: means for detecting a power-on of a second supply voltage while a first supply voltage is already on; means, *responsive to said power-on detection, for decreasing a current capacity of a power on/off detector of said POC network*; means for detecting a power-down of said second supply voltage while said first supply voltage is on; means, responsive to said power-down detection, for increasing said current capacity of said power on/off detector; means for receiving a logic-high signal at a control gate of at least one first transistor at least one second transistor and at least one third transistor coupled in series between the at least one first transistor and the at least one second transistor, the at least one first transistor being configured to switch off in response to said logic-high signal, and the at least one second transistor being configured to switch on in response to said logic-high signal; and means for transmitting a detection signal to a signal processor from the at least one second transistor based on said received logic-high signal, nor would it have been obvious to one of skill in the art. Claims 21-25 are also allowed as being dependent on claim 20.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The cited prior art generally refers to power up and power down circuits and their methods of operation.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DYLAN WHITE whose telephone number is (571)272-1406. The examiner can normally be reached on m-th 7:00- 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Shawki Ismail can be reached on (571) 272-3985. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Dylan White/ Examiner, Art Unit 2819 /Shawki S Ismail/ Supervisory Patent Examiner, Art Unit 2819
Page 6

Notice of Beferences Cited	Application/Control No. 12/365,559	Applicant(s)/Pater Reexamination KWON ET AL.	nt Under
Motioe of Melerchoes offed	Examiner	Art Unit	
	DYLAN WHITE	2819	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	А	US-6,577,166	06-2003	Lim, Kyu-Nam	327/77
*	В	US-5,723,990	03-1998	Roohparvar, Frankie F.	327/81
*	С	US-2008/0100341	05-2008	Kim, Min-Hwahn	326/63
*	D	US-2006/0044027	03-2006	Chen, Kuan-Yeu	327/143
*	Е	US-2008/0218223	09-2008	Kimura, Hiroyuki	327/142
*	F	US-5,781,051	07-1998	Sandhu, Bal S.	327/143
*	G	US-5,495,453	02-1996	Wojciechowski et al.	365/185.18
*	Н	US-2009/0027087	01-2009	Sukup et al.	327/72
*	Ι	US-6,900,666	05-2005	Kursun et al.	326/95
	J	US-			
	к	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	v	
	w	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 4



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

BIB DATA SHEET

CONFIRMATION NO. 6210

SERIAL NUM 12/365,55	BER 9	FILING or DATE 02/04/2 BUILE	371(c) 009		CLASS 326	GRC	ROUP ART UNIT 2819		ATTORNEY DOCKET NO. 072302	
APPLICANT Chang Ki Vivek Mo ** CONTINUIN ** FOREIGN AI ** IF REQUIRE 02/12/200	APPLICANTS Chang Ki Kwon, San Diego, CA; Vivek Mohan, San Diego, CA; W ** CONTINUING DATA **********************************									
Foreign Priority claims 35 USC 119(a-d) cond Verified and / Acknowledged	ed ditions met <u>'DYLAN C</u> Examiner's	Yes No Yes No WHITE/ Signature	Met af Allowa	ter .nce	STATE OR COUNTRY CA	SH DRA	EETS WINGS 8	TOT CLAII 27	AL MS	INDEPENDENT CLAIMS 4
ADDRESS QUALCO 5775 MO SAN DIE UNITED	ADDRESS QUALCOMM INCORPORATED 5775 MOREHOUSE DR. SAN DIEGO, CA 92121 UNITED STATES									
TITLE Multiple S	Supply-	√oltage Powe	r-Up/Dow	n Dete	ectors					
FILING FEE RECEIVED 1674	FEES: No No	Authority has to for	been give charge/cre following	en in P edit DE	aper EPOSIT ACCOUI	NT	 All Fe 1.16 F 1.17 F 1.18 F Other Credit 	es Fees (Fil Fees (Pr Fees (Iss t	ing) ocessi sue)	ing Ext. of time)

EAST Search History

EAST Search History (Prior Art)

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	6	((power adj2 (up and down)) adj2 detection) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/05 11:57
ទា	15	(detect\$3 adj2 (power) with (on and off))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:31
82	80695	(((voltage or power) adj2 (switch\$3 or gat \$3)) or (head\$3 and foot\$3)) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:35
83	41160	((voltage or power) adj (switch\$3 or gat\$3)) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:36
S 4	133254	((voltage or power) adj (detect\$3 or (up and down)))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:37
S5	2	("7253655").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:38
S 6	6	("4859877" "5381059" "6172522" "6233694" "6498511" "7116135").PN. OR ("7253655").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 15:42
S7	46	((voltage or power) adj (detect\$3 with ((up and down) or (on and off))))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:45

 $file:///Cl/Documents\%20 and\%20 Settings/dwhite2/My\%20 Do...5559/EAST Search History. 12365559_Accessible Version.htm (1 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...5559/EAST Search History. 12365559_Accessible Version.htm (1 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...5559/EAST Search History. 12365559_Accessible Version.htm (1 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...559/EAST Search History. 12365559_Accessible Version.htm (1 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...559/EAST Search History. 12365559_Accessible Version.htm (1 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...559/EAST Search History. 12365559_Accessible Version.htm (1 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...559/EAST Search History. 12365559_Accessible Version.htm (1 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...559/EAST Search History. 1236559_Accessible Version.htm (1 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 1236559_Accessible Version.htm (1 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 1236559_Accessible Version.htm (1 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 1236559_Accessible Version.htm (1 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 1236559_Accessible Version.htm (1 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 123659_Accessible Version.htm (1 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 123659_Accessible Version.htm (1 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 123659_Accessible Version.htm (1 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 123659_Accessible Version.htm (1 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 123659_Accessible Version.htm (1 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 123659_Accessible Version.htm (1 o$

S8	195	kwon-chang\$.IN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:45
S9	19	S8 and transistor	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:46
S10	28	mohan-vivek\$.IN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:47
S11	5	("20040111649" "20050117432" "6611472" "6650594" "7372746").PN. OR ("7692998").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 15:56
S12	12	("4697097" "5187389" "5442312" "5528182" "5528184").PN. OR ("5781051").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 15:59
S13	65	("4683382" "4975883" "5193198" "5301161" "5305275" "5331599" "5339272" "5412331" "5414669").PN. OR ("5594360").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:02
S14	4636	((voltage or power or level) adj (detect\$3 or sens\$3) with transistor) and feedback	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:10
S15	628	S14 and core	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:10
S16	74	S15 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:11
S17	859	S14 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:22
S18	9901	(POC or (power adj (on adj off) adj control))	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:22
S19	118	S18 and (feedback and transistor)	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:22

ŝ

S20	513	qualcomm.AS. and (((power or voltage) with control) and feedback and transistor)	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:24
S21	123	qualcomm.AS. and (((power or voltage) with control) with feedback and transistor)	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:24
S23	3959	((voltage or power or level) adj (detect\$3 or sens\$3) with feedback) and transistor	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:42
S24	472	S23 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:42
S25	0	(11/048260).APP.	USPAT; USOCR	OR	ON	2010/09/09 07:14
S26	1	(10/339069).APP.	USPAT; USOCR	OR	ON	2010/09/09 07:28
S 27	5	("5629642" "5774402" "6011447" "6111441").PN. OR ("6744295").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:29
S28	2	("20050140406" "6163585").PN. OR ("7612588").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:37
S29	7	("5886567" "5889664" "6169426" "6580312" "6876246" "7474140").PN. OR ("7605639").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:38
S30	11	("20060119417" "4565977" "5535160" "5877651" "6130829" "6304469" "6522558" "6756827" "6812776" "6977828" "7042774").PN. OR ("7429883").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:41
S31	11	("6307401" "6433579" "6437599" "6518797" "6590422" "6664814" "6664853" "6731135" "6847232").PN. OR ("7183805").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:44

 $file:///Cl/Documents\%20 and\%20 Settings/dwhite2/My\%20 Do...5559/EAST Search History. 12365559_Accessible Version.htm (3 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...5559/EAST Search History. 12365559_Accessible Version.htm (3 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...5559/EAST Search History. 12365559_Accessible Version.htm (3 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...559/EAST Search History. 12365559_Accessible Version.htm (3 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...559/EAST Search History. 12365559_Accessible Version.htm (3 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...559/EAST Search History. 12365559_Accessible Version.htm (3 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...559/EAST Search History. 12365559_Accessible Version.htm (3 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...559/EAST Search History. 1236559_Accessible Version.htm (3 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 1236559_Accessible Version.htm (3 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 1236559_Accessible Version.htm (3 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 1236559_Accessible Version.htm (3 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 1236559_Accessible Version.htm (3 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 1236559_Accessible Version.htm (3 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 1236559_Accessible Version.htm (3 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 1236559_Accessible Version.htm (3 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/My\%20 Do...599/EAST Search History. 1236559_Accessible Version.htm (3 of 9)6/5/2011 12:15:20 PM Settings/dwhite2/PM Settings/dwhite2/PM Settings/dwhite2/PM Settings/dwhite2/PM Settings/dwhite2/PM Settings/dwhite2/PM Settings/dwhite2/PM Settings/dwhite2/PM Settings/dwhite2/PM Settings/dwhite$

S32	9	("5270584" "5721510" "5723990" "6411157").PN. OR ("6577166").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:49
\$33	36	("4961167" "5189316" "5315557" "5337284" "5557231" "5602704" "5633825" "5673232" "5856951" "6031411").PN. OR ("6411157").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 08:01
834	18	("5115150" "5151620" "5175448" "5661419" "5880604" "6049245" "6107869" "6191615" "6204696" "6370052" "6404269" "6411157" "6442086" "6492837" "6759873").PN. OR ("6900690").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 08:29
S35	7526	(input and output) and core and ((voltage or power) adj (detect\$3 or sens\$3)) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 10:49
S36	352	S35 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 10:49
S 37	389	(input and output) and (core adj2 voltage) and ((voltage or power) adj (detect\$3 or sens\$3)) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 10:50
S38	49	S37 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 10:50
S39	0	(power adj ((on and off) or (up and down)) adj detect\$3) and core and ((I adj O) or (input adj output))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 15:35

S40	9	(power adj ((on and off) or (up and down)) adj detect\$3) and ((I adj O) or (input adj	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT;	OR	ON	2010/09/09 15:36
S41	1	(power adj ((on and off) or (up and down)) adj detect\$3) and core	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 15:37
S42	2	(power adj ((on and off) or (up and down)) adj detect\$3) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 15:37
S43	40	("4234920" "4473759" "4746822" "4882506" "4902910" "5039875" "5063304" "5066869" "5081625" "5087834" "5103115" "5103159" "5120993" "5157270" "5159206" "5164613" "5166545" "5168209" "5181203" "5220534" "5233161" "5297261" "5347173").PN. OR ("6204701").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 15:38
S44	11869	((level or voltage) adj (shift\$3 or translat\$3)) and (feedback and transistor)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:40
S45	3036	S44 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:41
S46	2898	S45 and current	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:41
			EPO; JPO; DERWENT; IBM_TDB			

S48	920	((level or voltage) adj (shift\$3 or translat\$3)) with (feedback and transistor)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:41
S49	359	S48 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:41
S51	3322	(((power or voltage) adj2 detect\$3) with transistor) and inverter and current	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:04
S52	930	S51 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:04
S53	1130	(((power or voltage) adj2 detect\$3) with transistor) and inverter and current and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:06
S54	295	S53 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:06
S55	5049	((power or (up and down)) adj2 detect\$3) and feedback and transistor	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:09
S56	405	S55 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:09
S57	336	S56 not S54	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:09
S58	5546	((level or voltage) adj (shift\$3 or translat\$3)) and feedback and transistor and inverter	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 10:49

S59	1712	S58 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 10:50
S60	430	(((level or voltage) adj (shift\$3 or translat\$3)) with (feedback and transistor)) and inverter	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 10:52
S61	644	(((level or voltage) adj (shift\$3 or translat\$3)) with (feedback)) and transistor and inverter	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 10:53
S62	283	S61 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 10:53
S63	147	S61 and core	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 15:01
S64	15	("20020163364" "20060103437" "20070030039" "5130569" "6646844" "2007091211").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 15:39
S66	1875	(voltage level) adj (shift \$3 translat\$3) and (transistor with series) and core	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/03 10:10
S67	602	S66 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/03 10:11
S68	4569	(voltage level) adj (shift \$3 translat\$3) and (transistor with series) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/03 10:56
S69	1994	(voltage level) adj (shift \$3 translat\$3) and (transistor with series) and (feedback with current)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/03 10:57

file:///Cl/Documents%20and%20Settings/dwhite2/My%20Do...5559/EASTSearchHistory.12365559_AccessibleVersion.htm (7 of 9)6/5/2011 12:15:20 PM

S70	918	(voltage level) adj (shift \$3 translat\$3) and (transistor near2 series) and (feedback with current)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/03 10:58
S71	312	S70 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/03 10:58
S72	259	S71 not S67	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/06/03 10:58
S73	78	("3333113" "4254501" "4385394" "4393494" "4419594" "4588941" "4645948" "4647912" "4723108" "4751404" "4760292" "4763021" "4774422" "4825402" "4855622" "4894561" "4922140" "4929941" "4972106" "4978905" "4980579" "5015888" "5017813" "5021684" "5021691" "5023487" "5023488" "5029728" "5034632" "5041743" "5070256" "5079456" "5081380" "5095231" "5117130" "5165046" "5198701" "5200654" "5208492" "5216292" "5218239" "5231315" "5241221" "5293082" "5296756" "5304861" "5313118" "5334882" "5334882" "5334882" "5334882" "5334882" "5338987").PN. OR	US-PGPUB; USPAT; USOCR	OR		2011/06/03 14:06

 $file:///Cl/Documents\%20 and\%208 ettings/dwhite2/My\%20 Do...5559/EASTS earch History. 12365559_Accessible Version.htm (8 of 9)6/5/2011 12:15:20 PM and the state of the state$

		("5539341").URPN.	l		1	
S74	544	(MTCMOS or (power adj gating)) and ((current) with (increas \$3 decreas\$3))	US-PGPUB; USPAT; USOCR	OR	ON	2011/06/03 15:38
S75	96	(MTCMOS or (power adj gating)) and ((current) with (increas \$3 decreas\$3)) and (transistor near2 series)	US-PGPUB; USPAT; USOCR	OR	ON	2011/06/03 15:38
S76	505	(MTCMOS or (power adj gating)) and ((current) with (increas \$3 decreas\$3)) and (transistor)	US-PGPUB; USPAT; USOCR	OR	ON	2011/06/03 15:39
S77	277	S76 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR	OR	ON	2011/06/03 15:39
S78	237	white-dylan\$.XA.	US-PGPUB; USPAT; USOCR	OR	ON	2011/06/03 15:40
S79	19	("5973541" "6049231" "6429689" "6522171" "6580293").PN. OR ("6900666").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2011/06/03 15:58

EAST Search History (Interference)

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L5	39	(power and (detecting or detection) and feedback and transistor and voltage and core and control). CLM.	USPAT; UPAD	OR	ON	2011/06/05 12:14
S50	37	(power and (detecting or detection) and feedback and transistor and voltage and core and control). CLM.	USPAT; UPAD	OR	ON	2010/09/10 09:16
S65	39	(power and (detecting or detection) and feedback and transistor and voltage and core and control). CLM.	USPAT; UPAD	OR	ON	2011/02/13 21:21

6/ 5/ 2011 12:15:10 PM H:\ East\ Workspaces\ 12365559.wsp

Index of Claims						Application/Control No.					Applicant(s)/Patent Under Reexamination				
						2000009				NW01		ΑL.			
					E E	Examiner				Art U	nit				
						OYLAN WHI	TE			2819	2819				
✓	R	ejected		-	Ca	incelled		N	Non-E	lected		Α	Apr	peal	
=	Α	llowed		÷	Re	stricted		Ι	Interfe	erence		0	Obje	cted	
	☐ Claims renumbered in the same order as presented by applicant ☐ CPA ☐ T.D. ☐ R.1.47														
	CLA	IM							DATE						
Fi	nal	Original	09/10/2	2010	02/11/201	1 06/03/2011									
	1	1	✓		✓	=									
	-	2	0		-	-									
	2	3	0		√	=									
	3	4	0		0	=									
	4	5	0		0	=									
	-	6	0		-	-									
	5	7	✓		✓	=									
	6	8	✓		√	=									
	7	9	 ✓ 		✓	=									
	8	10	 ✓ 		✓	=									
	-	11	0		-	-									
	9	12	0		✓	=									
1	10	13	0		0	=									
1	11	14	0		0	=									
1	12	15	0		~	=									
1	13	16	0		0	=									
1	14	17	0		0	=									
1	15	18	0		0	=									
1	16	19	✓		√	=									
1	17	20	✓		~	=									
1	18	21	~		~	=									
1	19	22	√		~	=									
2	20	23	~		✓	=									
2	21	24	✓		✓ _	=									
2	22	25	~		\checkmark	=									
	-	26	~		-	-									
	-	27	√		-	-									

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Issue Classification	12365559	KWON ET AL.
	Examiner	Art Unit
	DYLAN WHITE	2819

	ORIGINAL						INTERNATIONAL CLASSIFICATION								ON
	CLASS		:	SUBCLASS		CLAIMED						NON-CLAIMED			
327	327 143					н	0	З	L	7 / 00 (2006.0)					
	0			6)		н	0	з	L	5 / 00 (2006.0)					
	Ur			3)		н	0	з	к	5 / 153 (2006.0)					
CLASS	CLASS SUBCLASS (ONE SUBCLASS PER BLOCK)				CK)	н	0	3	к	19 / 094 (2006.0)					
327	72	333													
326	68														

	Claims renumbered in the same order as presented by applican					applicant		CF] T.D.	[] R.1.	47		
Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original
1	1	14	17												
-	2	15	18												
2	3	16	19												
3	4	17	20												
4	5	18	21												
-	6	19	22												
5	7	20	23												
6	8	21	24												
7	9	22	25												
8	10	-	26												
-	11	-	27												
9	12														
10	13														
11	14														
12	15														
13	16														

/DYLAN WHITE/ Examiner.Art Unit 2819	6/3/2011	Total Claims Allowed:		
(Assistant Examiner)	(Date)	22		
/SHAWKI ISMAIL/ Supervisory Patent Examiner.Art Unit 2819	06/06/2011	O.G. Print Claim(s)	O.G. Print Figure	
(Primary Examiner)	(Date)	10	4	

U.S. Patent and Trademark Office

Part of Paper No. 4

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Search Notes	12365559	KWON ET AL.
	Examiner	Art Unit
	DYLAN WHITE	2819

SEARCHED

Class	Subclass	Date	Examiner
326	All	6/3/2011	DW
327	All	6/3/2011	DW

SEARCH NOTES		
Search Notes	Date	Examiner
See Attached EAST Notes	6/5/2011	DW
Inventor Search	9/9/2010	DW
Assignee Search	9/9/2010	DW

	INTERFERENCE SEARCH		
Class	Subclass	Date	Examiner
All	All	6/3/2011	DW

U.S. Patent and Trademark Office

Γ

Г

Part of Paper No.: 4

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Т

Appln. No.:	12/365,559	Certificate of Transmission/Mailing
Applicant:	Kwon, et al.	I hereby certify that this correspondence is being transmitted to the USPTO, transmitted via the
Filed:	February 4, 2009	Office electronic filing system addressed to: Commissioner for Patents, P.O. Box 1450,
Examiner:	Dylan C. White	Alexandria, VA 22313-1450, on the date shown below:
Art Unit:	2819	Date
Customer No.	23696	
Confirm. No.:	6210	
Docket No.:	072302	

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

REPLY UNDER 37 C.F.R. 1.111

Sir:

In response to the Office Action dated February 22, 2011, please amend the aboveidentified application as follows:

Amendments to the Claims are reflected in the listing of claims which begins on page 2 of this paper.

Remarks/Arguments begin on page 9 of this paper.

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Currently Amended) A multiple supply voltage device comprising:

a core network operative at a first supply voltage; and

a control network coupled to said core network wherein said control network is configured to transmit a control signal, said control network comprising: an up/down (up/down) detector configured to detect a power state of said core network; processing circuitry coupled to said up/down detector and configured to generate said control signal based on said power state;

one or more feedback circuits coupled to said up/down detector, said one or more feedback circuits configured to provide feedback signals to adjust a current capacity of said up/down detector;

at least one first transistor coupled to a second supply voltage, the at least one more first transistor being configured to switch on when said first supply voltage is powered down and to switch off when said first supply voltage is powered on; and

at least one second transistor coupled to <u>in series with</u> the at least one first transistor in series and coupled to said first supply voltage, the at least one second transistor being configured to switch on when said first supply voltage is powered on and to switch off when said first supply voltage is powered down<u>:</u>

at least one third transistor coupled in series between the at least one first transistor and the at least one second transistor.

2. (Cancelled)

3. (Previously Presented) The multiple supply voltage device of claim 1 wherein said one or more feedback circuits comprise:

one or more first feedback transistors coupled in parallel with said one or more first transistors and coupled to receive feedback from said processing circuitry, wherein

- 2 -

said one or more first feedback transistors are configured to switch off when said processing circuitry indicates that said first supply voltage is powered on.

4. (Previously Presented) The multiple supply voltage device of claim 1 wherein said one or more feedback circuits comprise:

one or more second feedback transistors coupled in parallel with said one or more second transistors and coupled to receive feedback from said processing circuitry, wherein said one or more second feedback transistors are configured to switch off when said processing circuitry indicates that said first supply voltage is powered on.

5. (Previously Presented) The multiple supply voltage device of claim 1 wherein said one or more feedback circuits comprise:

one or more first feedback transistors coupled in parallel with said one or more first transistors and coupled to receive feedback from said processing circuitry; and

one or more second feedback transistors coupled in parallel with said one or more second transistors and coupled to receive feedback from said processing circuitry;

wherein said one or more first and second feedback transistors are configured to switch off when said processing circuitry indicates that said first supply voltage is powered on.

6. (Cancelled)

7. (Original) The multiple supply voltage device of claim 1 further comprising:

an input/output (I/O) network operative at a second supply voltage, wherein said I/O network is coupled to said core network and said control network, and wherein said I/O network is configured to receive said control signal.

8. (Original) The multiple supply voltage device of claim 1, in which the device is integrated into a semiconductor die.

- 3 -

9. (Original) The multiple supply voltage device of claim 8, in which the semiconductor die is incorporated in a device selected from a group consisting of a mobile phone, personal data assistant (PDA), navigation device, fixed location data unit, set-top box, music player, video player, entertainment unit, and computer.

10. (Currently Amended) A method for reducing power consumption in a power on/off control (POC) network of a multiple supply voltage device, said method comprising:

detecting a power-on of a second supply voltage while a first supply voltage is already on;

decreasing a current capacity of a power on/off detector of said POC network in response to said power-on detection;

detecting a power-down of said second supply voltage while said first supply voltage is on;

increasing said current capacity of said power on/off detector in response to said power-down detection;

receiving a logic-high signal at a control gate of at least one first transistor, and at least one second transistor and at least one third transistor coupled in series between the at least one first transistor and the at least one second transistor, the at least one first transistor being configured to switch off in response to said logic-high signal, and the at least one second transistor being configured to switch on in response to said logic-high signal; and

transmitting a detection signal to a signal processor from the at least one second transistor based on said received logic-high signal.

11. (Cancelled)

12. (Previously Presented) The method of claim 10 wherein said decreasing said current capacity comprises:

receiving a first feedback signal from said signal processor at one or more first feedback transistors coupled in parallel with said one or more first transistors; and

- 4 -

switching off said one or more first feedback transistors in response to said first feedback signal.

13. (Previously Presented) The method of claim 10 wherein said decreasing said current capacity comprises:

receiving a second feedback signal from an output buffer of said POC network at one or more second feedback transistors coupled in parallel with said one or more second transistors; and

switching off said one or more second feedback transistors in response to said second feedback signal.

14. (Previously Presented) The method of claim 10 wherein said decreasing said current capacity comprises:

receiving a first feedback signal from said signal processor at one or more first feedback transistors coupled in parallel with said one or more first transistors;

switching off said one or more first feedback transistors in response to said first feedback signal;

receiving a second feedback signal from an output buffer of said POC network at one or more second feedback transistors coupled in parallel with said one or more second transistors; and

switching off said one or more second feedback transistors in response to said second feedback signal.

15. (Original) The method of claim 10 wherein said detecting said power-down comprises:

receiving a logic-low signal at said control gate of said one or more first and second transistors, wherein said one or more first transistors are configured to switch on in response to said logic-low signal, and wherein said one or more second transistors are configured to switch off in response to said logic-low signal; and

transmitting a detection signal to a signal processor from said one or more first transistors based on said received logic-low signal.

- 5 -

16. (Currently Amended) The method of claim 15 wherein said increasing said current capacity comprises:

receiving a third <u>first</u> feedback signal from said signal processor at one or more first feedback transistors coupled in parallel with said one or more first transistors; and

switching on said one or more first feedback transistors in response to said third first feedback signal.

17. (Currently Amended) The method of claim 15 wherein said increasing said current capacity comprises:

receiving a fourth second feedback signal from an output buffer of said POC network at one or more second feedback transistors coupled in parallel with said one or more second transistors; and

switching on said one or more second feedback transistors in response to said fourth second feedback signal.

18. (Currently Amended) The method of claim 15 wherein said increasing said current capacity comprises:

receiving a <u>third first</u> feedback signal from said signal processor at one or more first feedback transistors coupled in parallel with said one or more first transistors;

switching on said one or more first feedback transistors in response to said third <u>first</u> feedback signal;

receiving a fourth second feedback signal from an output buffer of said POC network at one or more second feedback transistors coupled in parallel with said one or more second transistors; and

switching on said one or more second feedback transistors in response to said fourth second feedback signal.

19. (Original) The method of claim 10, wherein the multiple supply voltage device is applied in an electronic device, selected from a group consisting of a set top box, music player, video player, entertainment unit, navigation device, communications device,

- 6 -

personal digital assistant (PDA), fixed location data unit, and a computer, into which a semiconductor device is integrated.

20. (Currently Amended) A system for reducing power consumption in a power on/off control (POC) network of a multiple supply voltage device, said system comprising:

means for detecting a power-on of a second supply voltage while a first supply voltage is already on;

means, responsive to said power-on detection, for decreasing a current capacity of a power on/off detector of said POC network;

means for detecting a power-down of said second supply voltage while said first supply voltage is on;

means, responsive to said power-down detection, for increasing said current capacity of said power on/off detector;

means for receiving a logic-high signal at a control gate of at least one first transistor, and at least one second transistor and at least one third transistor coupled in series between the at least one first transistor and the at least one second transistor, the at least one first transistor being configured to switch off in response to said logic-high signal, and the at least one second transistor being configured to switch on in response to said logic-high signal; and

means for transmitting a detection signal to a signal processor from the at least one second transistor based on said received logic-high signal.

21. (Original) The system of claim 20 further comprising:

means for providing a feedback signal associated with at least one of: said detected power-on or said detected power-down, wherein said feedback signal is used in said means for decreasing and said means for increasing.

22. (Original) The system of claim 21 wherein said means for decreasing said current capacity comprises:

- 7 -

means, responsive to said feedback signal, for switching off one or more transistors of a plurality of transistors, wherein said plurality of transistors define said current capacity of said power on/off detector.

23. (Original) The system of claim 21 wherein said means for increasing said current capacity comprises:

means, responsive to said feedback signal, for switching on one or more transistors of a plurality of transistors, wherein said plurality of transistors define said current capacity of said power on/off detector.

24. (Original) The multiple supply voltage device of claim 20, in which the device is integrated into a semiconductor die.

25. (Original) The multiple supply voltage device of claim 24, in which the semiconductor die is incorporated in a device selected from a group consisting of a mobile phone, personal data assistant (PDA), navigation device, fixed location data unit, set-top box, music player, video player, entertainment unit, and computer.

26. - 27. (Cancelled)

REMARKS

Claims 1, 3-5, 7-10, and 12-25 are pending in the present application. Claims 2, 6, 11, 26 and 27 are previously canceled. Independent claims 1, 10, 16-18 and 20 are currently amended. Applicant respectfully submits that no new matter is added by the present amendment. Support for the claim amendments can be found in the original specification and drawings, for example in Figures 4 - 6.

Claim Objections

Claims 16-18 are objected to for informalities because the claims reference third and fourth feedback signals which the Examiner asserted are not in an embodiment shown in the drawings. Applicant respectfully submits that the embodiments claimed in claims 16-18 recite the "third feedback signals" and "fourth feedback signals" to distinguish "first feedback signals" and "second feedback signals" respectively that are recited in other claims. The third and fourth feedback signals are asserted on the same conductive paths as the first and second feedback signals on a different occasion, thus they are indeed disclosed in Figure 6, for example. Claims 16-18 do not recite that four separate feedback signals could be simultaneously asserted. Nonetheless, to avoid confusion, claims 16 to 18 are currently amended to label the "third" as "first" and "fourth" as "second" to describe the claimed feedback signals. None of the intervening claims recite a first or second feedback signal, so this change in nomenclature should overcome the informal objection without inadvertently affecting the claim scope. Reconsideration is respectfully requested.

Claim Rejections – 35 USC §102

Claims 1, 3,10, 12, 15 and 20-23 are rejected under 35 USC § 102 as being anticipated by U.S. Patent No. 5,723,990 to Roohpavar. Applicants have amended independent claims 1, 10 and 20 to recite "at least one third transistor coupled in series between the at least one first transistor and the at least one second transistor." Applicant respectfully submits that in view of the present amendment, Roohpaver does not teach or suggest each element of any of the claims. This amendment does not add new matter because each embodiment of the application that is

-9-

shown in Figures 4 -6 includes at least three transistors in series with each other and having a commonly connected gate. For example, the at least one third transistor could be either M5 or M6 both according to the amended claims. Roohpaver does not teach or suggest a third transistor configured in series between the claimed at least one first transistor and the claimed at least one second transistor. For at least these reasons, Applicant respectfully submits that the rejection under 35 U.S.C. §102 has been overcome. Reconsideration is respectfully requested.

Claim Rejections – 35 USC §103

Claims 7-9, 19, 24 and 25 are rejected under 35 USC § 103 over U.S. Patent No. 5,723,990 to Roohpavar in view of U.S. Patent No. 6,577,166 to Lim. Applicants respectfully submit that the current amendments to independent claims 1, 10 and 20 overcome the rejections under 35 U.S.C. §103 for the reasons set forth above because no combination of Roohpavar and Lim teaches or suggests "at least one third transistor coupled in series between the at least one first transistor and the at least one second transistor" as claimed. Reconsideration is respectfully requested.

Allowable Subject Matter

Applicant gratefully acknowledges the Examiner's indication that original claims 4, 5, 13 and 14 would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. However, Applicant respectfully submits that the current amendments should render each of the claims allowable in their present form. Further, Applicant submits that the current amendments to independent claims 1 and 10 should not detract from the allowability of claims 4, 5, 13 and 14. Reconsideration is respectfully requested.

Docket No. 072302

CONCLUSION

In light of the amendments contained herein, Applicants submit that the application is in condition for allowance, for which early action is requested.

Please charge any fees or overpayments that may be due with this response to Deposit Account No. 17-0026.

Respectfully submitted,

Dated: March 25, 2011

By: /Sam Talpalatsky /

Sam Talpalatsky, Reg. No. 35,380 Attorney for Applicant

QUALCOMM Incorporated Attn: Patent Department 5775 Morehouse Drive San Diego, California 92121-1714 Telephone: (858) 845-3737 Facsimile: (858) 658-2502 Email: samt@qualcomm.com

Electronic Acknowledgement Receipt				
EFS ID:	9747741			
Application Number:	12365559			
International Application Number:				
Confirmation Number:	6210			
Title of Invention:	Multiple Supply-Voltage Power-Up/Down Detectors			
First Named Inventor/Applicant Name:	Chang Ki Kwon			
Customer Number:	23696			
Filer:	Nicholas John Pauley/Joann Vachon			
Filer Authorized By:	Nicholas John Pauley			
Attorney Docket Number:	072302			
Receipt Date:	28-MAR-2011			
Filing Date:	04-FEB-2009			
Time Stamp:	10:44:13			
Application Type:	Utility under 35 USC 111(a)			

Payment information:

Submitted with Payment			no					
File Listin	g:							
Document Number	Document Description		File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)		
1	Amendment/Req. Reconsideration-After Non-Final Reject	0	072302 OAB 03-28-11.pdf	126328	no	11		
		······		b55ccc6b516824e35c873cd3f2945eca1599 8060	110			
Warnings:								
Information:								

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

	Under the Pa	perwork Reduc	tion Act of 19	95, no persons are	required to respon	ו nd to	J.S. Patent a a collection of	Approved for nd Trademark Off of information unle	or use th ice; U.S ess it dis	nrough 1/31/2 DEPARTME splays a valid	PTO/SB/06 (07-06) 007. OMB 0651-0032 ENT OF COMMERCE OMB control number.
P/	PATENT APPLICATION FEE DETERMINATION RECORD Substitute for Form PTO-875						Application or Docket Number 12/365,559			ing Date 04/2009	To be Mailed
APPLICATION AS FILED – PART I										OTI	HER THAN
			(Column [·]	l) (1	Column 2)		SMALL	ENTITY	OR	SMA	LL ENTITY
	FOR		NUMBER FIL	.ED NUM	MBER EXTRA		RATE (\$)	FEE (\$)		RATE (\$)	FEE (\$)
	BASIC FEE (37 CFR 1.16(a), (b),	or (c))	N/A		N/A		N/A			N/A	
	SEARCH FEE (37 CFR 1.16(k), (i), (or (m))	N/A		N/A		N/A			N/A	
	EXAMINATION FE (37 CFR 1.16(o), (p),	E or (q))	N/A		N/A	N/A				N/A	
TO (37	FAL CLAIMS CFR 1.16(i))		mir	nus 20 = *			X \$ =		OR	X \$ =	
IND (37	EPENDENT CLAIN CFR 1.16(h))	S	m	inus 3 = *			X \$ =		1	X \$ =	
	APPLICATION SIZE (37 CFR 1.16(s))	FEE is ac	he specifica eets of pap \$250 (\$125 ditional 50 5 U.S.C. 41(ation and drawing er, the applicatio for small entity) sheets or fractior a)(1)(G) and 37	gs exceed 100 n size fee due for each n thereof. See CFR 1.16(s).						
	MULTIPLE DEPEN	DENT CLAIM	PRESENT (3	7 CFR 1.16(j))							
* lf i	he difference in colu	umn 1 is less th	an zero, ente	r "0" in column 2.			TOTAL			TOTAL	
	APP	(Column 1)	AS AMENE	Column 2)	(Column 3)		SMAI		OR	OTH	ER THAN
NT	03/28/2011	CLAIMS REMAINING AFTER AMENDMEN	т	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA		RATE (\$)	ADDITIONAL FEE (\$)		RATE (\$)	ADDITIONAL FEE (\$)
ME	Total (37 CFR 1.16(i))	* 22	Minus	** 27	= 0		X \$ =		OR	X \$52=	0
UN N	Independent (37 CFR 1.16(h))	* 3	Minus	***4	= 0		X \$ =		OR	X \$220=	0
AME	Application S	ize Fee (37 CF	CFR 1.16(s))								
		NTATION OF MU	TIPLE DEPEN	DENT CLAIM (37 CFF	R 1.16(j))				OR		
							TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE	0
		(Column 1)		(Column 2)	(Column 3)						
		CLAIMS REMAINING AFTER AMENDMEN	à IT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA		RATE (\$)	ADDITIONAL FEE (\$)		RATE (\$)	ADDITIONAL FEE (\$)
Z	Total (37 CFR 1.16(i))	*	Minus	**	=		X \$ =		OR	X \$ =	
DMI	Independent (37 CFR 1.16(h))	*	Minus	***	=		X \$ =		OR	X \$ =	
ΕN	Application S	ize Fee (37 CF	R 1.16(s))								
AM		NTATION OF MU	TIPLE DEPEN	DENT CLAIM (37 CFF	R 1.16(j))				OR		
							TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE	
* f ** f *** *** The	 * If the entry in column 1 is less than the entry in column 2, write "0" in column 3. ** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20". *** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3". The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1. 										

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.** *If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.*

	ed States Patent a	AND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 22: www.uspto.gov	TMENT OF COMMERCE Trademark Office OR PATENTS 313-1450	
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
12/365,559	02/04/2009	Chang Ki Kwon	072302	6210	
23696 Oliai Comm	7590 02/22/2011	EXAMINER			
5775 MOREHOUSE DR.			WHITE, I	DYLAN C	
SAN DIEGO, C	CA 92121		ART UNIT	PAPER NUMBER	
			2819		
			NOTIFICATION DATE	DELIVERY MODE	
			02/22/2011	ELECTRONIC	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

us-docketing@qualcomm.com

	Application No.	Applicant(s)					
Office Action Summers	12/365,559	KWON ET AL.					
Office Action Summary	Examiner	Art Unit					
	DYLAN WHITE	2819					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
 A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE <u>3</u> MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any 							
Status							
1) Responsive to communication(s) filed on <u>03 De</u>	ecember 2010.						
2a) This action is FINAL . 2b) ⊠ This	action is non-final.						
3) Since this application is in condition for allowar	nce except for formal matters, pro	secution as to the	e merits is				
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.					
Disposition of Claims							
 4) Claim(s) <u>1-27</u> is/are pending in the application. 4a) Of the above claim(s) <u>2,6,11,26 and 27</u> is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) <u>1,3,7-10,12,15 and 19-25</u> is/are rejected. 7) Claim(s) <u>4,5,13,14 and 16-18</u> is/are objected to. 8) Claim(s) claim(s) creating is/are rejected. 							
Application Papers							
 9) The specification is objected to by the Examiner. 10) The drawing(s) filed on <u>04 February 2009</u> is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. 							
Priority under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
Attachment(s) 1) X Notice of References Cited (PTO-892) 2) X Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) X Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date <u>9/8/2010</u> . U.S. Patent and Trademark Office PTOL-326 (Rev. 08-06) Office Action	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal F 6) Other: tion Summary	(PTO-413) ate Patent Application Part of Paper N	o./Mail Date 2				

DETAILED ACTION

Response to Amendment

The Examiner acknowledges the applicants arguments with respect to claims 1, 3-5, 10, 12-14, and 20, as well as the cancellation of claims 2, 6, 11, 26 and 27.

Response to Arguments

Applicant's arguments with respect to claims have been considered but are moot in view of the new ground(s) of rejection.

The indicated allowability of claims 2 and 11 which have been incorporated into claims 1, 10, and 20 has been withdrawn in view of the newly discovered reference(s) to Roohparvar (U.S. Pat. 5,723,990). Rejections based on the newly cited reference(s) follow.

Claim Objections

Claims 16-18 are objected to because of the following informalities: the claims reference third and/or fourth feedback signals from one of the signal processor or the output buffer of the POC network. The drawings do not disclose an embodiment of the invention in which there are third and fourth feedback signals to control one or more of the first and second transistors. The Examiner notes that this objection was in the first

Office Action was not addressed in the claim amendments or the applicants remarks.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 3, 10, 12, 15, and 20-23 are rejected under 35 U.S.C. 102(b) as being anticipated by Roohparvar (U.S. Pat. 5,723,990).

Regarding claim 1, Roohparvar discloses a core network operative at a first supply voltage (voltage of enable signal @ Fig. 1); and a control network (Fig. 1) coupled to the core network wherein the control network is configured to transmit a control signal (HV detector output), the control network comprising: an up/down detector (transistors 6, 8, 10, and 21) configured to detect a power state of said core network (enable signal) ;processing circuitry (transistors 14 and 16, and logic 20) coupled to the up/down detector (transistors 6, 8, 10 and 21) and configured to generate the control signal (HV detector output) based on the power state (high/low; of enable signal); and one or more feedback circuits (transistors 14, 16, and 18) coupled to the up/down detector (transistors 6, 8, 10 and 21), the one or more feedback circuits (transistor 18) configured to provide feedback signals from node 24 to transistors 18) to adjust a current capacity (additional transistor 18) of said up/down detector (transistors 6, 8, 10

and 21); at least one first transistor (21) coupled to a second supply voltage (Vcc), the at least one more first transistor (21) being configured to switch on (conducting) when the first supply voltage (voltage of enable signal) is powered down (low/off) and to switch off (not conducting) when the first supply voltage is powered on (high/on); and at least one second transistor (6) coupled to the at least one first transistor (21) in series and coupled to the first supply voltage (voltage of enable signal), the at least one second transistor (6) being configured to switch on (conducting) when the first supply voltage is powered on (high/on) and to switch on (conducting) when the first supply voltage is powered on (high/on) and to switch off when the first supply voltage is powered on (high/on).

Regarding claim 3, Roohparvar discloses one or more first feedback transistors (18) coupled in parallel with the one or more first transistors (21) and coupled to receive feedback from the processing circuitry (transistors 14 and 16, and logic 20), wherein the one or more first feedback transistors (18) are configured to switch off (not conducting) when the processing circuitry (transistors 14 and 16, and logic 20) indicates that the first supply voltage (voltage of enable signal) is powered on (high/on).

Regarding claim 10, Roohparvar discloses detecting a power-on of a second supply voltage (voltage of enable signal @ Fig. 1) while a first supply voltage (Vcc) is already on; decreasing a current capacity (via transistor 18) of a power on/off detector (transistors 6, 8, 10 and 21) of said POC network in response to said power-on detection (col. 1, lines 64-67); detecting a power-down of the second supply voltage

(voltage of enable signal) while the first supply voltage (Vcc) is on; and increasing the current capacity (via transistor 18) of the power on/off detector (transistors 6, 8, 10 and 21) in response to said power-down detection (of enable signal); receiving a logic-high signal (logic high) at a control gate of at least one first transistor (21) and at least one second transistor (6), the at least one first transistor (21) being configured to switch off (not conducting) in response to the logic-high signal (logic high), and the at least one second transistor (6) being configured to switch on (conducting) in response to the logic-high signal (logic high), and the at least one second transistor (6) being configured to switch on (conducting) in response to the logic-high signal (logic high); and transmitting a detection signal (at node 22) to a signal processor (transistors 14 and 16, and logic 20) from the at least one second transistor (6) based on said received logic-high signal (logic high).

Regarding claim 12, Roohparvar discloses receiving a first feedback signal (from node 24) from the signal processor (transistors 14 and 16, and logic 20) at one or more first feedback transistors (18) coupled in parallel with the one or more first transistors (21); and switching off (not conducting) the one or more first feedback transistors (18) in response to the first feedback signal (from node 24).

Regarding claim 15, Roohparvar discloses receiving a logic-low signal (logic 0) at the control gate of said one or more first (21) and second transistors (6), wherein the one or more first transistors (21) are configured to switch on (conducting) in response to the logic-low signal (logic 0), and wherein the one or more second transistors (6) are configured to switch off (not conducting) in response to said logic-low signal (logic 0);

and transmitting a detection signal (at node 22) to a signal processor (transistors 14 and 16, and logic 20) from the one or more first transistors (21) based on the received logic-low signal (logic 0).

Regarding claim 20, Roohparvar discloses means for detecting a power-on (transistors 6, 8, 10, and 21) of a second supply voltage (voltage of enable signal) while a first supply voltage (Vcc) is already on; means, responsive to the power-on detection (transistors 6, 8, 10, and 21), for decreasing a current capacity (via transistor 18) of a power on/off detector of the POC network; means for detecting a power-down (logic 0/off) of the second supply voltage (voltage of enable signal) while the first supply voltage (Vcc) is on; and means, responsive to the power-down detection (transistors 6, 8, 10, and 21), for increasing the current capacity (via transistor 18) of the power on/off detector (transistors 6, 8, 10, and 21); means for receiving a logic-high signal (logic 1) at a control gate of at least one first transistor (21) and at least one second transistor (6), the at least one first transistor (21) being configured to switch off (not conducting) in response to the logic-high signal (logic 1)(6), and the at least one second transistor (6) being configured to switch on (conducting) in response to the logic-high signal (logic 1); and means for transmitting a detection signal (via node 22)to a signal processor (transistors 14 and 16, and logic 20) from the at least one second transistor (6) based on the received logic-high signal (logic 1).
Regarding claim 21, Roohparvar discloses means for providing a feedback signal (via node 24) associated with at least one of: said detected power-on or said detected power-down (of enable signal voltage), wherein the feedback signal (via node 24) is used in the means for decreasing (turning off transistor 18) and the means for increasing (turning on transistor 18).

Regarding claim 22, Roohparvar discloses means, responsive to the feedback signal (via node 24), for switching off (not conducting) one or more transistors of a plurality of transistors (18), wherein the plurality of transistors define the current capacity (transistors 18 and 21) of said power on/off detector (transistors 6, 8, 10, and 21).

Regarding claim 23, Roohparvar discloses means, responsive to the feedback signal (via node 24), for switching on one or more transistors (18) of a plurality of transistors (18 and 21), wherein the plurality of transistors define the current capacity of said power on/off detector (transistors 6, 8, 10, and 21).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 7, rejected under 35 U.S.C. 103(a) as being unpatentable over Roohparvar (U.S. Pat. 5,723,990) in view of Lim (U.S. Pat. 6,577,166).

Regarding claim 7, Roohparvar discloses that of claim 1, but fails to disclose an I/O network.

Lim discloses an input/output (I/O) network (memory output) operative at a second supply voltage (Vint), wherein the I/O network (output) is coupled to the core network (memory core) and the control network (Fig. 10), and wherein the I/O network (output) is configured to receive the control signal (Vpps; col. 1, lines 50-56), therefore it would have been obvious to one of skill in the art to use the voltage detection circuit disclosed by Roohparvar with the I/O network taught by Lim to stabalize output voltages through voltage level detection.

Regarding claims 8 and 24, the combination discloses in which the device (Fig. 10) is integrated into a semiconductor die (Lim; semiconductor memory device).

Regarding claims 9, 19, and 25, the combination discloses in which the semiconductor die is incorporated in a device selected from a group consisting of a mobile phone, personal data assistant (PDA), navigation device, fixed location data unit, set-top box, music player, video player, entertainment unit, and computer (col. 8, lines 54-59, devices which use batteries).

Allowable Subject Matter

Claims 4, 5, 13, and 14, are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Regarding claim 4, wherein said one or more feedback circuits comprise: one or more second feedback transistors coupled in parallel with said one or more second transistors and coupled to receive feedback from said processing circuitry, wherein said one or more second feedback transistors are configured to switch off when said processing circuitry indicates that said first supply voltage is powered on.

Regarding claim 5, wherein said one or more feedback circuits comprise: one or more first feedback transistors coupled in parallel with said one or more first transistors and coupled to receive feedback from said processing circuitry; and one or more second feedback transistors coupled in parallel with said one or more second transistors and coupled to receive feedback from said processing circuitry; wherein said one or more first and second feedback transistors are configured to switch off when said processing circuitry indicates that said first supply voltage is powered on.

Regarding claim 13, receiving a second feedback signal from an output buffer of said POC network at one or more second feedback transistors coupled in parallel with said one or more second transistors; and switching off said one or more second feedback transistors in response to said second feedback signal.

Regarding claim 14, receiving a first feedback signal from said signal processor at one or more first feedback transistors coupled in parallel with said one or more first transistors; switching off said one or more first feedback transistors in response to said first feedback signal; receiving a second feedback signal from an output buffer of said POC network at one or more second feedback transistors coupled in parallel with said one or more second transistors; and switching off said one or more second feedback transistors in response to said second feedback signal.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The cited prior art generally refer to voltage or power detection circuitry and their methods of operation.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DYLAN WHITE whose telephone number is (571)272-1406. The examiner can normally be reached on m-th 7:00- 3:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rexford Barnie can be reached on (571) 272-7492. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

> /Vibol Tan/ Primary Examiner, Art Unit 2819

/Dylan White/ Examiner, Art Unit 2819

Notice of References Cited	Application/Control No. 12/365,559	Applicant(s)/Patent Under Reexamination KWON ET AL.				
Notice of References Cited	Examiner	Art Unit				
	DYLAN WHITE	2819	Page 1 of 1			
U.S. PATENT DOCUMENTS						

Document Number Date * Name Classification Country Code-Number-Kind Code MM-YYYY * US-6,577,166 06-2003 Lim, Kyu-Nam 327/77 А * US-5,723,990 03-1998 Roohparvar, Frankie F. 327/81 В * US-2008/0100341 05-2008 Kim, Min-Hwahn 326/63 С * D US-2006/0044027 03-2006 Chen, Kuan-Yeu 327/143 * US-2008/0218223 09-2008 Kimura, Hiroyuki 327/142 Е * US-5,781,051 07-1998 Sandhu, Bal S. 327/143 F * US-5,495,453 02-1996 Wojciechowski et al. 365/185.18 G * US-2009/0027087 01-2009 327/72 Sukup et al. н US-1 US-J κ US-US-L US-М

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	v	
	w	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 2

						Ap	plication/	Con	trol N	lo.		Applie Reexa	cant(: amina	s)/Pa ation	tent Unde	r
	Ina	lex of (Claim	IS		12	365559					KWO	NET.	AL.		
						Ex	aminer					Art Unit				
						D	LAN WHI	ГЕ				2819				
✓	R	ejected		-	С	an	celled		N	Non	-Ele	ected		A	Ар	beal
=	A	llowed		÷	R	es	tricted		Ι	Inter	fer	ence		0	Obje	cted
	Claims r	enumbered	in the sa	ame	order as	s pr	esented by a	pplica	ant			СРА	C] T.C	D. 🗆	R.1.47
	CLA	M								DATE						
F	inal	Original	09/10/2	010	02/11/2	011	02/13/2011									
		1	√		~											
		2	0		-											
		3	0		√											
		4	0		0											
		5	0		0											
		6	0		-											
		7	~		~											
		8	~		~											
		9	~		~											
		10	✓		~											
		11	0		-											
		12	0		~											
		13	0		0											
		14	0		0											
		15	0		√											
L		16	0		0						_					
		17	0		0											
		18	0		0											ļ
L		19	✓		√											ļ
<u> </u>		20	✓		 ✓ 						_					
		21	✓		√						_					<u> </u>
<u> </u>		22	✓ /		√						_					
<u> </u>		23	✓ /		✓ ✓						_					
<u> </u>		24	×		✓ /						_					
		25	×		~						_					
		20	v √		-						_					

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Search Notes	12365559	KWON ET AL.
	Examiner	Art Unit
	DYLAN WHITE	2819

SEARCHED

Class	Subclass	Date	Examiner
326	All	2/11/2011	DW
327	All	2/11/2011	DW

SEARCH NOTES		
Search Notes	Date	Examiner
See Attached EAST Notes	2/11/2011	DW
Inventor Search	9/9/2010	DW
Assignee Search	9/9/2010	DW

	INTERFERENCE SEARCH		
Class	Subclass	Date	Examiner
All	All	2/11/2011	DW



Γ

Г

٦



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

BIB DATA SHEET

CONFIRMATION NO. 6210

SERIAL NUM 12/365,55	SERIAL NUMBER FILING or 371(c) 12/365,559 02/04/2009 BUI F			CLASS 326	GR	DUP ART 2819	UNIT	ΑΤΤΟ	DRNEY DOCKET NO. 072302
APPLICANT Chang Ki Vivek Mol ** CONTINUIN ** FOREIGN AI ** IF REQUIRE 02/12/200	S Kwon, han, Sa G DATA PPLICA D, FOF	San Diego, CA; an Diego, CA; A ***********************************	DW * •••••••• E GR4	* ^{DW} ANTED **					
Foreign Priority claime 35 USC 119(a-d) cond Verified and / Acknowledged	ed ditions met DYLAN C Examiner's	Yes ✔ No Yes ✔ No Yes ✔ No WHITE/ Initials	ter ance	STATE OR COUNTRY CA	SH DRA	HEETS WINGS 8	TOT CLAII 27	AL MS	INDEPENDENT CLAIMS 4
ADDRESS QUALCO 5775 MO SAN DIEC UNITED S	MM IN REHOL GO, CA STATE	CORPORATED JSE DR. 92121 S							
TITLE Multiple S	Supply-	Voltage Power-Up/Dow	n Dete	ectors					
FILING FEE RECEIVED 1674	FEES: No No	Authority has been give to charge/cr for following	en in P edit DI :	aper EPOSIT ACCOUI	NT	 All Fe 1.16 F 1.17 F 1.18 F Other Credit 	es Fees (Fil Fees (Pr Fees (Iss L	ing) ocess sue)	ing Ext. of time)

EAST Search History

EAST Search History (Prior Art)

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
ទា	15	(detect\$3 adj2 (power) with (on and off))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:31
82	80695	(((voltage or power) adj2 (switch\$3 or gat \$3)) or (head\$3 and foot\$3)) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:35
83	41160	((voltage or power) adj (switch\$3 or gat\$3)) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:36
S4	133254	((voltage or power) adj (detect\$3 or (up and down)))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:37
S5	2	("7253655").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:38
S 6	6	("4859877" "5381059" "6172522" "6233694" "6498511" "7116135").PN. OR ("7253655").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 15:42
S7	46	((voltage or power) adj (detect\$3 with ((up and down) or (on and off))))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:45
S8	195	kwon-chang\$.IN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; LEMA TOP	OR	ON	2010/09/08 15:45

S9	19	S8 and transistor	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:46
S10	28	mohan-vivek\$.IN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:47
S11	5	("20040111649" "20050117432" "6611472" "6650594" "7372746").PN. OR ("7692998").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 15:56
S12	12	("4697097" "5187389" "5442312" "5528182" "5528184").PN. OR ("5781051").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 15:59
S13	65	("4683382" "4975883" "5193198" "5301161" "5305275" "5331599" "5339272" "5412331" "5414669").PN. OR ("5594360").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:02
S14	4636	((voltage or power or level) adj (detect\$3 or sens\$3) with transistor) and feedback	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:10
S15	628	S14 and core	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:10
S16	74	S15 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:11
S17	859	S14 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:22
S18	9901	(POC or (power adj (on adj off) adj control))	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:22
S19	118	S18 and (feedback and transistor)	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:22
S20	513	qualcomm.AS. and (((power or voltage) with control) and feedback and transistor)	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:24

......

		(((power or voltage) with control) with feedback and transistor)	USPAT; USOCR	Un	ON	16:24
S23	3959	((voltage or power or level) adj (detect\$3 or sens\$3) with feedback) and transistor	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:42
S24	472	S23 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:42
S25	0	(11/048260).APP.	USPAT; USOCR	OR	ON	2010/09/09 07:14
S26	1	(10/339069).APP.	USPAT; USOCR	OR	ON	2010/09/09 07:28
S27	5	("5629642" "5774402" "6011447" "6111441").PN. OR ("6744295").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:29
S28	2	("20050140406" "6163585").PN. OR ("7612588").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:37
S29	7	("5886567" "5889664" "6169426" "6580312" "6876246" "7474140").PN. OR ("7605639").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:38
S 30	11	("20060119417" "4565977" "5535160" "5877651" "6130829" "6304469" "6522558" "6756827" "6812776" "6977828" "7042774").PN. OR ("7429883").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:41
S 31	11	("6307401" "6433579" "6437599" "6518797" "6590422" "6664814" "6664853" "6731135" "6847232").PN. OR ("7183805").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:44
S32	9	("5270584" "5721510" "5723990" "6411157").PN. OR ("6577166").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:49

\$33	36	("4961167" "5189316" "5315557" "5337284" "5557231" "5602704" "5633825" "5673232" "5856951" "6031411").PN. OR ("6411157").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 08:01
\$34	18	("5115150" "5151620" "5175448" "5661419" "5880604" "6049245" "6107869" "6191615" "6204696" "6370052" "6404269" "6411157" "6442086" "6492837" "6759873").PN. OR ("6900690").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 08:29
S35	7526	(input and output) and core and ((voltage or power) adj (detect\$3 or sens\$3)) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 10:49
S36	352	S35 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 10:49
S37	389	(input and output) and (core adj2 voltage) and ((voltage or power) adj (detect\$3 or sens\$3)) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 10:50
S38	49	S37 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 10:50
S39	0	(power adj ((on and off) or (up and down)) adj detect\$3) and core and ((I adj O) or (input adj output))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 15:35
S40	9	(power adj ((on and off) or (up and down)) adj detect\$3) and ((I adj O) or (input adj output))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 15:36

 $file:///Cl/Documents\%20 and\%20 Settings/dwhite2/My\%20 Do...5559/EAST Search History. 12365559_Accessible Version.htm (4 of 7)2/13/2011 9:23:18 PM to 2010 PM to 2010PM to 2010 PM to 2010 PM to 2010 PM to 2010$

S41	1	(power adj ((on and off) or (up and down)) adj detect\$3) and core	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 15:37
S42	2	(power adj ((on and off) or (up and down)) adj detect\$3) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 15:37
S 43	40	("4234920" "4473759" "4746822" "4882506" "4902910" "5039875" "5063304" "506869" "5081625" "5087834" "5103115" "5103159" "5120993" "5157270" "5159206" "5164613" "5166545" "5168209" "5181203" "5220534" "5233161" "5270977" "5297261" "5347173").PN. OR ("6204701").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 15:38
S44	11869	((level or voltage) adj (shift\$3 or translat\$3)) and (feedback and transistor)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:40
S45	3036	S44 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:41
S46	2898	S45 and current	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:41
S48	920	((level or voltage) adj (shift\$3 or translat\$3)) with (feedback and transistor)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:41

S49	359	S48 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:41
S51	3322	(((power or voltage) adj2 detect\$3) with transistor) and inverter and current	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:04
S52	930	S51 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:04
S53	1130	(((power or voltage) adj2 detect\$3) with transistor) and inverter and current and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:06
S54	295	S53 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:06
S55	5049	((power or (up and down)) adj2 detect\$3) and feedback and transistor	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:09
S56	405	S55 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:09
S57	336	S56 not S54	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 08:09
S58	5546	((level or voltage) adj (shift\$3 or translat\$3)) and feedback and transistor and inverter	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 10:49
S59	1712	S58 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 10:50

S60	430	(((level or voltage) adj (shift\$3 or translat\$3)) with (feedback and transistor)) and inverter	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 10:52
S61	644	(((level or voltage) adj (shift\$3 or translat\$3)) with (feedback)) and transistor and inverter	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 10:53
S62	283	S61 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 10:53
S63	147	S61 and core	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 15:01
S64	4 15 ("20020163364" U "20060103437" U "20070030039" E "5130569" "6646844" D L "2007091211") PN		US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2011/02/11 15:39

EAST Search History (Interference)

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	39	(power and (detecting or detection) and feedback and transistor and voltage and core and control). CLM.	USPAT; UPAD	OR	ON	2011/02/13 21:21
S50	37	(power and (detecting or detection) and feedback and transistor and voltage and core and control). CLM.	USPAT; UPAD	OR	ON	2010/09/10 09:16

2/ 13/ 2011 9:22:09 PM H:\ East\ Workspaces\ 12365559.wsp

Beceipt date: 09/08/2010

Doc description: Information Disclosure Statement (IDS) Filed

: 09/08/2010 12365559 ~ CALL: 2819 formation Disclosure Statement (IDS) Filed U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

	Application Number		12365559	
	Filing Date		2009-02-04	
INFORMATION DISCLOSURE	First Named Inventor Chang		ng Ki Kwon	
(Not for submission under 37 CER 1 99)	Art Unit			
	Examiner Name			
	Attorney Docket Number		072302	

	U.S.PATENTS									
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue D)ate	Name of Patentee or Applicant of cited Document		Page Rele\ Figur	s,Columns,Lines where vant Passages or Relevant es Appear	
/DW/	1	6646844		2003-11	03-11-11 MATTHEWS LLOYD P					
/DW/	2	5130569		1992-07	'-14	GLICA STEPH	EN J			
If you wis	h to ac	d additional U.S. Pater	nt citatio	n inform	ation pl	ease click the	Add button.			
			U.S.P	ATENT	APPLI	CATION PUBL				
Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publica Date	cation Name of Patentee or Applicant of cited Document		Page Rele∖ Figur	s,Columns,Lines where /ant Passages or Relevant es Appear		
/DW/	1	20020163364		2002-11	-07	MAJCHERCZA	AK SYLVAIN			
/DW/	2	20070030039		2007-02	2-08	CHEN KER-MI	Ν			
/DW/	3	20060103437		2006-05	i-18	KANG KHIL O				
If you wisl	h to ac	d additional U.S. Publi	shed Ap	plication	n citation	n information p	lease click the Ado	d butto	n.	
				FOREIC	GN PAT	ENT DOCUM	ENTS			
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code² i	/	Kind Publication Code ⁴ Date		Publication Date Name of Patented Applicant of cited Document		Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear	

Receipt date: 09/08/2010

INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)

Application Number		12365559	12365559 - GAU: 2819
Filing Date		2009-02-04	
First Named Inventor Chang		g Ki Kwon	
Art Unit			
Examiner Name			
Attorney Docket Number		072302	

/DW/	1	2007091211	wo		2007-08-16	NXP BV						
I fyou wish to add additional Foreign Patent Document citation information please click the Add button												
NON-PATENT LITERATURE DOCUMENTS												
Examiner Initials*	Examiner Initials* Cite No Cit											
	1	TINTERNATIONAL SEARCH REPORT-PCT/US2010/23081, INTERNATIONAL SEARCH AUTHORITY-EUROPEAN										
	2		I-PCT/0S2010/02308	I, INTEP	MATIONAL SE	trematthorittedro	PEAN PATENT OFFICE					
If you wis	h to a	dd additional non-p	atent literature docu	ment ci	tation informati	on please click the Add I	outton					
			EX	AMINE	R SIGNATUR	E						
Examiner	[.] Signa	iture /Dylan Wh	iite/			Date Considered	02/11/2011					
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.												
¹ See Kind (Standard S ⁻ ⁴ Kind of do English lang	¹ See Kind Codes of USPTO Patent Documents at <u>www.USPTO.GOV</u> or MPEP 901.04. ² Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). ³ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁴ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark here it English language translation is attached.											

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Т

Appln. No.:	12/365,559	<u>Certificate of Transmission/Mailing</u>
Applicant:	Kwon, et al.	I hereby certify that this correspondence is being transmitted to the USPTO, transmitted via the
Filed:	February 4, 2009	Office electronic filing system addressed to: Commissioner for Patents, P.O. Box 1450,
Examiner:	Dylan C. White	Alexandria, VA 22313-1450, on the date shown below:
Art Unit:	2819	Date
Customer No.	23696	
Confirm. No.:	6210	
Docket No.:	072302	

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

REPLY UNDER 37 C.F.R. 1.111

Sir:

In response to the Office Action dated September 16, 2010, please amend the aboveidentified application as follows:

Amendments to the Specification are reflected in the replacement paragraphs beginning on

page 2 of this paper.

Amendments to the Claims are reflected in the listing of claims which begins on page 3 of this paper.

Remarks/Arguments begin on page 10 of this paper.

Docket No. 072302

Amendments to the Specification:

Please delete the unnumbered paragraph beneath paragraph [0024] of the application as filed. A marked up version of the deleted paragraph is shown below.

FIG. 8 is a diagram illustrating an exemplary wireless communication system.

Please replace paragraphs [0037] - [0038] of the application (paragraphs [0038] and [0039] of the publication) with the following replacement paragraphs which are marked up to show changes relative to the immediate prior version.

[0038] FIG. 8 is a diagram illustrating an exemplary wireless communication system. In some Some embodiments of an exemplary wireless communication system, a system 800 includes multiple remote units 820-824 and multiple base stations 850-852. It can be recognized that typical wireless communication systems may have many more remote units and base stations. The remote units 820-824 include multiple semiconductor devices 830-834 having power detection, as discussed above. FIG. 8 shows a Embodiments include forward link signals 880 from the base stations 850-852 and the remote units 820-824 and a reverse link signals 890 from the remote units 820-824 to the base stations 850-852.

[0039]In other embodiments, FIG. 8 the <u>a</u> remote unit 820 is shown as a mobile telephone, the <u>another</u> remote unit 822 is shown as a portable computer, and the <u>another</u> remote unit 824 is shown as a fixed location remote unit in a wireless local loop system. For example, the remote units may be mobile phones, hand-held personal communication systems (PCS) units, portable data units such as personal data assistants, navigation devices (e.g., GPS enabled devices,) settop boxes, music players, video players, entertainment units, fixed location data units such as meter reading equipment, or any other device that stores or retrieves data or computer instructions, or any combination thereof. Although FIG. 8 these embodiments illustrates remote units according to the teachings of the disclosure, the disclosure is not limited to these exemplary illustrated units. The disclosed device may be suitably employed in any device which includes a semiconductor device.

- 2 -

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Currently Amended) A multiple supply voltage device comprising:

a core network operative at a first supply voltage; and

a control network coupled to said core network wherein said control network is configured to transmit a control signal, said control network comprising:an up/down (up/down) detector configured to detect a power state of said core network;processing circuitry coupled to said up/down detector and configured to generate said control signal based on said power state; and

one or more feedback circuits coupled to said up/down detector, said one or more feedback circuits configured to provide feedback signals to adjust a current capacity of said up/down detector;

at least one first transistor coupled to a second supply voltage, the at least one more first transistor being configured to switch on when said first supply voltage is powered down and to switch off when said first supply voltage is powered on; and

at least one second transistor coupled to the at least one first transistor in series and coupled to said first supply voltage, the at least one second transistor being configured to switch on when said first supply voltage is powered on and to switch off when said first supply voltage is powered down.

2. (Cancelled)

3. (Currently Amended) The multiple supply voltage device of claim [2] $\underline{1}$ wherein said one or more feedback circuits comprise:

one or more first feedback transistors coupled in parallel with said one or more first transistors and coupled to receive feedback from said processing circuitry, wherein said one or more first feedback transistors are configured to switch off when said processing circuitry indicates that said first supply voltage is powered on.

- 3 -

4. (Currently Amended) The multiple supply voltage device of claim [2] $\underline{1}$ wherein said one or more feedback circuits comprise:

one or more second feedback transistors coupled in parallel with said one or more second transistors and coupled to receive feedback from said processing circuitry, wherein said one or more second feedback transistors are configured to switch off when said processing circuitry indicates that said first supply voltage is powered on.

5. (Currently Amended) The multiple supply voltage device of claim [2] $\underline{1}$ wherein said one or more feedback circuits comprise:

one or more first feedback transistors coupled in parallel with said one or more first transistors and coupled to receive feedback from said processing circuitry; andone or more second feedback transistors coupled in parallel with said one or more second transistors and coupled to receive feedback from said processing circuitry; wherein said one or more first and second feedback transistors are configured to switch off when said processing circuitry indicates that said first supply voltage is powered on.

6. (Cancelled)

7. (Original) The multiple supply voltage device of claim 1 further comprising:

an input/output (I/O) network operative at a second supply voltage, wherein said I/O network is coupled to said core network and said control network, and wherein said I/O network is configured to receive said control signal.

8. (Original) The multiple supply voltage device of claim 1, in which the device is integrated into a semiconductor die.

9. (Original) The multiple supply voltage device of claim 8, in which the semiconductor die is incorporated in a device selected from a group consisting of a mobile phone, personal data assistant (PDA), navigation device, fixed location data unit, set-top box, music player, video player, entertainment unit, and computer.

- 4 -

10. (Currently Amended) A method for reducing power consumption in a power on/off control (POC) network of a multiple supply voltage device, said method comprising:

detecting a power-on of a second supply voltage while a first supply voltage is already on;

decreasing a current capacity of a power on/off detector of said POC network in response to said power-on detection;

detecting a power-down of said second supply voltage while said first supply voltage is on; and

increasing said current capacity of said power on/off detector in response to said power-down detection:

receiving a logic-high signal at a control gate of at least one first transistor and at least one second transistor, the at least one first transistor being configured to switch off in response to said logic-high signal, and the at least one second transistor being configured to switch on in response to said logic-high signal; and

transmitting a detection signal to a signal processor from the at least one second transistor based on said received logic-high signal.

11. (Cancelled)

12. (Currently Amended) The method of claim 11 10 wherein said decreasing said current capacity comprises:

receiving a first feedback signal from said signal processor at one or more first feedback transistors coupled in parallel with said one or more first transistors; and

switching off said one or more first feedback transistors in response to said first feedback signal.

13. (Currently Amended) The method of claim 11 10 wherein said decreasing said current capacity comprises:

- 5 -

receiving a second feedback signal from an output buffer of said POC network at one or more second feedback transistors coupled in parallel with said one or more second transistors; and

switching off said one or more second feedback transistors in response to said second feedback signal.

14. (Currently Amended) The method of claim $\frac{11}{10}$ wherein said decreasing said current capacity comprises:

receiving a first feedback signal from said signal processor at one or more first feedback transistors coupled in parallel with said one or more first transistors;

switching off said one or more first feedback transistors in response to said first feedback signal

;receiving a second feedback signal from an output buffer of said POC network at one or more second feedback transistors coupled in parallel with said one or more second transistors; and

switching off said one or more second feedback transistors in response to said second feedback signal.

15. (Original) The method of claim 10 wherein said detecting said power-down comprises:

receiving a logic-low signal at said control gate of said one or more first and second transistors, wherein said one or more first transistors are configured to switch on in response to said logic-low signal, and wherein said one or more second transistors are configured to switch off in response to said logic-low signal; and

transmitting a detection signal to a signal processor from said one or more first transistors based on said received logic-low signal.

16. (Original) The method of claim 15 wherein said increasing said current capacity comprises:

receiving a third feedback signal from said signal processor at one or more first feedback transistors coupled in parallel with said one or more first transistors; and

- 6 -

switching on said one or more first feedback transistors in response to said third feedback signal.

17. (Original) The method of claim 15 wherein said increasing said current capacity comprises:

receiving a fourth feedback signal from an output buffer of said POC network at one or more second feedback transistors coupled in parallel with said one or more second transistors; and

switching on said one or more second feedback transistors in response to said fourth feedback signal.

18. (Original) The method of claim 15 wherein said increasing said current capacity comprises:

receiving a third feedback signal from said signal processor at one or more first feedback transistors coupled in parallel with said one or more first transistors;switching on said one or more first feedback transistors in response to said third feedback signal;

receiving a fourth feedback signal from an output buffer of said POC network at one or more second feedback transistors coupled in parallel with said one or more second transistors; and

switching on said one or more second feedback transistors in response to said fourth feedback signal.

19. (Original) The method of claim 10, wherein the multiple supply voltage device is applied in an electronic device, selected from a group consisting of a set top box, music player, video player, entertainment unit, navigation device, communications device, personal digital assistant (PDA), fixed location data unit, and a computer, into which a semiconductor device is integrated.

20. (Currently Amended) A system for reducing power consumption in a power on/off control (POC) network of a multiple supply voltage device, said system comprising:

- 7 -

133

means for detecting a power-on of a second supply voltage while a first supply voltage is already on;

means, responsive to said power-on detection, for decreasing a current capacity of a power on/off detector of said POC network;

means for detecting a power-down of said second supply voltage while said first supply voltage is on; and

means, responsive to said power-down detection, for increasing said current capacity of said power on/off detector:

means for <u>receiving a logic-high signal at a control gate of at least one first</u> <u>transistor and at least one second transistor, the at least one first transistor being</u> <u>configured to switch off in response to said logic-high signal, and the at least one second</u> transistor being configured to switch on in response to said logic-high signal; and

means for transmitting a detection signal to a signal processor from the at least one second transistor based on said received logic-high signal.

21. (Original) The system of claim 20 further comprising:

means for providing a feedback signal associated with at least one of: said detected power-on or said detected power-down, wherein said feedback signal is used in said means for decreasing and said means for increasing.

22. (Original) The system of claim 21 wherein said means for decreasing said current capacity comprises:

means, responsive to said feedback signal, for switching off one or more transistors of a plurality of transistors, wherein said plurality of transistors define said current capacity of said power on/off detector.

23. (Original) The system of claim 21 wherein said means for increasing said current capacity comprises:

means, responsive to said feedback signal, for switching on one or more transistors of a plurality of transistors, wherein said plurality of transistors define said current capacity of said power on/off detector.

- 8 -

24. (Original) The multiple supply voltage device of claim 20, in which the device is integrated into a semiconductor die.

25. (Original) The multiple supply voltage device of claim 24, in which the semiconductor die is incorporated in a device selected from a group consisting of a mobile phone, personal data assistant (PDA), navigation device, fixed location data unit, set-top box, music player, video player, entertainment unit, and computer.

26. - 27. (Cancelled)

REMARKS

Claims 1, 3-5, 7-10, and 12-25 are pending in the present application. Claims 2, 6, 11, 26 and 27 have been canceled. Independent claims 1 and 10 are presently amended to claim the subject matter of original claims 2 and 11 which the Examiner has deemed allowable. Independent claim 20 is presently amended to means for performing the method of original claim 11 which the Examiner has deemed allowable. Applicant respectfully submits that no new matter is added by the present amendment. Support for the new claims and amendments can be found in the original claims, for example.

Drawings

The drawings are objected to because Figure 8 was not filed with the original disclosure. The present amendments to the specification remove all references to Figure 8. Applicant respectfully submits that the present amendments to the specification overcome the drawing objections by rendering them moot. Reconsideration is respectfully requested.

Claim Objections

Claims 6 is objected to for lack of support in the specification or drawings. The objection to claim 6 is moot in view of the current cancellation of claim 6.

Claim Rejections – 35 USC § 112

Claims 26 and 27 are rejected under 35 U.S.C. §112 second paragraph for indefiniteness. ort in the specification or drawings. The rejection of claims 26 and 27 are moot in view of the current cancellation of claims 26 and 27.

Claim Rejections – 35 USC §102

Claims 1, 7-10, and 19-25 are rejected under 35 USC § 102 as being anticipated by U.S. Patent No. 6,577,166 to Lim. Applicants have amended the above claims to overcome the rejection of claims 1, 7-10 and 19 by amending the elements of claim 2, which the Examiner has deemed allowable into independent claim 1, and by amending the elements of claim 11, which the Examiner has deemed allowable into independent claim 10. Applicant respectfully submits

- 10 -

that the rejection of claims 20 - 25 are also overcome by amending independent claim 20 to include means for performing the steps of claim 11 which the Examiner has deemed allowable. Reconsideration is respectfully requested.

Allowable Subject Matter

Applicant gratefully acknowledges the Examiner's indication that original claims 2 - 5 and 11 - 15 would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. Applicant respectfully submits that independent claim 1 is amended to include all of the limitations of original claim 2, and independent claim 10 is amended to include all of the limitations of original claim 11. Independent claim 20 is also amended to include means for performing the steps of independent claim 11. Applicant respectfully submits that each of the pending claims are in condition for allowance. Reconsideration is respectfully requested. Docket No. 072302

CONCLUSION

In light of the amendments contained herein, Applicants submit that the application is in condition for allowance, for which early action is requested.

Please charge any fees or overpayments that may be due with this response to Deposit Account No. 17-0026.

Respectfully submitted,

Dated: December 2, 2010

By: /Sam Talpalatsky /

Sam Talpalatsky, Reg. No. 35,380 Attorney for Applicant

QUALCOMM Incorporated Attn: Patent Department 5775 Morehouse Drive San Diego, California 92121-1714 Telephone: (858) 845-3737 Facsimile: (858) 658-2502 Email: samt@qualcomm.com

Electronic Acl	Electronic Acknowledgement Receipt					
EFS ID:	8959057					
Application Number:	12365559					
International Application Number:						
Confirmation Number:	6210					
Title of Invention:	Multiple Supply-Voltage Power-Up/Down Detectors					
First Named Inventor/Applicant Name:	Chang Ki Kwon					
Customer Number:	23696					
Filer:	Nicholas John Pauley/Joann Vachon					
Filer Authorized By:	Nicholas John Pauley					
Attorney Docket Number:	072302					
Receipt Date:	03-DEC-2010					
Filing Date:	04-FEB-2009					
Time Stamp:	07:51:12					
Application Type:	Utility under 35 USC 111(a)					

Payment information:

Submitted wi	th Payment		no			
File Listin	g:					
Document Number	Document Description		File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1	Amendment/Req. Reconsideration-After Non-Final Reject		77302 OAB 12-03-10 pdf	120791	no	10
			//2002_0/M_12 05 10.pdf	0c2ab02e1aad7d64931981c0c9bd2f21627 75a1c	110	12
Warnings:						
Information:						

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

	Under the Pa	perwork Re	duction	Act of 19	95, no persons are	required to respor	nd to	U.S. Patent a	Approved for nd Trademark Off of information unle	or use th ice; U.S ess it dis	nrough 1/31/2 . DEPARTME splays a valid	PTO/SB/06 (07-06) 007. OMB 0651-0032 NT OF COMMERCE OMB control number.
PATENT APPLICATION FEE DETERMINATION RECORD Substitute for Form PTO-875								Application or Docket Number 12/365,559			ing Date 04/2009	To be Mailed
	APPLICATION AS FILED – PART I										OTI	HER THAN
			(Column 1)) ((Column 2)		SMALL	ENTITY	OR	SMA	LL ENTITY
	FOR			JMBER FIL	.ED NUM	MBER EXTRA		RATE (\$)	FEE (\$)		RATE (\$)	FEE (\$)
	BASIC FEE (37 CFR 1.16(a), (b), or (c))		N/A			N/A		N/A			N/A	
SEARCH FEE (37 CFR 1.16(k), (i), or (m))			N/A			N/A		N/A			N/A	
	EXAMINATION FEE (37 CFR 1.16(o), (p), or (q))			N/A		N/A		N/A			N/A	
TO1 (37	TOTAL CLAIMS (37 CFR 1.16(i))			minus 20 =				x \$ =		OR	x \$ =	
IND (37 (INDEPENDENT CLAIMS (37 CFR 1.16(h))			minus 3 = *				X \$ =			X \$ =	
APPLICATION SIZE FEE (37 CFR 1.16(s))			If the specification and drawing sheets of paper, the application is \$250 (\$125 for small entity) f additional 50 sheets or fraction 35 U.S.C. 41(a)(1)(G) and 37 (gs exceed 100 n size fee due for each n thereof. See CFR 1.16(s).						
	MULTIPLE DEPEN	IDENT CLA	AIM PRE	ESENT (3	7 CFR 1.16(j))							
* If t	he difference in colu	umn 1 is les	ss than :	zero, ente	r "0" in column 2.			TOTAL			TOTAL	
APPLICATION AS AMENDED – PART II								OB	OTHE			
	CLAIMS				HIGHEST	(Column 3)		SIVIAL		ÖK	31017	
ΞNΤ	12/03/2010	REMAINING AFTER AMENDMENT			NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA		RATE (\$)	ADDITIONAL FEE (\$)		RATE (\$)	ADDITIONAL FEE (\$)
Ν	Total (37 CFR 1.16(i))	* 22		Minus	** 27	= 0		X\$ =		OR	X \$52=	0
Ц Ш	Independent (37 CFR 1.16(h))	* 3		Minus	***4	= 0		X\$ =		OR	X \$220=	0
AM	Application Size Fee (37 CFR 1.16(s))											
	FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))									OR		
							_	TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE	0
		(Colum	ın 1)		(Column 2)	(Column 3)						
		CLAIN REMAIN AFTE AMENDI	MS NING ∃R MENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA		RATE (\$)	ADDITIONAL FEE (\$)		RATE (\$)	ADDITIONAL FEE (\$)
Ξ.	Total (37 CFR 1,16(i))	*		Minus	**	=		X \$ =		OR	X\$ =	
M	Independent (37 CFR 1.16(h))	*		Minus	***	=		X\$ =		OR	X\$ =	
Г Ш	Application Size Fee (37 CFR 1.16(s))											
AM	FIRST PRESEN	NTATION OF	MULTIP	LE DEPEN	DENT CLAIM (37 CFF	R 1.16(j))				OR		
								TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE	
* If I ** If *** I The	he entry in column the "Highest Numb f the "Highest Numb "Highest Number P	1 is less tha er Previous per Previous Previously P	an the e ly Paid sly Paid Paid For	ntry in col For" IN T⊦ For" IN T ' (Total or	umn 2, write "0" in IIS SPACE is less HIS SPACE is less Independent) is th	column 3. than 20, enter "20' s than 3, enter "3". e highest number f	'. foun	Legal II /PATRI d in the appro	nstrument Ex CIA F. LEWIS	kamin ;/ mn 1.	er:	

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

	ed States Patent a	AND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	TMENT OF COMMERCE Trademark Office OR PATENTS 313-1450		
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
12/365,559	02/04/2009	Chang Ki Kwon	072302	6210		
23696 Oliai Comm	7590 09/16/2010	EXAMINER				
5775 MOREHO	DUSE DR.	WHITE, DYLAN C				
SAN DIEGO, O	CA 92121		ART UNIT	PAPER NUMBER		
			2819			
			NOTIFICATION DATE	DELIVERY MODE		
			09/16/2010	ELECTRONIC		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

us-docketing@qualcomm.com

	Application No.	Applicant(s)							
	12/365,559	KWON ET AL.							
Office Action Summary	Examiner	Art Unit							
	DYLAN WHITE	2819							
The MAILING DATE of this communicatio Period for Reply	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
 A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE <u>3</u> MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any eared patter term adjustment. See 37 CER 1 704(b) 									
Status									
1) Responsive to communication(s) filed on	<u>04 February 2009</u> .								
2a) This action is FINAL . 2b)	This action is non-final.								
3) Since this application is in condition for al	lowance except for formal matters, p	prosecution as to the merits is							
closed in accordance with the practice un	der <i>Ex parte Quayle</i> , 1935 C.D. 11, 4	453 O.G. 213.							
Disposition of Claims									
4) X Claim(s) 1-27 is/are pending in the applic	ation								
4a) Of the above claim(s) is/are with	bdrawn from consideration								
4a) of the above claim(s) is/are withdrawn from consideration. $5\sqrt{2}$ Claim(s) is/are allowed									
6)X Claim(s) 1 7-10 and 19-27 is/are rejected									
7) Claim(s) 2-6 and 11-18 is/are objected to									
$\frac{1}{2} = \frac{1}{2} $	und/or election requirement								
	ind/or election requirement.								
Application Papers									
9) The specification is objected to by the Exa	miner.								
10) The drawing(s) filed on 04 February 2009	is/are: a) accepted or b) object	ted to by the Examiner.							
Applicant may not request that any objection t	o the drawing(s) be held in abevance. S	ee 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the c	prection is required if the drawing(s) is c	objected to See 37 CER 1 121(d)							
11) The path or declaration is objected to by the Examiner. Note the attached Office Action or form PTO 152									
Priority under 25 U.S.C. § 140									
Priority under 35 U.S.C. § 119									
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).									
a)□ All b)□ Some * c)□ None of:									
1. Certified copies of the priority documents have been received.									
2. Certified copies of the priority documents have been received in Application No									
3. Copies of the certified copies of the priority documents have been received in this National Stage									
application from the International Bureau (PCT Rule 17.2(a)).									
* See the attached detailed Office action for a list of the certified copies not received.									
Attachment(s)									
1) Notice of References Cited (PTO-892)	4) 🔲 Interview Summa	ry (PTO-413)							
2) Notice of Draftsperson's Patent Drawing Review (PTO-94	8) Paper No(s)/Mail 5) D Notice of Informal	Date							
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date <u>2/4/2009</u> .	6) Other:								
U.S. Patent and Trademark Office PTOL-326 (Rev. 08-06) Off	ice Action Summary	Part of Paper No./Mail Date 1							

DETAILED ACTION

Drawings

The drawings are objected to because Figure 8 was not filed with the original disclosure. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, "the processing

Page 2
circuitry comprising a comparator" (per claim 6) must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Objections

Claim 6 is objected to because of the following informalities: there is not support in the specification or the drawings for the limitations of claim 6 "the processing circuitry comprising a comparator configured to output a detection signal based on an input

signal received from said adjustable current power up/down detector". Appropriate correction is required.

Claims 16-18 are objected to because of the following informalities: the claims reference third and/or fourth feedback signals from one of the signal processor or the output buffer of the POC network. The drawings do not disclose an embodiment of the invention in which there are third and fourth feedback signals to control on or more of the first and second transistors.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 26 and 27 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Regarding claim 26, the language states "detecting a power-on of a second supply voltage while a first supply is already on; decreasing a current capacity of a power on/off detector of said POC network in response to said power-on detection; detecting a power-down of said second supply voltage while said first supply voltage is on; and increasing said current capacity of said power on/off detector in response to said power-down detection".

The Examiner believes the claims to be indefinite because the applicant's invention does not decrease a current capacity in response to the power-on detection. The applicant's invention (Fig. 6) discloses where Vcore is detected on and the transistors M6, M7, and M10 begin conducting. The inverting signal processor circuit then inverts the low signal at the input to a high signal at the output which turns transistor M8 off, however since transistors M4 and M5 are already turned off with Vcore signal being high there is no decrease in current capacity because transistors M4 and M5 have already been turned off and there is no current flowing through them.

Regarding claim 27, it is rejected as being a dependent of claim 26.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 7-10, and 19-25 are rejected under 35 U.S.C. 102(b) as being

anticipated by Lim (U.S. Pat. 6,577,166).

Regarding claim 1, Lim discloses a core network (memory core; col. 1, lines 16-

21) operative at a first supply voltage (Vpp @ Fig. 10); and a control network coupled to

the core network wherein the control network (Fig. 10) is configured to transmit a control

signal (Vpps), the control network comprising: an up/down detector (P6, N11, N13)

configured to detect a power state of the core network signal (Vpp); processing circuitry (AMP1) coupled to the up/down detector (P6, N11, N13) and configured to generate the control signal (Vpps) based on said power state (on or off); and one or more feedback circuits (N12) coupled to the up/down detector (P6, N11, N13), the one or more feedback circuits (N12) configured to provide feedback signals (from Vout1 node) to adjust a current capacity (transistor N12 conducting or not) of said up/down detector (P6, N11, N13).

Regarding claim 7, Lim discloses an input/output (I/O) network (memory output) operative at a second supply voltage (Vint), wherein the I/O network (output) is coupled to the core network (memory core) and the control network (Fig. 10), and wherein said I/O network (output) is configured to receive the control signal (Vpps; col. 1, lines 50-56).

Regarding claim 8, Lim discloses in which the device (Fig. 10) is integrated into a semiconductor die (semiconductor memory device).

Regarding claim 9, Lim discloses in which the semiconductor die is incorporated in a device selected from a group consisting of a mobile phone, personal data assistant (PDA), navigation device, fixed location data unit, set-top box, music player, video player, entertainment unit, and computer (col. 8, lines 54-59; devices which use batteries).

Regarding claim 10, Lim discloses detecting a power-on of a second supply voltage (Vpp) while a first supply voltage is already on (Vint); decreasing a current capacity (by turning off transistor N12) of a power on/off detector (P6, N11-N13) of the POC network (Fig. 10) in response to said power-on detection (of voltage Vpp); detecting a power-down of the second supply voltage (Vpp) while the first supply voltage is on (Vint); and increasing the current capacity (turning on transistor N12) of the power on/off detector (P6, N11-N13) in response to the power-down detection (Fig. 10).

Regarding claim 19, Lim discloses wherein the multiple supply voltage device is applied in an electronic device, selected from a group consisting of a set top box, music player, video player, entertainment unit, navigation device, communications device, personal digital assistant (PDA), fixed location data unit, and a computer, into which a semiconductor device is integrated (col. 8, lines 54-59; devices which use batteries).

Regarding claim 20, Lim discloses means for detecting (N11) a power-on of a second supply voltage (Vpp) while a first supply voltage (Vint) is already on; means (Amp1), responsive to the power-on detection, for decreasing a current capacity (N12 not conducting) of a power on/off detector (P6, N11, N13) of said POC network (Fig. 10); means for detecting (N11) a power-down of the second supply voltage (Vpp) while the first supply voltage is on (Vint); and means, responsive to the power-down detection

Page 7

(P6, N11, N13), for increasing said current capacity (N12 conducting) of said power on/off detector (P6, N11, N13).

Regarding claim 21, Lim discloses means for providing a feedback signal (at node 306) associated with at least one of: the detected power-on or the detected powerdown (P6, N11, N13), wherein the feedback signal (node 306) is used in the means for decreasing (N12 not conducting) and the means for increasing (N12 conducting).

Regarding claim 22, Lim discloses wherein the means for decreasing the current capacity (N12 not conducting) comprises: means, responsive to the feedback signal (from node 306), for switching off one or more transistors (N12) of a plurality of transistors, wherein the plurality of transistors define the current capacity (N12 conducting) of the power on/off detector (P6, N11, N13).

Regarding claim 23, Lim discloses wherein the means for increasing the current capacity (N12 conducting) comprises: means, responsive to the feedback signal (from node 306), for switching on (N12 conducting) one or more transistors of a plurality of transistors (N12 & N13), wherein the plurality of transistors define the current capacity of said power on/off detector (P6, N11, N13).

Regarding claim 24, Lim discloses in which the device is integrated into a semiconductor die (semiconductor memory device).

Regarding claim 25, Lim discloses in which the semiconductor die is incorporated in a device selected from a group consisting of a mobile phone, personal data assistant (PDA), navigation device, fixed location data unit, set-top box, music player, video player, entertainment unit, and computer integrated (col. 8, lines 54-59; devices which use batteries).

Allowable Subject Matter

Claims 2-5 and 11-15 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Regarding claim 2, wherein said up/down detector comprises: one or more first transistors coupled to a second supply voltage, wherein said one or more first transistors are configured to switch on when said first supply voltage is powered down and to switch off when said first supply voltage is powered on; and one or more second transistors coupled to said one or more first transistors in series and coupled to said first supply voltage, wherein said one or more second transistors are configured to switch on when said first supply voltage, wherein said one or more second transistors are configured to switch on when said first supply voltage is powered to switch on when said first supply voltage is powered on and to switch off when said first supply voltage is powered on and to switch off when said first supply voltage is powered on and to switch off when said first supply voltage is powered on and to switch off when said first supply voltage is powered on and to switch off when said first supply voltage is powered on and to switch off when said first supply voltage is powered down.

Regarding claims 3-5, as being dependent on claim 2.

Regarding claim 11, wherein said detecting said power-on comprises: receiving a logic-high signal at a control gate of one or more first transistors and one or more second transistors, wherein said one or more first transistors are configured to switch off in response to said logic-high signal, and wherein said one or more second transistors are configured to switch on in response to said logic-high signal; and transmitting a detection signal to a signal processor from said one or more second transistors based on said received logic-high signal.

Regarding claims 12-14, as being dependent on claim 11.

Regarding claim 15, wherein said detecting said power-down comprises: receiving a logic-low signal at said control gate of said one or more first and second transistors, wherein said one or more first transistors are configured to switch on in response to said logic-low signal, and wherein said one or more second transistors are configured to switch off in response to said logic-low signal; and transmitting a detection signal to a signal processor from said one or more first transistors based on said received logic-low signal.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The cited prior art generally refers to voltage or power detection circuitry and their methods of operation.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DYLAN WHITE whose telephone number is (571)272-1406. The examiner can normally be reached on m-th 7:00- 3:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rexford Barnie can be reached on (571) 272-7492. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

> /Vibol Tan/ Primary Examiner, Art Unit 2819

/Dylan White/ Examiner, Art Unit 2819

Notice of References Cited	Application/Control No. 12/365,559	Applicant(s)/Patent Under Reexamination KWON ET AL.		
Notice of Meterences offen	Examiner	Art Unit	Dama 1 of 1	
	DYLAN WHITE	2819	Page 1 of 1	

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	А	US-6,577,166	06-2003	Lim, Kyu-Nam	327/77
*	в	US-5,723,990	03-1998	Roohparvar, Frankie F.	327/81
*	С	US-2008/0100341	05-2008	Kim, Min-Hwahn	326/63
*	D	US-2006/0044027	03-2006	Chen, Kuan-Yeu	327/143
*	Е	US-2008/0218223	09-2008	Kimura, Hiroyuki	327/142
	F	US-			
	G	US-			
	Н	US-			
	Ι	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	v	
	w	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 1

	day of (Application/	Cont	trol N	lo.	Appli Reex	cant(amina	s)/Pa ation	tent Unde	r
mdex of Claims				12365559			KWO	KWON ET AL.					
					Examiner				Art U	nit			
					DYLAN WHIT	ΓE			2819				
✓ R	Rejected		-	C	Cancelled		N	Non-E	Elected		Α	Арр	peal
= 4	Allowed		÷	F	Restricted		Ι	Interf	erence		ο	Obje	cted
Claims	renumbered	in the s	ame c	order a	s presented by a	pplica	ant		🗆 СРА	C] т.с	D. 🗆	R.1.47
CLA	AIM							DATE					
Final	Original	09/10/2	2010										
	1	✓											
	2	0											
	3	0											
	4	0											
	5	0											
	6	0											
	7	√											
	8	✓											
	9	✓											
	10	✓											
	11	0											
	12	0								<u> </u>			
	13	0								<u> </u>			
	14												
	15												
	16												
	1/												
	10												
	20									-			
	20	· ·											
	22	√											
	23	✓											
	24	✓								1			
	25	✓											
	26	✓								1			
	27	✓											

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Search Notes	12365559	KWON ET AL.
	Examiner	Art Unit
	DYLAN WHITE	2819

SEARCHED

Class	Subclass	Date	Examiner
326	All	9/9/2010	DW
327	All	9/9/2010	DW

SEARCH NOTES						
Search Notes	Date	Examiner				
See Attached EAST Notes	9/9/2010	DW				
Inventor Search	9/9/2010	DW				
Assignee Search	9/9/2010	DW				

	INTERFERENCE SEARCH		
Class	Subclass	Date	Examiner
All	All	9/10/2010	DW

U.S. Patent and Trademark Office

Γ

Г



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

BIB DATA SHEET

CONFIRMATION NO. 6210

SERIAL NUM 12/365,55	ERIAL NUMBER FILING or 371(c) 12/365,559 02/04/2009		(c)	CLASS GR 713		GROUP ART UNIT 2819		ATTORNEY DOCKET NO. 072302		
APPLICANTS Chang Ki Kwon, San Diego, CA; Vivek Mohan, San Diego, CA; ** CONTINUING DATA **********************************										
Foreign Priority claimed Ves Vos 35 USC 119(a-d) conditions met Ves Vos Verified and /DYLAN C WHITE/ Acknowledged Examiner's Signature Initials			STATE OR COUNTRY CA	SHI DRA\	EETS WINGS 8	TOT CLAI	AL MS	INDEPENDENT CLAIMS 4		
ADDRESS QUALCO 5775 MOI SAN DIEC UNITED S	ADDRESS QUALCOMM INCORPORATED 5775 MOREHOUSE DR. SAN DIEGO, CA 92121 UNITED STATES									
TITLE Multiple Supply-Voltage Power-Up/Down Detectors										
FILING FEE FEES: Authority has been given in Paper No					NT	 All Fe 1.16 F 1.17 F 1.18 F Other Credit 	es Fees (Fil Fees (Pr Fees (Iss t	ing) ocessi sue)	ing Ext. of time)	

EAST Search History

EAST Search History (Prior Art)

	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	15	(detect\$3 adj2 (power) with (on and off))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:31
S2	80695	(((voltage or power) adj2 (switch\$3 or gat \$3)) or (head\$3 and foot\$3)) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:35
S3	41160	((voltage or power) adj (switch\$3 or gat\$3)) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:36
S4	133254	((voltage or power) adj (detect\$3 or (up and down)))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:37
S5	2	("7253655").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:38
S 6	6	("4859877" "5381059" "6172522" "6233694" "6498511" "7116135").PN. OR ("7253655").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 15:42
S7	46	((voltage or power) adj (detect\$3 with ((up and down) or (on and off))))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:45
S8	195	kwon-chang\$.IN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:45

S9	19	S8 and transistor	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:46
S10	28	mohan-vivek\$.IN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/08 15:47
S11	5	("20040111649" "20050117432" "6611472" "6650594" "7372746").PN. OR ("7692998").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 15:56
S12	12	("4697097" "5187389" "5442312" "5528182" "5528184").PN. OR ("5781051").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 15:59
S13	65	("4683382" "4975883" "5193198" "5301161" "5305275" "5331599" "5339272" "5412331" "5414669").PN. OR ("5594360").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:02
S14	4636	((voltage or power or level) adj (detect\$3 or sens\$3) with transistor) and feedback	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:10
S15	628	S14 and core	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:10
S16	74	S15 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:11
S17	859	S14 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:22
S18	9901	(POC or (power adj (on adj off) adj control))	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:22
S19	118	S18 and (feedback and transistor)	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:22
S20	513	qualcomm.AS. and (((power or voltage) with control) and feedback and transistor)	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:24

		(((power or voltage) with control) with feedback and transistor)	USPAT; USOCR	Un	ON	16:24
S23	3959	((voltage or power or level) adj (detect\$3 or sens\$3) with feedback) and transistor	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:42
S24	472	S23 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/08 16:42
S25	0	(11/048260).APP.	USPAT; USOCR	OR	ON	2010/09/09 07:14
S26	1	(10/339069).APP.	USPAT; USOCR	OR	ON	2010/09/09 07:28
S27	5	("5629642" "5774402" "6011447" "6111441").PN. OR ("6744295").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:29
S28	2	("20050140406" "6163585").PN. OR ("7612588").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:37
S29	7	("5886567" "5889664" "6169426" "6580312" "6876246" "7474140").PN. OR ("7605639").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:38
S 30	11	("20060119417" "4565977" "5535160" "5877651" "6130829" "6304469" "6522558" "6756827" "6812776" "6977828" "7042774").PN. OR ("7429883").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:41
S 31	11	("6307401" "6433579" "6437599" "6518797" "6590422" "6664814" "6664853" "6731135" "6847232").PN. OR ("7183805").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:44
S32	9	("5270584" "5721510" "5723990" "6411157").PN. OR ("6577166").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 07:49

\$33	36	("4961167" "5189316" "5315557" "5337284" "5557231" "5602704" "5633825" "5673232" "5856951" "6031411").PN. OR ("6411157").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 08:01
\$34	18	("5115150" "5151620" "5175448" "5661419" "5880604" "6049245" "6107869" "6191615" "6204696" "6370052" "6404269" "6411157" "6442086" "6492837" "6759873").PN. OR ("6900690").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09 08:29
S35	7526	(input and output) and core and ((voltage or power) adj (detect\$3 or sens\$3)) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 10:49
S36	352	S35 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 10:49
S37	389	(input and output) and (core adj2 voltage) and ((voltage or power) adj (detect\$3 or sens\$3)) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 10:50
S38	49	S37 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 10:50
S39	0	(power adj ((on and off) or (up and down)) adj detect\$3) and core and ((I adj O) or (input adj output))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 15:35
S40	9	(power adj ((on and off) or (up and down)) adj detect\$3) and ((I adj O) or (input adj output))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 15:36

 $file:///Cl/Documents\%20 and\%20 Settings/dwhite2/My\%20D...559/EASTS earchHistory.12365559_AccessibleVersion.htm (4 of 6)9/10/2010 9:17:56 AMSCR 2010 AMSC$

S41	1	(power adj ((on and off) or (up and down)) adj detect\$3) and core	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 15:37
S42	2	(power adj ((on and off) or (up and down)) adj detect\$3) and feedback	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/09 15:37
S4 3	40	("4234920" "4473759" "4746822" "4882506" "4902910" "5039875" "5063304" "5066869" "5081625" "5087834" "5103115" "5103159" "5120993" "5157270" "5159206" "5164613" "5166545" "5168209" "5181203" "5220534" "5233161" "5270977" "5297261" "5347173").PN. OR ("6204701").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2010/09/09
S44	11869	((level or voltage) adj (shift\$3 or translat\$3)) and (feedback and transistor)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:40
S 45	3036	S44 and ("326" or "327").clas.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:41
S46	2898	S45 and current	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:41
S48	920	((level or voltage) adj (shift\$3 or translat\$3)) with (feedback and transistor)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2010/09/10 06:41

S49	359	S48 and ("326" or	US-PGPUB;	OR	ON	2010/09/10
		"327").clas.	USPAT; USOCR;			06:41
			EPO; JPO;			
			DERWENT;			
			IBM_TDB			

EAST Search History (Interference)

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L15	37	(power and (detecting or detection) and feedback and transistor and voltage and core and control).	USPAT; UPAD	OR	ON	2010/09/10 09:16

9/10/2010 9:17:14 AM H:\ EAST Workspaces Backup\ 12365559.wsp

Receipt date: 02/04/2009

Dt date: 02/04/2009 Approved for use through 07/31/2006. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

	Application Number			
	Filing Date			
INFORMATION DISCLOSURE	First Named Inventor	Chan	ng Ki Kwon et al.	
(Not for submission under 37 CER 1 99)	Art Unit			
	Examiner Name			
	Attorney Docket Numb	er	072302	

					U.S.I	PATENTS			Remove		
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue D)ate	Name of Pate of cited Docu	entee or Applicant ment	Pages Releva Figure	,Columns,l ant Passag s Appear	Lines where les or Relev	ant
/DW/	1	7253655		2007-08	3-07	Kwon et al.					
If you wish to add additional U.S. Patent citation information please click the Add button.											
			U.S.P	ATENT	APPLIC	CATION PUBI			Remove		
Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publica Date	ition	Name of Patentee or Applicant of cited Document			,Columns,l int Passag s Appear	Lines where les or Relev	ant
	1										
If you wis	h to ao	d additional U.S. Publi	shed Ap	plication	n citation	n information p	lease click the Ado	d button	Add		
				FOREIC	GN PAT	ENT DOCUM	ENTS		Remove		
Examiner Initial*	Cite No	Foreign Document Number³	Country Code ²	/ İ	Kind Code⁴	Publication Date	Name of Patentee or Applicant of cited Document		Pages,Coli where Rele Passages Figures Ap	umns,Lines evant or Relevant pear	T⁵
	1										
If you wis	h to ao	d additional Foreign Pa	atent Do	cument	citation	information pl	ease click the Add	button	Add		
			NON	I-PATEN		RATURE DO	CUMENTS		Remove		
Examiner Initials*	Cite No	Include name of the au (book, magazine, journ publisher, city and/or c	uthor (in nal, seria country v	CAPITA al, symp where pu	AL LETT osium, ublished	ΓERS), title of catalog, etc), c Ι.	the article (when a date, pages(s), volu	ppropria ume-iss	ate), title of ue number	f the item r(s),	T⁵

Receipt date: 02/04/2009	Application Number		12365559 - GAU: 2819			
	Filing Date					
INFORMATION DISCLOSURE	First Named Inventor	Chan	g Ki Kwon et al.			
STATEMENT BY APPLICANT (Not for submission under 37 CER 1 99)	Art Unit					
	Examiner Name					
	Attorney Docket Numb	er	072302			

1	1									
If you wish to add additional non-patent literature document citation information please click the Add button Add										
EXAMINER SIGNATURE										
Examiner Signature /Dylan White/ Date Considered 09/10/20*					09/10/2010					
*EXAMINE citation if no	R: Ini ot in d	itial if confoi	reference considered, whether or not citati mance and not considered. Include copy	ion is in conform of this form with	ance with MPEP 609 next communication). Draw line thro to applicant.	ugh a			
¹ See Kind Co Standard ST.3 ⁴ Kind of docu English langua	odes of 3). ³ Fe ument t age tra	f USPT or Japa by the a anslatio	O Patent Documents at <u>www.USPTO.GOV</u> or MPEP anese patent documents, the indication of the year of appropriate symbols as indicated on the document ur in is attached.	901.04. ² Enter officient the reign of the Emp ader WIPO Standard	ce that issued the docume veror must precede the se ST.16 if possible. ⁵ Appli	ent, by the two-letter rial number of the pa cant is to place a che	code (W atent doc eck mark	IPO ument (here i		

Doc code: IDS

Doc description: Information Disclosure Statement (IDS) Filed

PTO/SB/08a (07-09) Approved for use through 07/31/2012. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

	Application Number		12365559
	Filing Date		2009-02-04
INFORMATION DISCLOSURE	First Named Inventor	Chan	g Ki Kwon
(Not for submission under 37 CER 1 99)	Art Unit		
	Examiner Name		
	Attorney Docket Number		072302

					U.S.	PATENTS				
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue D	Date	Name of Pate of cited Docu	entee or Applicant ment	Page Relev Figur	s,Columns,Lines where /ant Passages or Relevant es Appear	
	1	6646844		2003-11	-11	MATTHEWS LLOYD P				
	2	5130569		1992-07	' -14	GLICA STEPHEN J				
If you wis	h to ac	d additional U.S. Pater	nt citatio	n inform	ation pl	ease click the	Add button.			
U.S.PATENT APPLICATION PUBLICATIONS										
Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publication e ¹ Date		Name of Patentee or Applicant of cited Document		Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear		
	1	20020163364		2002-11	-07	MAJCHERCZA	AK SYLVAIN			
	2	20070030039		2007-02	2-08	CHEN KER-MI	Ν			
	3	20060103437		2006-05	5-18	KANG KHIL O				
If you wis	h to ac	d additional U.S. Publi	shed Ap	plication	n citatio	n information p	lease click the Ad	d butto	n.	
				FOREIC	GN PAT	ENT DOCUM	ENTS			
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code²i	ý	Kind Code⁴	Publication Date Name of Patentee Applicant of cited Document		e or	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear	

	Application Number		12365559
	Filing Date		2009-02-04
INFORMATION DISCLOSURE	First Named Inventor	Chan	g Ki Kwon
(Not for submission under 37 CER 1 99)	Art Unit		
	Examiner Name		
	Attorney Docket Number		072302

	1	2007091211	wo		2007-08-16	NXP BV		
If you wis	h to ac	dd additional Foreign P	atent Document	citation	information pl	ease click the Add buttor	n	1
			NON-PATE		RATURE DO	CUMENTS		
Examiner Initials*	Examiner Initials* Cite No linclude name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.						T5	
	1	INTERNATIONAL SEARCH REPORT-PCT/US2010/23081, INTERNATIONAL SEARCH AUTHORITY-EUROPEAN PATENT OFFICE 05-AUGUST-2010						
	2 WRITTEN OPINION-PCT/US2010/023081, INTERNATIONAL SEARCH AUTHORITY-EUROPEAN PATENT OFFICE 05-AUGUST-2010							
If you wis	h to ac	dd additional non-pater	nt literature docu	ment cit	tation informati	ion please click the Add I	outton	
			EX	AMINE	R SIGNATUR	E		
Examiner	Signa	iture				Date Considered		
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.								
¹ See Kind C Standard ST ⁴ Kind of doo English lang	Codes o F.3). ³ F cument juage tra	f USPTO Patent Documents or Japanese patent docume by the appropriate symbols a anslation is attached.	at www.USPTO.GC ints, the indication of as indicated on the d	₩ or MPE the year ocument	EP 901.04. ² Ente of the reign of the under WIPO Stan	r office that issued the docume Emperor must precede the set dard ST.16 if possible. ⁵ Applie	nt, by the two-letter code (Wi rial number of the patent doc cant is to place a check mark	IPO ument. there if

	Application Number		12365559
	Filing Date		2009-02-04
INFORMATION DISCLOSURE	First Named Inventor	st Named Inventor Chang Ki Kwon	
(Not for submission under 37 CER 1 99)	Art Unit		
	Examiner Name		
	Attorney Docket Number		072302

		CERTIFICATION	STATEMENT				
Plea	Please see 37 CFR 1.97 and 1.98 to make the appropriate selection(s):						
	That each item of information contained in the information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(1).						
OR	1						
	That no item of information contained in the information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing the certification after making reasonable inquiry, no item of information contained in the information disclosure statement was known to any individual designated in 37 CFR 1.56(c) more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(2).						
	See attached cer	tification statement.					
	Fee set forth in 3	7 CFR 1.17 (p) has been submitted herewith	l.				
\boxtimes	None						
A s form	ignature of the ap n of the signature.	SIGNAT plicant or representative is required in accord	URE lance with CFR 1.33, 10.18	3. Please see CFR 1.4(d) for the			
Sigr	nature	/ Sam Talpalatsky /	Date (YYYY-MM-DD)	2010-09-08			
Nan	ne/Print	Sam Talpalatsky	Registration Number	35380			
This pub 1.14 app requ Pate	s collection of infor lic which is to file I. This collection i lication form to the uire to complete th ent and Trademar	mation is required by 37 CFR 1.97 and 1.98. (and by the USPTO to process) an applicatio s estimated to take 1 hour to complete, inclu e USPTO. Time will vary depending upon the is form and/or suggestions for reducing this to k Office, U.S. Department of Commerce, P.O	The information is require n. Confidentiality is goverr ding gathering, preparing a e individual case. Any com burden, should be sent to t 9. Box 1450, Alexandria, VA	ed to obtain or retain a benefit by the ned by 35 U.S.C. 122 and 37 CFR and submitting the completed ments on the amount of time you he Chief Information Officer, U.S. A 22313-1450. DO NOT SEND			

Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether the Freedom of Information Act requires disclosure of these record s.
- 2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspections or an issued patent.
 - 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

PATENT COOPERATION TREATY

PCT



INTERNATIONAL SEARCH REPORT

(PCT Article 18 and Rules 43 and 44)

Applicant's or agent's file reference	FOR FURTHER	see Form PCT/ISA/220
072302WO	ACTION	as well as, where applicable, item 5 below.
International application No.	International filing date (day/month)	/year) (Earliest) Priority Date (day/month/year)
PCT /IIS2010/023081	03/02/2010	04/02/2009
Applicant	0370272010	01/02/2005
OUALCOMM Incorporated		
	· · · · · · · · · · · · · · · · · · ·	
This international search report has been	prepared by this International Search	ing Authority and is transmitted to the applicant
This international search report consists o	of a total of sheet	S.
X It is also accompanied by	a copy of each prior art document cit	ed in this report.
1. Basis of the report		
a. With regard to the language, the	international search was carried out o	on the basis of:
X the international a	application in the language in which it	was filed
a translation of th of a translation fu	e international application into rnished for the purposes of internation	, which is the language nal search (Rules 12.3(a) and 23.1(b))
b. This international search	report has been established taking int	to account the rectification of an obvious mistake
c. With regard to any nucleo	o this Authonty under Fulle 91 (Fulle 2	disclosed in the international application, see Box No. I.
	•	
2. Certain claims were fou	nd unsearchable (See Box No. II)	
3. Unity of invention is lac	king (see Box No III)	
4. With regard to the title ,		
X the text is approved as su	bmitted by the applicant	
the text has been establis	hed by this Authority to read as follow	/s:
	·	
5. With regard to the abstract ,		
X the text is approved as su	bmitted by the applicant	
the text has been establis	hed, according to Rule 38.2(b), by this	s Authority as it appears in Box No. IV. The applicant
may, within one month fro	im the date of mailing of this internation	onal search report, submit comments to this Authority
6. With regard to the drawings,		
a. the figure of the drawings to be p	ublished with the abstract is Figure N	lo. <u>3B</u>
X as suggested by t	he applicant	
as selected by thi	s Authority, because the applicant fail	led to suggest a figure
as selected by thi	s Authority, because this figure better	characterizes the invention
b none of the figures is to b	e published with the abstract	

Form PCT/ISA/210 (first sheet) (July 2009)

INTERNATIONAL SEARCH REPORT

A. CLASSI	FICATION OF SUBJECT MATTER H03K17/22						
ADD.	ADD.						
According to	o International Patent Classification (IPC) or to both national classific	ation and IPC					
B. FIELDS Minimum do	SEARCHED ocumentation searched (classification system followed by classificati	ion symbols)					
нозк							
Documenta	tion searched other than minimum documentation to the extent that s	such documents are included in the fields sea	arched				
Electronic d	lata base consulted during the international search (name of data ba	se and, where practical, search terms used)					
EPO-In	ternal						
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT						
Category*	Citation of document, with indication, where appropriate, of the rel	evant passages	Relevant to claim No.				
х	US 6 646 844 B1 (MATTHEWS LLOYD F	? [US])	1,2,4,				
	11 November 2003 (2003-11-11)		6-11,13,				
			19-27				
	tigures 1,3						
х	US 2002/163364 A1 (MAJCHERCZAK S)	(LVAIN 2-11-07)	1-3, 7-12 15				
		_ 11 0/)	16,19-27				
	tigure 2						
Х	US 2007/030039 A1 (CHEN KER-MIN [8 February 2007 (2007-02-08)	[TW])	1,2, 6-11 15				
			19-22,				
	figure 3		24-27				
		-/					
X Furt	her documents are listed in the continuation of Box C.	X See patent family annex.					
"A" docume	ategories of cited documents :	"T" later document published after the inter or priority date and not in conflict with t	national filing date he application but				
consid "E" earlier o	lered to be of particular relevance document but published on or after the international	invention "X" document of particular relevance: the cla	aimed invention				
filing d "L" docume which	late ant which may throw doubts on priority claim(s) or is cited to establish the publication date of another	cannot be considered novel or cannot linvolve an inventive step when the doc	be considered to ument is taken alone				
"Y" document of particular relevance; the claimed invention citation or other special reason (as specified) "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such docu-							
other means ments, such combination being obvious to a person skilled in the art.							
Date of the	actual completion of the international search	Date of mailing of the international search	ch report				
29 July 2010 05/08/2010							
Name and n	nailing address of the ISA/	Authorized officer					
	European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Fax: (+31–70) 340–3016						

Form PCT/ISA/210 (second sheet) (April 2005)

1

.

page 1 of 2

INTERNATIONAL SEARCH REPORT

International application No PCT/US2010/023081

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT					
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.			
X	US 2006/103437 A1 (KANG KHIL 0 [KR]) 18 May 2006 (2006-05-18)	1,6, 8-10, 19-27			
A	WO 2007/091211 A2 (NXP BV [NL]; WESTENDORP JOEN [NL]; HOEFNAGEL LOUW [NL]) 16 August 2007 (2007-08-16) figure 3	1–27			
A	US 5 130 569 A (GLICA STEPHEN J [US]) 14 July 1992 (1992-07-14) figure 1 	1-27			

1

Form PCT/ISA/210 (continuation of second sheet) (April 2005)

INTERNATIONAL SEARCH REPORT					International PCT/US2	application No
Patent document cited in search report		Publication date		Patent family member(s)		Publication date
US 6646844	B1	11-11-2003	NONE	· · · · · · · · · · · · · · · · · · ·		••••••••
US 2002163364	A1	07-11-2002	EP FR	1249707 2822956	/ A1 5 A1	16-10-2002 04-10-2002
US 2007030039	A1	08-02-2007	NONE			
US 2006103437	A1	18-05-2006	JP 2 KR 20	006148858 060054612	3 A 2 A	08-06-2006 23-05-2006
WO 2007091211	A2	16-08-2007	CN JP 2 US 2	101379406 009526461 009002034	5 A T A1	04-03-2009 16-07-2009 01-01-2009
US 5130569	A	14-07-1992	DE DE EP JP JP	69216663 69216663 0503803 3225075 4345208	D1 T2 A1 B2 A	27-02-1997 03-07-1997 16-09-1992 05-11-2001 01-12-1992

i

Form PCT/ISA/210 (patent family annex) (April 2005)

.

PATENT COOPERATION TREATY

From the INTERNATIONAL SEARCHING AUTHORITY

To:

Talpalatsky, Sam

QUALCOMM INCORPORATED 5775 Morehouse Drive

San Diego, CA 92121-1714 ETATS-UNIS D'AMERIQUE



= ray

NOTIFICATION OF TRANSMITTAL OF THE INTERNATIONAL SEARCH REPORT AND THE WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY, OR THE DECLARATION

	(PCT Rule 44.1)					
	Date of mailing (day/month/year) 5 August 2010 (05-08-2010)					
Applicant's or agent's file reference 072302WO	FOR FURTHER ACTION See paragraphs 1 and 4 below					
International application No. PCT/US2010/023081	International filing date (<i>day/month/year</i>) 3 February 2010 (03-02-2010)					
Applicant QUALCOMM Incorporated						
1. X The applicant is hereby notified that the international search Authority have been established and are transmitted herewi	report and the written opinion of the International Searching th.					
Filing of amendments and statement under Article 19: The applicant is entitled, if he so wishes, to amend the claim When? The time limit for filing such amendments is non International Search Report.	Filing of amendments and statement under Article 19: The applicant is entitled, if he so wishes, to amend the claims of the International Application (see Rule 46): When? The time limit for filing such amendments is normally two months from the date of transmittal of the International Search Report.					
Where? Directly to the International Bureau of WIPO, 34 1211 Geneva 20, Switzerland, Fascimile No.: (4	chemin des Colombettes 1-22) 338.82.70					
 For more detailed instructions, see the notes on the ac 2. The applicant is hereby notified that no international search Article 17(2)(a) to that effect and the written opinion of the In 	companying sheet. report will be established and that the declaration under ternational Searching Authority are transmitted berewith					
3. With regard to any protest against payment of (an) addition	onal fee(s) under Rule 40.2, the applicant is notified that:					
 the protest together with the decision thereon has been transmitted to the International Bureau together with the applicant's request to forward the texts of both the protest and the decision thereon to the designated Offices. no decision has been made yet on the protest; the applicant will be notified as soon as a decision is made. 						
4. Reminders Shortly after the expiration of 18 months from the priority date, the International Bureau. If the applicant wishes to avoid or postpone application, or of the priority claim, must reach the International Bu before the completion of the technical preparations for internation	e international application will be published by the publication, a notice of withdrawal of the international ureau as provided in Rules 90 <i>bis</i> .1 and 90 <i>bis</i> .3, respectively, al publication.					
The applicant may submit comments on an informal basis on the International Bureau. The International Bureau will send a copy of international preliminary examination report has been or is to be e the public but not before the expiration of 30 months from the prior	written opinion of the International Searching Authority to the such comments to all designated Offices unless an stablished. These comments would also be made available to rity date.					
Within 19 months from the priority date, but only in respect of som	Within 19 months from the priority date, but only in respect of some designated Offices, a demand for international preliminary					

examination must be filed if the applicant wishes to postpone the entry into the national phase **until 30 months** from the priority date (in some Offices even later); otherwise, the applicant must, **within 20 months** from the priority date, perform the prescribed acts for entry into the national phase before those designated Offices.

In respect of other designated Offices, the time limit of **30 months** (or later) will apply even if no demand is filed within 19 months.

See the Annex to Form PCT/IB/301 and, for details about the applicable time limits, Office by Office, see the PCT Applicant's Guide, National Chapters.

Name and mailing address of the International Searching Authority European Patent Office, P.B. 5818 Patentlaan 2 NL-2280 HV Rijswijk Tel. (+31-70) 340-2040 Fax: (+31-70) 340-3016	Authorized officer GHILINI, Marie Tel: +49 (0)89 2399-6121
--	--

Form PCT/ISA/220 (July 2009)

(See notes on accompanying sheet)

NOTES TO FORM PCT/ISA/220

These Notes are intended to give the basic instructions concerning the filing of amendments under article 19. The Notes are based on the requirements of the Patent Cooperation Treaty, the Regulations and the Administrative Instructions under that Treaty. In case of discrepancy between these Notes and those requirements, the latter are applicable. For more detailed information, see also the *PCT Applicant's Guide*.

In these Notes, "Article", "Rule", and "Section" refer to the provisions of the PCT, the PCT Regulations and the PCT Administrative Instructions, respectively.

INSTRUCTIONS CONCERNING AMENDMENTS UNDER ARTICLE 19

The applicant has, after having received the international search report and the written opinion of the International Searching Authority, one opportunity to amend the claims of the international application. It should however be emphasized that, since all parts of the international application (claims,description and drawings) may be amended during the international preliminary examination procedure, there is usually no need to file amendments of the claims under Article 19 except where, e.g. the applicant wants the latter to be published for the purposes of provisional protection or has another reason for amending the claims before international publication. Furthermore, it should be emphasized that provisional protection is available in some States only (see *PCT Applicant's Guide*, Annex B).

The attention of the applicant is drawn to the fact that amendments to the claims under Article 19 are not allowed where the International Searching Authority has declared, under Article 17(2), that no international search report would be established (see *PCT Applicant's Guide*, International Phase, paragraph 296).

What parts of the international application may be amended?

Under Article 19, only the claims may be amended.

During the international phase, the claims may also be amended (or further amended) under Article 34 before the International Preliminary Examining Authority. The description and drawings may only be amended under Article 34 before the International Examining Authority.

Upon entry into the national phase, all parts of the international application may be amended under Article 28 or, where applicable, Article 41.

When? Within 2 months from the date of transmittal of the international search report or 16 months from the priority date, whichever time limit expires later. It should be noted, however, that the amendments will be considered as having been received on time if they are received by the International Bureau after the expiration of the applicable time limit but before the completion of the technical preparations for international publication (Rule 46.1).

Where not to file the amendments?

The amendments may only be filed with the International Bureau and not with the receiving Office or the International Searching Authority (Rule 46.2).

Where a demand for international preliminary examination has been/is filed, see below.

How? Either by cancelling one or more entire claims, by adding one or more new claims or by amending the text of one or more of the claims as filed.

A replacement sheet or sheets containing a complete set of claims in replacement of all the claims previously filed must be submitted.

Where a claim is cancelled, no renumbering of the other claims is required. In all cases where claims are renumbered, they must be renumbered consecutively in Arabic numerals (Section 205(a)).

The amendments must be made in the language in which the international application is to be published.

What documents must/may accompany the amendments?

Letter (Section 205(b)):

The amendments must be submitted with a letter.

The letter will not be published with the international application and the amended claims. It should not be confused with the "Statement under Article 19(1)" (see below, under "Statement under Article 19(1)").

The letter must be in English or French, at the choice of the applicant. However, if the language of the international application is English, the letter must be in English; if the language of the international application is French, the letter must be in French.

Notes to Form PCT/ISA/220 (first sheet) (July 2009)

NOTES TO FORM PCT/ISA/220 (continued)

The letter must indicate the differences between the claims as filed and the claims as amended. It must, in particular, indicate, in connection with each claim appearing in the international application (it being understood that identical indications concerning several claims may be grouped), whether

- the claim is unchanged;
- (ii) the claim is cancelled;
- (iii) the claim is new;
- (iv) the claim replaces one or more claims as filed;
- (v) the claim is the result of the division of a claim as filed.

The following examples illustrate the manner in which amendments must be explained in the accompanying letter:

- 1. [Where originally there were 48 claims and after amendment of some claims there are 51]: "Claims 1 to 29, 31, 32, 34, 35, 37 to 48 replaced by amended claims bearing the same numbers; claims 30, 33 and 36 unchanged; new claims 49 to 51 added."
- 2. [Where originally there were 15 claims and after amendment of all claims there are 11]: "Claims 1 to 15 replaced by amended claims 1 to 11."
- 3. [Where originally there were 14 claims and the amendments consist in cancelling some claims and in adding new claims]:
 - "Claims 1 to 6 and 14 unchanged; claims 7 to 13 cancelled; new claims 15, 16 and 17 added." or "Claims 7 to 13 cancelled; new claims 15, 16 and 17 added; all other claims unchanged."
- 4. [Where various kinds of amendments are made]: "Claims 1-10 unchanged; claims 11 to 13, 18 and 19 cancelled; claims 14, 15 and 16 replaced by amended claim 14; claim 17 subdivided into amended claims 15, 16 and 17; new claims 20 and 21 added."

"Statement under article 19(1)" (Rule 46.4)

The amendments may be accompanied by a statement explaining the amendments and indicating any impact that such amendments might have on the description and the drawings (which cannot be amended under Article 19(1)).

The statement will be published with the international application and the amended claims.

It must be in the language in which the international application is to be published.

It must be brief, not exceeding 500 words if in English or if translated into English.

It should not be confused with and does not replace the letter indicating the differences between the claims as filed and as amended. It must be filed on a separate sheet and must be identified as such by a heading, preferably by using the words "Statement under Article 19(1)."

It may not contain any disparaging comments on the international search report or the relevance of citations contained in that report. Reference to citations, relevant to a given claim, contained in the international search report may be made only in connection with an amendment of that claim.

Consequence if a demand for international preliminary examination has already been filed

If, at the time of filing any amendments and any accompanying statement, under Article 19, a demand for international preliminary examination has already been submitted, the applicant must preferably, at the time of filing the amendments (and any statement) with the International Bureau, also file with the International Preliminary Examining Authority a copy of such amendments (and of any statement) and, where required, a translation of such amendments for the procedure before that Authority (see Rules 55.3(a) and 62.2, first sentence). For further information, see the Notes to the demand form (PCT/IPEA/401).

If a demand for international preliminary examination is made, the written opinion of the International Searching Authority will, except in certain cases where the International Preliminary Examining Authority did not act as International Searching Authority and where it has notified the International Bureau under Rule 66.1*bis*(b), be considered to be a written opinion of the International Preliminary Examining Authority. If a demand is made, the applicant may submit to the International Preliminary Examining Authority and the made, the applicant may submit to the International Preliminary Examining Authority are ply to the written opinion together, where appropriate, with amendments before the expiration of 3 months from the date of mailing of Form PCT/ISA/220 or before the expiration of 22 months from the priority date, whichever expires later (Rule 43*bis*.1(c)).

Consequence with regard to translation of the international application for entry into the national phase

The applicant's attention is drawn to the fact that, upon entry into the national phase, a translation of the claims as amended under Article 19 may have to be furnished to the designated/elected Offices, instead of, or in addition to, the translation of the claims as filed.

For further details on the requirements of each designated/elected Office, see the PCT Applicant's Guide, National Chapters.

Notes to Form PCT/ISA/220 (second sheet) (July 2009)

PATENT COOPERATION TREATY

PCT



INTERNATIONAL SEARCH REPORT

(PCT Article 18 and Rules 43 and 44)

Applicant's or agent's file reference	FOR FURTHER	see Form PCT/ISA/220
072302WO	ACTION	as well as, where applicable, item 5 below.
International application No.	International filing date (day/month)	/year) (Earliest) Priority Date (day/month/year)
PCT /IIS2010/023081	03/02/2010	04/02/2009
Applicant	0370272010	01/02/2005
OUALCOMM Incorporated		
	· · · · · · · · · · · · · · · · · · ·	
This international search report has been	prepared by this International Search	ing Authority and is transmitted to the applicant
This international search report consists o	of a total of sheet	S.
X It is also accompanied by	a copy of each prior art document cit	ed in this report.
1. Basis of the report		
a. With regard to the language, the	international search was carried out o	on the basis of:
X the international a	application in the language in which it	was filed
a translation of th of a translation fu	e international application into rnished for the purposes of internation	, which is the language nal search (Rules 12.3(a) and 23.1(b))
b. This international search	report has been established taking int	to account the rectification of an obvious mistake
c. With regard to any nucleo	o this Authonty under Fulle 91 (Fulle 2	disclosed in the international application, see Box No. I.
	•	
2. Certain claims were fou	nd unsearchable (See Box No. II)	
3. Unity of invention is lac	king (see Box No III)	
4. With regard to the title ,		
X the text is approved as su	bmitted by the applicant	
the text has been establis	hed by this Authority to read as follow	/s:
	·	
5. With regard to the abstract ,		
X the text is approved as su	bmitted by the applicant	
the text has been establis	hed, according to Rule 38.2(b), by this	s Authority as it appears in Box No. IV. The applicant
may, within one month fro	im the date of mailing of this internation	onal search report, submit comments to this Authority
6. With regard to the drawings,		
a. the figure of the drawings to be p	ublished with the abstract is Figure N	lo. <u>3B</u>
X as suggested by t	he applicant	
as selected by thi	s Authority, because the applicant fail	led to suggest a figure
as selected by thi	s Authority, because this figure better	characterizes the invention
b none of the figures is to b	e published with the abstract	

Form PCT/ISA/210 (first sheet) (July 2009)

INTERNATIONAL SEARCH REPORT

A. CLASSI	FICATION OF SUBJECT MATTER H03K17/22						
ADD.	ADD.						
According to	o International Patent Classification (IPC) or to both national classific	ation and IPC					
B. FIELDS Minimum do	SEARCHED ocumentation searched (classification system followed by classificati	ion symbols)					
нозк							
Documenta	tion searched other than minimum documentation to the extent that s	such documents are included in the fields sea	arched				
Electronic d	lata base consulted during the international search (name of data ba	se and, where practical, search terms used)					
EPO-In	ternal						
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT						
Category*	Citation of document, with indication, where appropriate, of the rel	evant passages	Relevant to claim No.				
х	US 6 646 844 B1 (MATTHEWS LLOYD F	? [US])	1,2,4,				
	11 November 2003 (2003-11-11)		6-11,13,				
			19-27				
	tigures 1,3						
х	US 2002/163364 A1 (MAJCHERCZAK S)	(LVAIN 2-11-07)	1-3, 7-12 15				
		_ 11 0/)	16,19-27				
	tigure 2						
Х	US 2007/030039 A1 (CHEN KER-MIN [8 February 2007 (2007-02-08)	[TW])	1,2, 6-11 15				
			19-22,				
	figure 3		24-27				
		-/					
X Furt	her documents are listed in the continuation of Box C.	X See patent family annex.					
"A" docume	ategories of cited documents :	"T" later document published after the inter or priority date and not in conflict with t	national filing date he application but				
consid "E" earlier o	lered to be of particular relevance document but published on or after the international	invention "X" document of particular relevance: the cla	aimed invention				
filing d "L" docume which	late ant which may throw doubts on priority claim(s) or is cited to establish the publication date of another	cannot be considered novel or cannot linvolve an inventive step when the doc	be considered to ument is taken alone				
"Y" document of particular relevance; the claimed invention citation or other special reason (as specified) "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such docu-							
other means ments, such combination being obvious to a person skilled in the art.							
Date of the	actual completion of the international search	Date of mailing of the international search	ch report				
29 July 2010 05/08/2010							
Name and n	nailing address of the ISA/	Authorized officer					
	European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Fax: (+31–70) 340–3016						

Form PCT/ISA/210 (second sheet) (April 2005)

1

.

page 1 of 2

INTERNATIONAL SEARCH REPORT

International application No PCT/US2010/023081

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	
x	US 2006/103437 A1 (KANG KHIL O [KR]) 18 May 2006 (2006-05-18)	1,6, 8-10, 19-27	
	figure 3		
A	WO 2007/091211 A2 (NXP BV [NL]; WESTENDORP JOEN [NL]; HOEFNAGEL LOUW [NL]) 16 August 2007 (2007-08-16) figure 3	1-27	
Ą	US 5 130 569 A (GLICA STEPHEN J [US]) 14 July 1992 (1992-07-14) figure 1	1–27	

1

Form PCT/ISA/210 (continuation of second sheet) (April 2005)

I	IN I ERNATIONAL SEARCH REPORT				International application No PCT/US2010/023081	
Patent document cited in search report		Publication date	Patent fa member	imily r(s)	Publication date	
US 6646844	B1	11-11-2003	NONE			
US 2002163364	A1	07-11-2002	EP 1249 FR 2822	9707 A1 2956 A1	16-10-2002 04-10-2002	
US 2007030039	A1	08-02-2007	NONE			
US 2006103437	A1	18-05-2006	JP 2006148 KR 20060054	3858 A 4612 A	08-06-2006 23-05-2006	
WO 2007091211	A2	16-08-2007	CN 101379 JP 2009526 US 2009002	9406 A 5461 T 2034 A1	04-03-2009 16-07-2009 01-01-2009	
US 5130569	A	14-07-1992	DE 69216 DE 69216 EP 0503 JP 3225 JP 4345	5663 D1 5663 T2 3803 A1 5075 B2 5208 A	27-02-1997 03-07-1997 16-09-1992 05-11-2007 01-12-1992	

i

Form PCT/ISA/210 (patent family annex) (April 2005)

.
PATENT COOPERATION TREATY

From the

]	PCT				
10.				FUI				
see form PCT/ISA/220				WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY (PCT Rule 43 <i>bis</i> .1)				
					Date of mailin (day/month/ye	g <i>ar)</i> see form PCT/ISA/210 (second sheet)		
Applicant's or agent's file reference					FOR FURTHER ACTION			
see	e form PCT/ISA/2	20			See paragrap	h 2 below ,		
Inter PC	rnational application I T/US2010/02308	No. 1	International f 03.02.2010	filing date <i>(da</i>)	te (<i>day/month/year</i>) Priority date (<i>day/month/year</i>) 04.02.2009			
Inter INV	rnational Patent Clas /. H03K17/22	sification (IPC) or	both national cla	assification a	nd IPC			
A	licant							
QU	ALCOMM Incorp	orated						
1.	This opinion co	ontains indication	ons relating t	to the follo	wing items:			
	🖾 Box No. I	Basis of the op	oinion					
l l	🔲 Box No. II	Priority						
	🗍 Box No. III	Non-establishr	ment of opinio	n with regar	d to novelty, i	nventive step and industrial applicability		
	Box No. IV Lack of unity of invention							
	Box No. V Reasoned statement under Rule 43 <i>bis.</i> 1(a)(i) with regard to novelty, inventive step and industrial applicability; citations and explanations supporting such statement							
	Box No. VI Certain documents cited							
Box No. VII Certain defects in the international ap				ational appli	cation			
Box No. VIII Certain observations on the internation					al application			
2. FURTHER ACTION								
	If a demand for international preliminary examination is made, this opinion will usually be considered to be a written opinion of the International Preliminary Examining Authority ("IPEA") except that this does not apply where the applicant chooses an Authority other than this one to be the IPEA and the chosen IPEA has notifed the International Bureau under Rule 66.1 <i>bis</i> (b) that written opinions of this International Searching Authority will not be so considered.							
	If this opinion is, as provided above, considered to be a written opinion of the IPEA, the applicant is invited to submit to the IPEA a written reply together, where appropriate, with amendments, before the expiration of 3 months from the date of mailing of Form PCT/ISA/220 or before the expiration of 22 months from the priority date, whichever expires later.							
	For further option	ns, see Form PC	T/ISA/220.					
З.	For further detail	s, see notes to I	orm PCT/ISA	/220.				
Narr	ne and mailing addres	ss of the ISA:		Date of cor	npletion of	Authorized Officer		
	European	Patent Office		see form	<u>.</u>			
	D-80298 M	lunich		PCT/ISA/21	0	Santos, Paulo		
	Tel. +49 89 Fax: ±49 8	9 2399 - 0 9 2399 - 4465				Telephone No. +49 89 2399-8359		
	<u> </u>			1				

Form PCT/ISA/237 (Cover Sheet) (July 2009)

Box No. I Basis of the opinion

- 1. With regard to the language, this opinion has been established on the basis of:
 - the international application in the language in which it was filed
 - a translation of the international application into , which is the language of a translation furnished for the purposes of international search (Rules 12.3(a) and 23.1 (b)).
- 2. This opinion has been established taking into account the **rectification of an obvious mistake** authorized by or notified to this Authority under Rule 91 (Rule 43bis.1(a))
- 3. With regard to any **nucleotide and/or amino acid sequence** disclosed in the international application, this opinion has been established on the basis of a sequence listing filed or furnished:
 - a. (means)
 - □ on paper
 - in electronic form
 - b. (time)
 - in the international application as filed
 - □ together with the international application in electronic form
 - □ subsequently to this Authority for the purposes of search
- 4. In addition, in the case that more than one version or copy of a sequence listing has been filed or furnished, the required statements that the information in the subsequent or additional copies is identical to that in the application as filed or does not go beyond the application as filed, as appropriate, were furnished.
- 5. Additional comments:

Box No. V Reasoned statement under Rule 43*bis*.1(a)(i) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

1. Statement

Novelty (N)	Yes:	Claims	<u>5, 8, 9, 14, 18, 19, 24, 25, 27</u>
	No:	Claims	<u>1-4, 6, 7, 10-13, 15-17, 20-23, 26</u>
Inventive step (IS)	Yes:	Claims	<u>5, 14, 18</u>
	No:	Claims	<u>1-4, 6-13, 15-17, 19-27</u>
Industrial applicability (IA)	Yes: No:	Claims Claims	<u>1-27</u>

2. Citations and explanations

see separate sheet

Box No. VII Certain defects in the international application

The following defects in the form or contents of the international application have been noted:

see separate sheet

.

Re Item V

Reasoned statement with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

- Reference is made to the following documents: D1 : US 6 646 844 B1 (MATTHEWS LLOYD P [US]) 11 November 2003 (2003-11-11)
 D2 : US 2002/163364 A1 (MAJCHERCZAK SYLVAIN [FR] ET AL) 7 November 2002 (2002-11-07)
- 2 The present application does not meet the criteria of Article 33 (1) PCT, because the subject-matter of claims 1, 10, 20 and 26 is not new in the sense of Article 33(2) PCT.
- 2.1 Document D1 discloses (see figures 1 and 3; references in parenthesis relating to this document) a dual supply voltage device and corresponding method comprising:
 - a core network (Fig. 1: 150) operative at a first supply voltage (V_{DD});
 - a control network (Figs. 1 and 3: CONTROLLER 110) coupled to said core network wherein said control network is configured to transmit a control signal (Fig. 3: ENABLE OVERRIDE), said control network comprising:
 - an up/down detector (Fig. 3: 310) configured to detect a power state of said core network (col. 4, lines 47-60);
 - processing circuitry (Fig. 3: 320) coupled to said up/down detector and configured to generate said control signal based on said power state;
 - one feedback circuit (Fig. 3: 330) coupled to said up/ down detector, said feedback circuit configured to provide a feedback signal to adjust a current capacity of said up/down detector (Fig. 3: transistor 330 and 314 both turned on when V_{DD}/POR is high).

The subject-matter of independent claims 1, 10, 20 and 26 consequently lacks novelty against the disclosure of D1 (Article 33(1)-(2) PCT).

Form PCT/ISA/237 (Separate Sheet) (Sheet 1) (EPO-April 2005)

- 2.2 Document D2 discloses (Figure 2) a dual supply voltage device and corresponding method comprising:
 - a core network (Fig. 6: COEUR) operative at a first supply voltage (Vdd);
 - a control network (Fig. 6: 1; Fig. 2) coupled to said core network wherein said control network is configured to transmit a control signal (Fig. 2: CORE-OFF), said control network comprising:
 - an up/down detector (Fig. 2: E1) configured to detect a power state of said core network (paragraph [0025];
 - processing circuitry (Fig. 2: E3) coupled to said up/down detector and configured to generate said control signal based on said power state (paragraph [0025]);
 - one feedback circuit (Fig. 2: M6) coupled to said up/down detector, said one or more feedback circuits configured to provide feedback signals to adjust a current capacity of said up/down detector (Fig. 2: transistor M6 and M4 both turned on when V_{dd} is low).

The features of claims 1, 10, 20 and 26 are also anticipated by D2.

- 3 Dependent claims 2-4, 6-9, 11-13, 15-17, 19, 21-25, 27 do not contain any features which, in combination with the features of any claim to which they refer, meet the requirements of the PCT in respect of novelty or inventive step (Article 33(2) and (3) PCT), the reasons being as follows:
 - the up/down detectors in both D1 and D2 comprise a first and a second transistor (D1: 312, 314; D2: M4, M5) with the functionality described in claims 2 and 11;
 - D2 shows a first feedback transistor (M6) coupled in parallel with the first transistor (M4), as defined in claims 3, 12 and 16, while D1 shows a second feedback transistor (330) in parallel with the second transistor (314) as described in claims 4, 13 and 17;
 - D1 discloses a comparator and a buffer (Fig. 3: 320) connected to the output of the up/down detector. The additional features of claim 6 are thus also known from D1;

Form PCT/ISA/237 (Separate Sheet) (Sheet 2) (EPO-April 2005)

- an input/output network operative at the higher supply voltage (claim 7) is described in D1 (Fig. 1: Driver 124) and D2 (Fig. 6: 9);
- the feature of claims 8 and 24 is merely one of several straightforward possibilities from which the skilled person would select, in accordance with circumstances, without the exercise of inventive skill, in order to implement an electronic system;
- the invention of claims 9, 19, 25 and 27 consists merely in the use of the circuits described in D1 and D2 in several consumer electronics devices. This use, however, does not involve more than employment of properties of the circuits which are also already known from D1 and D2. Hence, no inventive step is present in the subject-matter of claims 9, 19, 25 and 27;
- the features of claim 15 are implicit functional features of the N- and PMOS transistors comprised in the up/down detectors of D1 and D2;
- the feedback mechanism described in claims 21, 22 and 23 is also realized by the feedback transistors 330 of D1 and M6 of D2.
- 4 The combination of the features of dependent claims 5, 14, 18 are neither known from, nor rendered obvious by, the available prior art.

<u>Re Item VII</u>

Certain defects in the international application

5 The features of the claims are not provided with reference signs placed in parentheses (Rule 6.2(b) PCT).

Form PCT/ISA/237 (Separate Sheet) (Sheet 3) (EPO-April 2005)

Possible steps after receipt of the international search report (ISR) and written opinion of the International Searching Authority (WO-ISA)

General information	For all international applications filed on or after 01/01/2004 the competent ISA will establish an ISR. It is accompanied by the WO-ISA. Unlike the former written opinion of the IPEA (Rule 66.2 PCT), the WO-ISA is not meant to be responded to, but to be taken into consideration for further procedural steps. This document explains about the possibilities.
Amending claims under Art. 19 PCT	Within 2 months after the date of mailing of the ISR and the WO-ISA the applicant may file amended claims under Art. 19 PCT directly with the International Bureau of WIPO. The PCT reform of 2004 did not change this procedure. For further information please see Rule 46 PCT as well as form PCT/ISA/220 and the corresponding Notes to form PCT/ISA/220.
Filing a demand for international preliminary examination	In principle, the WO-ISA will be considered as the written opinion of the IPEA. This should, in many cases, make it unnecessary to file a demand for international preliminary examination. If the applicant nevertheless wishes to file a demand this must be done before expiry of 3 months after the date of mailing of the ISR/WO-ISA or 22 months after priority date, whichever expires later (Rule 54bis PCT). Amendments under Art. 34 PCT can be filed with the IPEA as before, normally at the same time as filing the demand (Rule 66.1 (b) PCT).
	If a demand for international preliminary examination is filed and no comments/amendments have been received the WO-ISA will be transformed by the IPEA into an IPRP (International Preliminary Report on Patentability) which would merely reflect the content of the WO-ISA. The demand can still be withdrawn (Art. 37 PCT).
Filing informal comments	After receipt of the ISR/WO-ISA the applicant may file informal comments on the WO-ISA directly with the International Bureau of WIPO. These will be communicated to the designated Offices together with the IPRP (International Preliminary Report on Patentability) at 30 months from the priority date. Please also refer to the next box.
End of the international phase	At the end of the international phase the International Bureau of WIPO will transform the WO-ISA or, if a demand was filed, the written opinion of the IPEA into the IPRP, which will then be transmitted together with possible informal comments to the designated Offices. The IPRP replaces the former IPER (international preliminary examination report).
Relevant PCT Rules and more information	Rule 43 PCT, Rule 43bis PCT, Rule 44 PCT, Rule 44bis PCT, PCT Newsletter 12/2003, OJ 11/2003, OJ 12/2003

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



- (43) International Publication Date 16 August 2007 (16.08.2007)
- (51) International Patent Classification: Not classified
- (21) International Application Number: PCT/IB2007/050383
 (22) International Filing Date: 5 February 2007 (05.02.2007)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 06101485.8 9 February 2006 (09.02.2006) EP
- (71) Applicant (for all designated States except US): NXP B.V. [NL/NL]; High Tech Campus 60, NL-5656 AG Eindhoven (NL).

(72) Inventors; and

- (75) Inventors/Applicants (for US only): WESTENDORP, Joen [NL/NL]; c/o NXP Semiconductors Austria GmbH, Gutheil-Schoder-Gasse 8-12, A-1102 Vienna (AT).
 HOEFNAGEL, Louw [NL/NL]; c/o NXP Semiconductors Austria GmbH, Gutheil-Schoder-Gasse 8-12, A-1102 Vienna (AT).
- (74) Agents: RÖGGLA, Harald et al.; NXP Semiconductors Austria GmbH, Gutheil-Schoder-Gasse 8-12, A-1102 Vienna (AT).

(10) International Publication Number WO 2007/091211 A2

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

 without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: CIRCUIT ARRANGEMENT AND METHOD FOR DETECTING A POWER DOWN SITUATION OF A VOLTAGE SUPPLY SOURCE



5

10

DESCRIPTION

CIRCUIT ARRANGEMENT AND METHOD FOR DETECTING A POWER DOWN SITUATION OF A VOLTAGE SUPPLY SOURCE

1 -

The present invention relates to the field of electronic circuits for detecting a voltage level of a voltage supply source. In particular, the present invention relates to a circuit arrangement for detecting a power down situation of a voltage level provided by a voltage supply source. Further, the present invention relates to a method for detecting a power down situation of a second voltage level (Vcc) with a circuit arrangement as described above.

In many electronic devices, e.g. in computers and in particular in main boards of computers there are electronic circuits comprising a plurality of different electronic

15 components. Frequently, some components and/or circuit portions are operated at a first supply voltage level wherein other components and/or circuit portions are operated at a second supply voltage level, which is different from the first supply voltage level.

In order to prevent an irreversible damage of such electronic devices there are known
so-called voltage level shifters, which may be used in a modified way such that they can indicate when a power supply voltage passes over into a power down situation.

US 2004/0207450 discloses a voltage level shifter, which comprises a level changer and an output circuit. The level changer has a current block and a first transistor. A high

- 25 voltage power supply higher than the potential of the low voltage power supply or the current block is connected to a source or a drain of the first transistor. The level changer outputs a potential of the high voltage power supply or a reference potential by a potential of an input signal inputted into the first transistor. The output circuit outputs an output signal having amplitude between the reference potential and the potential of the
- 30 high voltage power supply when a signal from an output end of the level changer is inputted thereto. However, the state of the output is not determined if one of the two

5

· •

÷

- 2 -

voltage supplies removed. Therefore, the disclosed circuit is not suitable for detecting a power down situation of one of the supply voltage sources.

There may be a need for a circuit arrangement and a method for detecting a power down situation of a voltage supply source.

This need may be met by a circuit arrangement for detecting a power down situation of a second voltage level as set forth in claim 1. According to a first aspect of the invention the circuit arrangement comprises a first conductor, adapted the be connected to a first

- 10 voltage level, a second conductor, adapted the be connected to a reference voltage level, an input node, adapted the be connected to the second voltage level, and two output nodes, a first output node and a second output node, which are interconnected within the circuit arrangement. The two output nodes are interconnected in such a manner, that (a) when the second voltage level is higher than the reference voltage level, the first output
- 15 node is at the first voltage level and the second output node is at the reference voltage level, and (b) when the second voltage level is equal to the reference voltage level, the first output node is at the reference voltage level and the second output node is at the first voltage level. The circuit arrangement further comprises an inverter section arranged in between the first conductor and the second conductor, wherein the input
- 20 node represents an inverter section input and wherein an inverter section output node is formed representing the inverter section output.

This aspect of the invention is based on the idea that a so-called level shifter circuit may be advantageously used as a power down detection circuit, if the level shifter circuit is

25 modified. The modification includes the replacement of a conventional inverter, which is usually included in a level shifter circuit, with an inverter section arranged in between the first and the second conductor. This may provide the advantage that the power down detection is also working reliable when a voltage source providing the second voltage level is completely down, i.e. when the second voltage level is zero volts.

PCT/IB2007/050383

17

WO 2007/091211

- 3 -

It has to be pointed out that all voltage levels, which are mentioned above and which will be mentioned later in this description might differ slightly from the stated voltage levels due to one or more so-called voltage drops. Such voltage drops may be generated e.g. by pn-transitions in any diode like semiconductor component.

5

10

According to an embodiment of the present invention as set forth in claim 2, the reference voltage level is at ground level. This has the advantage that the circuit arrangement might be used in electronic devices, which do not comprise a third voltage level. In particular if the first and the second supply voltage level are positive with respect to the ground level, there is no need for a negative supply voltage for operating the circuit arrangement for power down detection. This makes the circuit arrangement to be operable very easily such that the described power down detection might be

15 According to a further embodiment of the invention as set forth in claim 3, the second voltage level is lower than the first voltage level. Since many electronic devices require two supply voltage levels, e.g. approximately 3,6 Volt and 1,1 Volt, the described circuit arrangement may be useful for improving the robustness and the life cycle of such devices.

applicable in many different electronic devices.

20

According to a further embodiment of the invention as set forth in claim 4, the circuit arrangement further comprises two first switching elements arranged in series in between the first conductor and the second conductor whereby the first output node is formed in between these two first switching elements and whereby the inverter section

25 output node is connected with one switching element out of these two first switching elements, which switching element is arranged in between the first output node and the second conductor.

Preferably, the two first switching elements are <u>Metal-Oxide-Semiconductor Field</u>
 <u>Effect Transistors (MOSFET)</u> whereby one MOSFET is a so-called p-channel
 MOSFET (pmos device) and the other MOSFET is a so-called n-channel MOSFET

ġ,

- 4 -

(nmos device). Since both MOSFET devices are used in a complementary way the switching elements are also called CMOS switching elements.

CMOS switching elements provide the advantage that only a very small stationary
current flows from the first conductor to the second conductor when at least one
switching element arranged in each branch between the two conductors is closed.
Therefore, electronic devices with a very low power consumption may be built up.

According to a further embodiment of the invention as set forth in claim 5, the circuit arrangement further comprises two second switching elements arranged in series in between the first conductor and the second conductor whereby the second output node is formed in between these two second switching elements. Preferably, also the second switching elements are also so-called CMOS switching elements having the advantage that a only a very low stationary current flows from the first conductor to the second conductor.

According to a further embodiment of the invention as set forth in claim 6, the inverter section comprises two third switching elements arranged in series in between the first conductor and the second conductor whereby the inverter section output node is formed
in between these two third switching elements. This embodiment has the advantage that the inverter may be built up very easy such the production costs of such a power down situation detecting device may be reduced.

Further, apart from the first voltage level the presence of the second voltage level is not needed in order to make the power down detection of the second voltage level working reliably. As has already been mentioned above, preferably CMOS switching elements may be used for the third switching elements having the above described advantage of a low static current.

30 According to a further embodiment of the invention as set forth in claim 7, the circuit arrangement further comprises a fourth switching element. The fourth switching

í,

WO 2007/091211

- 5 -

element is connected in between the first output node and the second conductor in such a manner that the first output node is capable of being at least partially discharged when the second voltage level accomplishes a shift from the voltage level higher than the reference voltage level to the reference voltage level. The fourth switching element,

- 5 which preferably is arranged in parallel to the third switching element, may allow for a faster discharging of the first output node in the event of an abrupt power down situation of the second voltage. This may provide the advantage that the power down detection becomes faster and more reliable.
- 10 In this context it is stated that the discharging may further be speeded up due to a discharge amplification effect provided by a loop formed by the second conductor and the inverter section and in particular by the second conductor and the inverter section output node.
- 15 According to a preferred embodiment of the invention as set forth in claim 8, the circuit arrangement further comprises a current mirror section, wherein a first current mirror node of the current mirror section is connected with the fourth switching element. This may have the advantage that the current mirror provides a stable and reliable control for the fourth switching element.

20

25

In this embodiment of the invention a modified level shifter circuit and a current mirror circuit are combined in an advantageous way. This has the advantage that the circuit arrangement always is in an electronically defined state (i.e. no floating nodes) even when the supply source of the second voltage supply level is completely failed and the second voltage level is at ground level.

According to a further embodiment of the invention as set forth in claim 9, the current mirror section comprises a first branch and a second branch whereby both branches are arranged in between the first conductor and the second conductor. Therefore, the set up of the current mirror section corresponds to the well-known current mirror setup.

;**л**

- 6 -

According to a further embodiment of the invention as set forth in claim 10, two fifth switching elements are arranged in series within the first branch and a second current mirror node is formed in between these two fifth switching elements. Again, preferably CMOS switching elements may be used for the fifth switching elements such that a

5 small stationary current may be generated leading to a low power consumption and, as a consequence, to a low heat development within an electronic device which includes the described circuit arrangement for a reliably power down detection.

According to a further embodiment of the invention as set forth in claim 11, at least two
sixth switching elements are arranged in series within the second branch and the first current mirror node is formed in between these two sixth switching elements.

According to a further embodiment of the invention as set forth in claim 12, four sixth switching elements are arranged within the second branch whereby three sixth

- 15 switching elements out of these four sixth switching elements are arranged in series in between the first conductor and the first current mirror node and one sixth switching element out of these four sixth switching elements is arranged in between the first current mirror node and the second conductor. This may provide the advantage that a middle switching element out of these three sixth switching elements arranged in series
- 20 in between the first conductor and the first current mirror node effectively represents a current limiter. Therefore, the stationary current flowing through the second branch is reduced significantly leading to the above-mentioned beneficial properties of the entire power down detection circuit. Since in the current mirror the stationary current flowing through the first branch has the same reduced amperage the total power dissipated by
- 25 the current mirror may be reduced by a factor of two.

According to a further embodiment of the invention as set forth in claim 13, two sixth switching elements, which both are directly connected to the first current mirror node are controlled by the second voltage level. The connections between the second voltage

30 level and these two switching elements, respectively, may have the advantage that in case of an abrupt voltage drop of the second voltage level down to ground voltage level

BNSDOCID: <WO____2007091211A2_I_>

- 7 -

the voltage level of the first current mirror node will be enhanced and, as a consequence, the fourth switching element will open leading to a discharge current flowing from the first output node to ground. Therefore, the temporal coarse of the voltage level being present at the first output node will follow the temporal coarse of

5 second voltage level more quickly and in a more reliably way. As a consequence, the entire power down detection will be faster and more reliably.

The above-mentioned need may further be met by a method as set forth in claim 14. According to this aspect of the invention there is provided a method for detecting a

10 power down situation of a second voltage level with any of the circuit arrangements, which have been described above. The method comprises the following characteristic steps:

(a) changing the voltage level of the first output node from the first voltage level to the reference voltage level and (b) changing the voltage level of the second output node

15 from the reference voltage level to the first voltage level when the second voltage level accomplishes a shift from a voltage level higher than the reference voltage level to the reference voltage level, and

(a) changing the voltage level of the first output node from the reference voltage level to the first voltage level and (b) changing the voltage level of the second output node from

20 the first voltage level to the reference voltage level when the second voltage level accomplishes a shift from the reference voltage level to a voltage level higher than the reference voltage level. The method advantageously allows for a reliable power down detection with a low power consumption. The low power consumption is related to low static currents within the circuit.

25

According to an embodiment of the invention as set forth in claim 15, the first output node is at least partially discharged, when the second voltage level accomplishes a shift from the voltage level higher than the reference voltage level to the reference voltage level. The discharging is assisted by of a fourth switching element, which is connected in between the first output node and the second conductor.

- 8 -

The fourth switching element, which preferably is arranged in parallel to the third switching element, may allow for a faster discharging of the first output node. Therefore, a power down detection of the second voltage level is much faster and much more reliable because the output signal at the first output node can follow a change of the input signal much faster. Therefore, the power down detection is both faster and more reliable.

It has to be noted that certain embodiments of the invention have been described with reference to circuit arrangements and other embodiments of the invention have been described with reference to methods for detecting a power down situation. However, a person skilled in the art will gather from the above and the following description that, unless other notified, in addition to any combination of features belonging to one category of claims also any combination between features of the method claims and features of the circuit claims is possible and is disclosed with this application.

15

20

25

10

5

.

The aspects defined above and further aspects of the present invention are apparent from the examples of embodiment to be described hereinafter and are explained with reference to the examples of embodiment. The invention will be described in more detail hereinafter with reference to examples of embodiment but to which the invention is not limited.

- Fig. 1 shows an extended level shifter adapted to detect a power down situation of a second supply voltage Vcc.
- Fig. 2 shows a current mirror including a current limiting switching element, which current mirror is adapted to be combined with the extended level shifter shown in Fig. 1 in order to build up an even more reliable circuit for detecting a power down situation.
- Fig. 3 shows a circuit diagram of an improved power down detection circuit arrangement.
- 30 Fig. 4 shows diagrams depicting the temporal behavior of the output shown in Fig. 3 when the voltage level Vcc is varied in a stepwise manner.

BNSDOCID: <WO____2007091211A2_I_>

- 9 -

The illustration in the drawing is schematically. It is noted that in different drawings, similar or identical elements are provided with the same reference signs or with reference signs, which are different from the corresponding reference signs only within

5 the first digit.

Fig. 1 shows a power down detection circuit arrangement 100 according to an embodiment of the invention. The setup of the circuit arrangement 100 is based on a so-called conventional level-shifter. The circuit 100 comprises a first conductor 110, which

is connected to a voltage supply source (not shown) providing a first supply voltage
 Vdd. The circuit 100 further comprises a second conductor 120, which is connected to ground GND.

In between the first conductor 110 and the second conductor 120 there are formed three branches, a left branch 131, a right branch 132 and a middle branch 133. The left branch 131 comprises a pmos switch MP1 and an nmos switch MN1, which are arranged in series with respect to each other. In between these two switches MP1 and MN1 there is formed a first output node A. The right branch 132 comprises a pmos switch MP2 and an nmos switch MN2, which are also arranged in series with respect to each other. In

20 between these two switches MP2 and MN2 there is formed a second output node B.

The source contacts of the two pmos switches MP1 and MP2, respectively, are both connected to the first conductor 110. As can be seen from Fig. 1 the gate contacts and the drain contacts of the two pmos switches MP1 and MP2, respectively, are coupled in

a cross wise manner with each other. Therefore, the gate of MP1 is connected with the second output node B and the gate of MP2 is connected with the first output node A.

The middle branch 133 comprises a pmos switch MP3 and an nmos switch MN3. In between these two switches MP3 and MN3 there is formed a node C. This node C is

30 denoted an inverter section second output node because the two switches MP3 and MN3 effectively form an inverter section, which comprises the gate of MN3 as an input and

- 10 -

the node C as an output. The inverter formed by MP3 and MN3 will be described later on.

The gates of MN3 and MN2 are both connected to an input node I, which itself is connected to a voltage supply source (not shown) providing a second supply voltage Vcc. The gate of MP3 is connected with the first output node A and with the gate of MP2, respectively.

In order to detect the power situation of the voltage supply source providing Vcc, Vcc is applied to the input node I of the circuit 100. As one can be see from the forthcoming description the voltage levels of the first output node A and the second output node B, respectively, indicate the power situation of Vcc. Therefore, in order to understand the power down detection modus of the circuit 100 one has to become clear what happens when Vcc is toggled.

15

5

2

At this point the typical behavior of pmos and nmos switches in digital electronics is briefly recapitulated in a simplified manner: A pmos switch is open when a low voltage state is applied to its gate and the pmos switch is closed when a high voltage state is applied to its gate. Accordingly, an nmos switch is closed when a low voltage state is

applied to the gate of the nmos device and the nmos switch is open when a high voltage

20

state is applied to its gate.

If the voltage source supplying Vcc is working, i.e. the voltage level Vcc is well above ground, the two nmos switches MN2 and MN3 will be in the opened state. Therefore,

- 25 the second output node B and the inverter section output node C will be pulled low to ground level GND. The low state of node C will cause a charging of the first output node A until this node A is at a voltage level of Vdd. The cross coupled configuration of the pmos switches MP1 and MP2 ensures that the voltage level of the second output node B is always the inverted voltage level of the voltage level of the first output node
- 30 A. Therefore, when Vcc is well above ground GND the voltage level of the second output node B is low. This approves the low state of node B, which already has been

PCT/IB2007/050383

. 2

defined as low because of the open state of MN2. Therefore, the depicted cross coupling of MP1 and MP2 makes the output states to defined more decided.

If the voltage source supplying Vcc has a failure, i.e. the voltage level Vcc drops to a
voltage level corresponding to ground GND, the nmos switches MN2 and MN3 will
shut off allowing node B and node C to rise to Vdd. This will cause the nmos device
MN1 to open which in turn causes the first output node A to drop to zero volts such that
node A is at ground level GND.

10 In the circuit arrangement 100 the pmos device MP3 and the nmos device MN3 represent an inverter. Thereby, node I is the inverter input and node C is the inverter output.

If Vcc is well above ground level GND, MN2 will be open such that node B is at a low voltage state. This causes the pmos device MP1 to be open such that node A will be at Vdd. Further, Node A is connected to the gate of the pmos switch MP3. Therefore, MP3 will be closed. Furthermore, MN3 is open because Vcc is well above ground level GND. As a consequence of a closed MP3 and an open MN3 the voltage level at node C is low.

20

On the other hand, if Vcc is at ground level GND, MN2 will be closed such that node B is at a high voltage state. This causes the pmos device MP1 to be closed such that node A will be at ground level GND. Node A is connected to the gate of the pmos switch MP3. Therefore, MP3 will be opened. Further, MN3 is closed because Vcc is at ground

25 level GND. As a consequence of an open MP3 and a closed MN3 the voltage level at node C is high.

As can be seen from the above given description of the switching states of the pmos and the nmos devices included in the circuit 100, in each of the branches 131, 132 and 133

30 there is always at least one closed switch. This rule applies independent of the power situation of the voltage supply source providing Vcc. As a consequence, the circuit 100

BNSDOCID: <WO____2007091211A2_I_>

3

- 12 -

allows only very small static currents flowing from the first conductor 110 to the second conductor 120. This has the advantage that the overall power consumption of the power down detecting circuit is very low. Therefore the circuit 100 can be implemented in a variety of different applications such that the corresponding electronic devices become

5 more reliable and less error-prone because a failure of a voltage supply source providing Vcc can be detected reliably.

Fig. 2 shows a circuit 202 representing a modified current mirror section. As will be seen in the forthcoming description of a further improved power down detection circuit

10 304 depicted in Fig. 3 the current mirror section 202 will be useful in order to build up such an improved circuit 304.

The current mirror section 202 comprises a first conductor 210, which is connected to a voltage supply source (not shown) providing a first supply voltage Vdd. The circuit 202 further comprises a second conductor 220, which is connected to ground GND.

In between the first conductor 210 and the second conductor 220 there are formed two branches, a first branch 250 and a second branch 260. The first branch 250 comprises a pmos switch MP5 and an nmos switch MN5, which are arranged in series with respect
to each other. In between these two switches MP5 and MN5 there is formed a second current mirror node D. The second branch 260 comprises three pmos switches MP61, MP62 and MP63 and one nmos switch MN6. The devices MP61, MP62, MP63 and MN6 are arranged in series. In between the two switches MP63 and MN6 there is formed a first current mirror node E.

25

15

The gate of MP62 is connected with node D. The gate of MN5 is connected with node E. The gate of MP63 and the gate of MN6 are both connected to Vcc.

As can be seen from Fig. 2, the source of MP5 and the source of MP61 are both

30 connected to Vdd. Further, the gate of MP5, the gate of MP61 and the drain of MP61 are connected with each other. Therefore, the top portion of the current mirror section

202 including the two pmos devices represents a simple current mirror, which is well known by common textbooks teaching the art of electronics. Since with MOSFET devices the currents flowing through the gates of the switches MP5, MN5, MP61, MP62, MP63 and MN6 are negligible, the current mirror ensures that the current

5 flowing through the first branch 250 has exactly the same amperage as the current flowing through the second branch 260. Thereby, the current flowing through the second branch 260 serves as a reference current.

However, the circuit 202 does not only represent a current mirror. The circuit also
represents an inverter. Thereby, Vcc, which is supplied to the gates of MP63 and MN6, is the input and node E is the output. If Vcc is well above ground level GND, MN6 will be open and MP63 will be closed. Therefore, node E is at ground level GND. If Vcc is at ground level GND, MN6 will be closed and MP63 will be opened. In that case, the node E will be at a high voltage level.

15

In order to guarantee a small static current flowing through both branches 250 and 260, a current limiting is provided. The current limiting can be understood from the following description, where it is assumed that Vdd is equal to approximately 3,6 Volt and Vcc is equal to approximately 1,1 Volt.

20

25

If Vcc is present at the gate of MN6, this nmos switch MN6 is open causing node E to be at ground level GND. This causes MN5 to be closed. Therefore, no current will flow through any of the two branches 250 and 260, because there is no voltage difference between node E and ground GND. This means that apart from voltage drops caused by the semiconductor devices MP61 and MP62 a node X, which is located between MP62

and MP63, is almost at a voltage level of 3,6 Volts.

However, MP63 will open at least partially because Vcc is too small to completely close MP63. This causes a current to flow through the second branch 260 to ground GND

30 (MN6 is still open). This current is mirrored to the first branch 250. Since E is still at GND also MN5 is closed. This leads to a charging of node D such that the voltage level

5

ł

PCT/IB2007/050383

- 14 -

at node D will rise. This voltage level increase at node D will cause MP62 to close at least partially such that the current flowing through branch 260 will be reduced. After a static current situation has been established the pmos switch MP62 represents a current limiter. As a consequence, the static currents flowing through both branches 250 and 260 are reduced significantly.

Fig. 3 shows an improved power down detection circuit arrangement 304, which comprises a power down detection circuit arrangement 100 as depicted in Fig. 1 and a current mirror section 202 as depicted in Fig. 2. Although depicted as separate

10 conductors, the circuit 304 comprises a common first conductor 310 providing a first supply voltage Vdd for both circuits 202 and 100. Further, the circuit 304 comprises a second conductor 320 providing a common ground GND.

It has to be noted that the denotation of the various MOSFET devices and the various nodes correspond to the denotation of the MOSFET devices and the nodes shown in Figs. 1 and 2, respectively.

The circuit arrangement 304 further comprises a common node I for applying the second supply voltage Vcc to the gates of MP63, MN6, MN3 and MN2, respectively.
Since a power down detection of the second supply voltage Vcc is carried out by the circuit arrangement 304, the separately depicted nodes I represent a common input to the power down detection circuit 304.

The improved power down detection circuit 304 further comprises an nmos switching device MN4, which is arranged in between the two circuits 202 and 100. Thereby, the drain contact of MN4 is connected to the first output node A known from Fig. 1, the gate of MN4 is connected to the first current mirror node E known from Fig. 2 and the source of MN4 is connected to ground GND. The influence of the nmos switch MN4 will be described later on.

PCT/IB2007/050383

ð

٤

WO 2007/091211

- 15 -

For detecting the power situation of Vcc the circuit comprises an output OUT, which is connected to the gate of MP2, to the gate of MP3, to the first output node A and to the drain of MN4. As has already been elucidated in the description of the circuit 100 (shown in Fig. 1), if the second supply voltage is well above GND, the voltage level at

5 node A and at the output OUT will be Vdd, respectively. By contrast thereto, if Vcc is at ground level GND, the node A and the output OUT will be at GND level, respectively.

In this paragraph the influence of the switching device MN4 will be explained: When
Vcc accomplishes an abrupt shift from a voltage level significant higher than ground
level GND (e.g. Vcc = 1,1 V) down to ground level GND, both nmos switches MN3
and MN2 will be closed. Therefore, neither node B nor node C can be discharged.
However, as has already been elucidated in the description of the circuit 202 (shown in
Fig. 2), if Vcc drops down to ground level GND, MN6 will be closed and MP63 will be

- 15 opened. In that case, the node E will be at a high voltage level. Therefore, the nmos device NM4 will open such that the first output node A and also the output OUT will be discharged such that the corresponding voltage level decreases. In addition to this, if the voltage at node A falls below the switching voltage of the inverter formed by MP3 and MN4 such that the pmos switch MP3 opens, node C will be charged up to Vdd. This
- 20

will cause MN1 to pass over in an open state such that the discharging of the first output node A is accelerated.

Therefore, the nmos device MN4 driven by node E of the current mirror section 202 and arranged parallel to the nmos switch MN1 of the circuit 100, allows for a faster

- 25 discharging of the first output node A in the event of an abrupt power down situation of Vcc. This has the advantage that the power down detection of the improved power down detection circuit 304 is even faster and more reliable compared to the power down detection circuit 100.
- 30 The improved power down detection circuit 304 has the advantage that independent of the presence of Vcc in each of the five branches 331, 332, 333, 350 and 360 there is

5

.

- 16 -

always at least one switching device closed. Therefore, the static current flowing from the first conductor 310 to the second conductor is very low. This behavior has been verified with <u>Direct Current (DC)</u> simulations. The simulations apply for MOSFET devices, which have been produced be means of a so-called 350 nm diffusion process wherein gates with a length of 350 nm are formed. The results of these simulations,

which have been carried out for different combinations of Vdd and Vdd, are shown in Table 1.

Vdd [V]	0			1.1			3.6		
Vcc [V]	0	1.1	3.6	0	1.1	3.6	0	1.1	3.6
I (Vdd) [nA]	0	0	0	2.1	1.0	3.6	8.9	1.0	3.6
l(Vcc)[nA]	0	0	0	0	0	0	0	0	0

10 Table 1: DC simulation of the improved power down detection circuit 304 as a function of different supply voltages Vdd and Vcc.

Thereby, I (Vdd) represents the current drawn from Vdd given in 10^{-9} ampere (nA). I (Vcc) represents the current drawn from Vcc also given in nA. One can see, that in any

- 15 case I (Vcc) is below 1 nA. It has been found out that I (Vcc) is in the range of 10⁻¹⁵ ampere (fA). The reason for this low static current I (Vcc) is that the second supply voltage Vcc is connected only to gates of nmos and pmos devices, which are electrically isolated from the source and the drain contacts of these devices, respectively.
- Fig. 4 shows the results of transient simulations of the behavior of the output OUT when the input signal Vcc is ramped up and down. Different voltage levels are plotted versus the time. The scale unit of the voltage-axis is Volt (V). The scale unit of the time-axis is 10⁻⁶ seconds (µs). Two different situations are depicted: The dashed line shows the behavior of the output OUT for a first supply voltage level Vdd equal 3,6 V
- and abrupt changes of Vcc between 0 V and 1,1 V. The full line shows the OUT signal for Vdd equal 1,1 V and abrupt changes of Vcc between 0 V and 3,1 V.

As one can see from the depicted transients, if the Vcc is ramped up, the output OUT is also ramped up. If Vcc is removed, the output OUT goes also to a low voltage level

PCT/IB2007/050383

5

Ē

 \circ

WO 2007/091211

- 17 -

state. The voltage level of the output OUT never exceeds the voltage level of the first supply voltage Vdd. This holds even when the Vcc is ramped up to a voltage level higher than Vdd (see dashed lines).

5 It has to be pointed out that the improved power down detection circuit 304 is able to put all outputs, in particular the output OUT into an high-impedance mode if the second supply voltage level Vcc passes over to ground level GND.

The improved power down detection circuit 304 can be used generally in any electronic
device with two supply voltage sources providing different supply voltages Vdd and
Vcc wherein some action is needed depending on the presence of these supply voltages.

It should be noted that the invention is not limited to the exemplary examples shown in the figures. In particular, it is clear for a person skilled in the art that the invention may

- 15 be realized also with other switching devices like ordinary transistors or other types of Field Effect Transistors (FET), e.g. Junction FET. It is also clear that the invention can also be realized when, in the circuits 100, 202 and 304 shown in Fig. 1, Fig. 2 and Fig. 3, respectively, a pmos device is replaced by an nmos devise and vice versa.
- 20 It should be further noted that the term "comprising" does not exclude other elements or steps and the "a" or "an" does not exclude a plurality. Also elements described in association with different embodiments may be combined. It should also be noted that reference signs in the claims should not be construed as limiting the scope of the claims.

25

BNSDOCID: <WO____2007091211A2_I_>

5

10

15

20

.

ė.

PCT/IB2007/050383

- 18 -

LIST OF REFERENCE SIGNS:

- 100 power down detection circuit arrangement
- 110 first conductor
- 120 second conductor
 - 131 left branch
 - right branch
 - 133 middle branch
 - Vdd first supply voltage
- Vcc second supply voltage
 - GND Ground
 - I input node
 - A first output node
 - B second output node
 - C inverter section output node
 - MP1 pmos switch
 - MN1 nmos switch
 - MP2 pmos switch
 - MN2 nmos switch
 - MP3 pmos switch
 - MN3 nmos switch

	202	current mirror section
25	210	first conductor
	220	second conductor
	250	first branch
	260	second branch
	Vdd	first supply voltage
30	Vcc	second supply voltage
	GND	Ground

BNSDOCID: <WO____2007091211A2_1_>

PCT/IB2007/050383

ి

í

- E first current mirror node
- D second current mirror node
- X node
- MP5 pmos switch
- MN5 nmos switch
- MP61 pmos switch
- MP62 pmos switch
- MP63 pmos switch
- MN6 nmos switch

10

15

20

5

- 304 improved power down detection circuit arrangement
- 310 first conductor
- 320 second conductor
- 331 left branch of circuit 100
- right branch of circuit 100
- 333 middle branch of circuit 100
- 350 first branch
- 360 second branch
- Vdd first supply voltage
- Vcc second supply voltage
 - GND Ground
 - 1 input node
 - A first output node
 - OUT output
- 25 B second output node
 - C inverter section output node
 - E first current mirror node
 - D second current mirror node
 - MP1 pmos switch

MN1 nmos switch

MP2 pmos switch

- 20 -

7

Ŀ		

4

MN2 n-CMOS switch

MP3 pmos swit	tch
---------------	-----

MN3 nmos switch

MN4 nmos switch

MP5 pmos switch

MN5 nmos switch

MN6

MP61 pmos switch

MP62 pmos switch

MP63 pmos switch

nmos switch

10

5

BNSDOCID: <WO____2007091211A2_I_>

۲

ŗ

CLAIMS:

- 5 1. Circuit arrangement for detecting a power down situation of a second voltage level (Vcc), the circuit arrangement comprising
 - a first conductor (110), adapted the be connected to a first voltage level (Vdd),
 - a second conductor (120), adapted the be connected to a reference voltage level (GND),
- 10

an input node (I), adapted the be connected to the second voltage level (Vcc),

a first output node (A) and a second output node (B), which are interconnected within the circuit arrangement in such a manner, that

- when the second voltage level (Vcc) is higher than the reference voltage level (GND), the first output node (A) is at the first voltage level (Vdd) and

the second output node (B) is at the reference voltage level (GND), and
when the second voltage level (Vcc) is equal to the reference voltage level (GND),
the first output node (A) is at the reference voltage level (GND) and
the second output node (B) is at the first voltage level (Vdd), and

an inverter section arranged in between the first conductor (110) and the second

20 conductor (120),

wherein the input node (I) represents an inverter section input and wherein an inverter section output node (C) is formed representing the inverter section output.

25 2. Circuit arrangement according to claim 1, wherein the reference voltage level is at ground level (GND).

3. Circuit arrangement according to claim 1, wherein the second voltage level (Vcc) is lower than the first voltage level (Vdd)

- 22. -

4. Circuit arrangement according to claim 1, further comprising

two first switching elements (MP1, MN1) arranged in series in between the first conductor (110) and the second conductor (120)

whereby the first output node (A) is formed in between these two first switching

5 elements (MP1, MN1) and

whereby the inverter section output node (C) is connected with one switching element (MN1) out of these two first switching elements (MP1, MN1), which switching element (MN1) is arranged in between the first output node (A) and the second conductor (120).

 5. Circuit arrangement according to claim 1, further comprising two second switching elements (MP2, MN2) arranged in series in between the first conductor (110) and the second conductor (120) whereby the second output node (B) is formed in between these two second switching elements (MP2, MN2).

15

 6. Circuit arrangement according to claim 1, wherein the inverter section comprises two third switching elements (MP3, MN3) arranged in series in between the first conductor (110) and the second conductor (120) whereby
 the inverter section output node (C) is formed in between these two third switching

20 elements (MP3, MN3).

7. Circuit arrangement according to claim 1, further comprisinga fourth switching element (MN4), which is connected in between the firstoutput node (A) and the second conductor (320) in such a manner that

25 the first output node (A) is capable of being at least partially discharged when the second voltage level (Vcc) accomplishes a shift from the voltage level higher than the reference voltage level (GND) to the reference voltage level (GND).

8. Circuit arrangement according to claim 7, further comprising

30 a current mirror section (300), wherein a first current mirror node (E) of the current mirror section (300) is connected with the fourth switching element (MN4).

9

- 23 -

9. Circuit arrangement according to claim 8, wherein

the current mirror section (200) comprises a first branch (250) and a second branch (260) whereby both branches (250, 260) are arranged in between the first

5 conductor (210) and the second conductor (220).

10. Circuit arrangement according to claim 9, wherein

two fifth switching elements (MP5, MN5) are arranged in series within the first branch (250) and

10

a second current mirror node (D) is formed in between these two fifth switching elements (MP5, MN5).

11. Circuit arrangement according to claim 9, wherein

at least two sixth switching elements (MP61, MN6) are arranged in series within

15 the second branch (260) and

the first current mirror node (E) is formed in between these two sixth switching elements (MP61, MN6).

12. Circuit arrangement according to claim 11, wherein

20

four sixth switching elements (MP61, MP62, MP63, MN6) are arranged within the second branch (260) whereby

three sixth switching elements (MP61, MP62, MP63) out of these four sixth switching elements (MP61, MP62, MP63, MN6) are arranged in series in between the first conductor (210) and the first current mirror node (E) and

25 one sixth switching element (MN6) out of these four sixth switching elements (MP61, MP62, MP63, MN6) is arranged in between the first current mirror node (E) and the second conductor (210).

13. Circuit arrangement according to claim 12, wherein

two sixth switching elements (MP63, MN6) which both are directly connected to the first current mirror node (E) are controlled by the second voltage level (Vcc).

- 24 -

14. Method for detecting a power down situation of a second voltage level (Vcc) with a circuit arrangement according to any one of the claims 1 to 13, the method comprising the steps of

5

۰

-1

when the second voltage level (Vcc) accomplishes a shift from a voltage level higher than the reference voltage level to the reference voltage level - changing the voltage level of the first output node (A) from the first voltage level (Vdd) to the reference voltage level (GND) and

- changing the voltage level of the second output node (B) from the reference voltage

10 level (GND) to the first voltage level (Vdd) and

when the second voltage level (Vcc) accomplishes a shift from the reference voltage level to a voltage level higher than the reference voltage level - changing the voltage level of the first output node (A) from the reference voltage level (GND) to the first voltage level (Vdd) and

- changing the voltage level of the second output node (B) from the first voltage level (Vdd) to the reference voltage level (GND).

15. Method according to claim 14, wherein

when the second voltage level (Vcc) accomplishes a shift from the voltage level

20 higher than the reference voltage level (GND) to the reference voltage level (GND) the first output node (A) is at least partially discharged by means of a fourth switching element (MN4), which is connected in between the first output node (A) and the second conductor (320).

PCT/IB2007/050383

6

ŝ

1/3





BNSDOCID: <WO____2007091211A2_I_>



3

۰.

PCT/IB2007/050383



(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



- (43) International Publication Date 16 August 2007 (16.08.2007)
- (51) International Patent Classification: *G01R 19/165* (2006.01) *G01R 31/30* (2006.01)
- (21) International Application Number: PCT/IB2007/050383
- (22) International Filing Date: 5 February 2007 (05.02.2007)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 06101485.8 9 February 2006 (09.02.2006) EP
- (71) Applicant (for all designated States except US): NXP B.V. [NL/NL]; High Tech Campus 60, NL-5656 AG Eindhoven (NL).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): WESTENDORP, Joen [NL/NL]; c/o NXP Semiconductors Austria GmbH, Gutheil-Schoder-Gasse 8-12, A-1102 Vienna (AT).
 HOEFNAGEL, Louw [NL/NL]; c/o NXP Semiconductors Austria GmbH, Gutheil-Schoder-Gasse 8-12, A-1102 Vienna (AT).
- (74) Agents: RÖGGLA, Harald et al.; NXP Semiconductors Austria GmbH, Gutheil-Schoder-Gasse 8-12, A-1102 Vienna (AT).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,

(10) International Publication Number WO 2007/091211 A3

AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments
- (88) Date of publication of the international search report: 3 January 2008

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: CIRCUIT ARRANGEMENT AND METHOD FOR DETECTING A POWER DOWN SITUATION OF A VOLTAGE SUPPLY SOURCE



(57) Abstract: Circuit arrangement for detecting a power down situation of a second voltage comprising a first conductor, adapted the be connected to a first voltage, a second conductor, adapted the be connected to a first voltage, a second conductor, adapted the be connected to the second voltage, and two output nodes, a first output node and a second output node. The output nodes are interconnected in such a manner, that (a) when the second voltage level, and (b) when the second voltage is equal to the reference voltage, the first output node is at the reference voltage level, and (b) when the second voltage is equal to the circuit arrangement further comprises an inverter section and the second output node is formed representing the inverter section output.
INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER INV. G01R19/165 G01R31/30

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) G01R

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. Category* Х US 4 532 436 A (BISMARCK OTTO H [US]) 1 - 3.1430 July 1985 (1985-07-30) abstract column 2, line 59 - column 6, line 49; figure 2 Α 4 - 13, 15X US 2004/140842 A1 (LEE YUN-WOO [KR] ET AL) 1 - 3, 1422 July 2004 (2004-07-22) abstract page 2, paragraph 19 - paragraph 26; figure 2 А 4-13,15 -/--X X Further documents are listed in the continuation of Box C. See patent family annex. Special categories of cited documents : 'T' later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the investigation. "A" document defining the general state of the art which is not considered to be of particular relevance invention "E" earlier document but published on or after the international *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone filing date document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) **•**Ľ• "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such docu-ments, such combination being obvious to a person skilled in the art. O' document referring to an oral disclosure, use, exhibition or other means document published prior to the international filing date but later than the priority date claimed *&* document member of the same patent family Date of the actual completion of the international search Date of mailing of the international search report 23 October 2007 31/10/2007 Name and mailing address of the ISA/ Authorized officer European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Fax: (+31–70) 340–3016 BERGADO COLINA, J

Form PCT/ISA/210 (second sheet) (April 2005)

INTERNATIONAL SEARCH REPORT

Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
US 2005/237099 A1 (TACHIBANA SUGURU [JP] ET AL) 27 October 2005 (2005-10-27) abstract page 4, paragraph 39 page 12, paragraph 144 - page 14, paragraph 163; figures 12,13	1–15
US 2004/207450 A1 (ANDO KAZUMASA [JP]) 21 October 2004 (2004-10-21) cited in the application abstract page 3, paragraph 43 - page 4, paragraph 65; figures 3-5B	1–15
US 5 781 026 A (CHOW HWANG-CHERNG [TW]) 14 July 1998 (1998-07-14) abstract column 11, line 10 - column 15, line 55; figure 5	1–15
US 2005/024088 A1 (LEE JONG-HWA [KR]) 3 February 2005 (2005-02-03) abstract page 5, paragraph 56 - page 6, paragraph 71; figure 3	1–15
US 5 576 637 A (AKAOGI TAKAO [JP] ET AL) 19 November 1996 (1996-11-19) column 32, line 29 - column 34, line 18; figures 48,50,51	1–15
US 2002/033703 A1 (YU KOU-HWA [TW] ET AL) 21 March 2002 (2002-03-21) page 2, paragraph 21 - paragraph 23; figure 5	1–15
US 6 243 314 B1 (SEOL WOOK [KR]) 5 June 2001 (2001-06-05) abstract column 3, line 19 - column 5, line 11; figures 3,4	1–15
	Citation of document, with indication, where appropriate, of the relevant passages US 2005/237099 A1 (TACHIBANA SUGURU [JP] ET AL) 27 October 2005 (2005-10-27) abstract page 4, paragraph 39 page 12, paragraph 144 - page 14, paragraph 163; figures 12,13 US 2004/207450 A1 (ANDO KAZUMASA [JP]) 21 October 2004 (2004-10-21) cited in the application abstract page 3, paragraph 43 - page 4, paragraph 65; figures 3-58 US 5 781 026 A (CHOW HWANG-CHERNG [TW]) 14 July 1998 (1998-07-14) abstract column 11, line 10 - column 15, line 55; figure 5 US 2005/024088 A1 (LEE JONG-HWA [KR]) 3 February 2005 (2005-02-03) abstract page 5, paragraph 56 - page 6, paragraph 71; figure 3 US 5 576 637 A (AKAOGI TAKAO [JP] ET AL) 19 November 1996 (1996-11-19) column 32, line 29 - column 34, line 18; figures 48,50,51 US 2002/033703 A1 (YU KOU-HWA [TW] ET AL) 21 March 2002 (2002-03-21) page 2, paragraph 21 - paragraph 23; figure 5 US 6 243 314 B1 (SEOL WOOK [KR]) 5 June 2001 (2001-06-05) abstract column 3, line 19 - column 5, line 11; figures 3,4

Form PCT/ISA/210 (continuation of second sheet) (April 2005)

1

.

ы

INTERNATIONAL SEARCH REPORT						International application No PCT/IB2007/050383		
Pa cited	tent document in search report		Publication date		Patent family member(s)		Publication date	
US	4532436	A	30-07-1985	NON	E			
US	2004140842	A1	22-07-2004	JP KR	2004222272 20040065013	2 A 3 A	05-08-2004 21-07-2004	
US	2005237099	A1	27–10–2005	JP US	2005311712 2007115042	2 A L A1	04-11-2005 24-05-2007	
US	2004207450	A1	21-10-2004	JP	2004260242	2 A	16-09-2004	
US	5781026	A	14-07-1998	NON	EE			
US	2005024088	A1	03-02-2005	KR NL NL	20050015062 1026724 1026724	2 A 4 C2 4 A1	21-02-2005 13-09-2005 02-02-2005	
US	5576637	A	19-11-1996	US US US US	577096 560867 559241 564012	3 A 0 A 9 A 3 A	23-06-1998 04-03-1997 07-01-1997 17-06-1997	
บร	2002033703	A1	21-03-2002	TW	48324	5 B	11-04-2002	
US	6243314	B1	05-06-2001	JP KR	200013297 2000002736	7 A 5 A	12-05-2000 15-05-2000	
					، همه هما کار کار کار منه می خود خده ده.			

Form PCT/ISA/210 (patent family annex) (April 2005)

Electronic Acknowledgement Receipt				
EFS ID:	8376047			
Application Number:	12365559			
International Application Number:				
Confirmation Number:	6210			
Title of Invention:	Multiple Supply-Voltage Power-Up/Down Detectors			
First Named Inventor/Applicant Name:	Chang Ki Kwon			
Customer Number:	23696			
Filer:	Nicholas John Pauley/Joann Vachon			
Filer Authorized By:	Nicholas John Pauley			
Attorney Docket Number:	072302			
Receipt Date:	08-SEP-2010			
Filing Date:	04-FEB-2009			
Time Stamp:	16:05:39			
Application Type:	Utility under 35 USC 111(a)			

Payment information:

Submitted wit	Submitted with Payment no						
File Listing:							
Document Number	Document Description		File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)	
1	Transmittal Letter	(072302_IDS_09-08-10.pdf	31772 d7fa32a77f745edc285d03f917ef70f562515 638	no	4	
Warnings:							
Information:							

2 NPL Documents (NPL Documents	072302_PCT_ISR_08-05-10.pdf	152716	no	4	
		177eac60284b1724b8f78c73e02397230c2 3a474				
Warnings:						
Information:						
3	NPL Documents	072302_PCT_WOPN_08-05-10. pdf	699690	no	14	
			c7fbda3067215f6e8484ec16e4b18f7cd463 b576			
Warnings:						
Information:						
			1376330		22	
4	Foreign Reference	WO2007091211.pdf	ed57a8af19a15efc123c85a745e3548867b2 7b4f	no	32	
Warnings:						
The page size i Image File Wra	n the PDF is too large. The pages should be pper and may affect subsequent processing	8.5 x 11 or A4. If this PDF is submi g	tted, the pages will be re	sized upon er	ntry into the	
Information:						
		Total Files Size (in bytes)	: 22	260508		
This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503. <u>New Applications Under 35 U.S.C. 111</u> If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.						
This Acknow characterized Post Card, as <u>New Applica</u> If a new appl 1.53(b)-(d) an Acknowledg	ledgement Receipt evidences receip d by the applicant, and including pag described in MPEP 503. tions Under 35 U.S.C. 111 ication is being filed and the applica nd MPEP 506), a Filing Receipt (37 CF ement Receipt will establish the filin	t on the noted date by the U ge counts, where applicable. tion includes the necessary c R 1.54) will be issued in due g date of the application.	SPTO of the indicated It serves as evidence components for a filin course and the date s	d document e of receipt s ng date (see shown on th	s, similar to a 37 CFR iis	

UNITED SE	ates Patent and Tradem	ARK OFFICE UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS PO. Box 1450 Adexandria, Yrgmia 22313-1450 www.uspt.gov			
APPLICATION NUMBER	FILING OR 371(C) DATE	FIRST NAMED APPLICANT	ATTY. DOCKET NO./TITLE		
12/365,559	02/04/2009	Chang Ki Kwon	072302		
		-	CONFIRMATION NO. 6210		
23696 QUALCOMM INCORPOR	ATED	PUBLICA	TION NOTICE		

QUALCOMM INCORPORATED 5775 MOREHOUSE DR. SAN DIEGO, CA 92121 Title:Multiple Supply-Voltage Power-Up/Down Detectors

Publication No.US-2010-0194200-A1 Publication Date:08/05/2010

NOTICE OF PUBLICATION OF APPLICATION

The above-identified application will be electronically published as a patent application publication pursuant to 37 CFR 1.211, et seq. The patent application publication number and publication date are set forth above.

The publication may be accessed through the USPTO's publically available Searchable Databases via the Internet at www.uspto.gov. The direct link to access the publication is currently http://www.uspto.gov/patft/.

The publication process established by the Office does not provide for mailing a copy of the publication to applicant. A copy of the publication may be obtained from the Office upon payment of the appropriate fee set forth in 37 CFR 1.19(a)(1). Orders for copies of patent application publications are handled by the USPTO's Office of Public Records. The Office of Public Records can be reached by telephone at (703) 308-9726 or (800) 972-6382, by facsimile at (703) 305-8759, by mail addressed to the United States Patent and Trademark Office, Office of Public Records, Alexandria, VA 22313-1450 or via the Internet.

In addition, information on the status of the application, including the mailing date of Office actions and the dates of receipt of correspondence filed in the Office, may also be accessed via the Internet through the Patent Electronic Business Center at www.uspto.gov using the public side of the Patent Application Information and Retrieval (PAIR) system. The direct link to access this status information is currently http://pair.uspto.gov/. Prior to publication, such status information is confidential and may only be obtained by applicant using the private side of PAIR.

Further assistance in electronically accessing the publication, or about PAIR, is available by calling the Patent Electronic Business Center at 1-866-217-9197.

Office of Data Managment, Application Assistance Unit (571) 272-4000, or (571) 272-4200, or 1-888-786-0101

page 1 of 1



Receipt is acknowledged of this non-provisional patent application. The application will be taken up for examination in due course. Applicant will be notified as to the results of the examination. Any correspondence concerning the application must include the following identification information: the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please submit a written request for a Filing Receipt Correction. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections

Applicant(s)

Chang Ki Kwon, San Diego, CA; Vivek Mohan, San Diego, CA; Assignment For Published Patent Application QUALCOMM INCORPORATED, San Diego, CA

Power of Attorney: The patent practitioners associated with Customer Number 23696

Domestic Priority data as claimed by applicant

Foreign Applications

If Required, Foreign Filing License Granted: 02/12/2009

The country code and number of your priority application, to be used for filing abroad under the Paris Convention, is **US 12/365,559**

Projected Publication Date: 08/05/2010

Non-Publication Request: No

Early Publication Request: No

page 1 of 3

Title

Multiple Supply-Voltage Power-Up/Down Detectors

Preliminary Class

713

PROTECTING YOUR INVENTION OUTSIDE THE UNITED STATES

Since the rights granted by a U.S. patent extend only throughout the territory of the United States and have no effect in a foreign country, an inventor who wishes patent protection in another country must apply for a patent in a specific country or in regional patent offices. Applicants may wish to consider the filing of an international application under the Patent Cooperation Treaty (PCT). An international (PCT) application generally has the same effect as a regular national patent application in each PCT-member country. The PCT process **simplifies** the filing of patent applications on the same invention in member countries, but **does not result** in a grant of "an international patent" and does not eliminate the need of applicants to file additional documents and fees in countries where patent protection is desired.

Almost every country has its own patent law, and a person desiring a patent in a particular country must make an application for patent in that country in accordance with its particular laws. Since the laws of many countries differ in various respects from the patent law of the United States, applicants are advised to seek guidance from specific foreign countries to ensure that patent rights are not lost prematurely.

Applicants also are advised that in the case of inventions made in the United States, the Director of the USPTO must issue a license before applicants can apply for a patent in a foreign country. The filing of a U.S. patent application serves as a request for a foreign filing license. The application's filing receipt contains further information and guidance as to the status of applicant's license for foreign filing.

Applicants may wish to consult the USPTO booklet, "General Information Concerning Patents" (specifically, the section entitled "Treaties and Foreign Patents") for more information on timeframes and deadlines for filing foreign patent applications. The guide is available either by contacting the USPTO Contact Center at 800-786-9199, or it can be viewed on the USPTO website at http://www.uspto.gov/web/offices/pac/doc/general/index.html.

For information on preventing theft of your intellectual property (patents, trademarks and copyrights), you may wish to consult the U.S. Government website, http://www.stopfakes.gov. Part of a Department of Commerce initiative, this website includes self-help "toolkits" giving innovators guidance on how to protect intellectual property in specific countries such as China, Korea and Mexico. For questions regarding patent enforcement issues, applicants may call the U.S. Government hotline at 1-866-999-HALT (1-866-999-4158).

LICENSE FOR FOREIGN FILING UNDER

Title 35, United States Code, Section 184

Title 37, Code of Federal Regulations, 5.11 & 5.15

GRANTED

The applicant has been granted a license under 35 U.S.C. 184, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" followed by a date appears on this form. Such licenses are issued in all applications where the conditions for issuance of a license have been met, regardless of whether or not a license may be required as

page 2 of 3

set forth in 37 CFR 5.15. The scope and limitations of this license are set forth in 37 CFR 5.15(a) unless an earlier license has been issued under 37 CFR 5.15(b). The license is subject to revocation upon written notification. The date indicated is the effective date of the license, unless an earlier license of similar scope has been granted under 37 CFR 5.13 or 5.14.

This license is to be retained by the licensee and may be used at any time on or after the effective date thereof unless it is revoked. This license is automatically transferred to any related applications(s) filed under 37 CFR 1.53(d). This license is not retroactive.

The grant of a license does not in any way lessen the responsibility of a licensee for the security of the subject matter as imposed by any Government contract or the provisions of existing laws relating to espionage and the national security or the export of technical data. Licensees should apprise themselves of current regulations especially with respect to certain countries, of other agencies, particularly the Office of Defense Trade Controls, Department of State (with respect to Arms, Munitions and Implements of War (22 CFR 121-128)); the Bureau of Industry and Security, Department of Commerce (15 CFR parts 730-774); the Office of Foreign AssetsControl, Department of Treasury (31 CFR Parts 500+) and the Department of Energy.

NOT GRANTED

No license under 35 U.S.C. 184 has been granted at this time, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" DOES NOT appear on this form. Applicant may still petition for a license under 37 CFR 5.12, if a license is desired before the expiration of 6 months from the filing date of the application. If 6 months has lapsed from the filing date of this application and the licensee has not received any indication of a secrecy order under 35 U.S.C. 181, the licensee may foreign file the application pursuant to 37 CFR 5.15(b).

page 3 of 3

MULTIPLE SUPPLY-VOLTAGE POWER-UP/DOWN DETECTORS

TECHNICAL FIELD

[0001] The present disclosure is related, in general, to integrated circuit devices and, more particularly, to power up/down detectors for multiple supply voltages devices.

BACKGROUND

[0002] As technology has advanced there has been an increased ability to include more and more devices and components within integrated circuits. Semiconductor fabrication techniques have allowed these embedded devices to become smaller and have lower voltage requirements, while still operating at high-speeds. However, because these new integrated devices often interface with older technology devices or legacy products, input/output (I/O) circuits within the integrated circuit have remained at higher operating voltages to interface with the higher voltage requirements of these older systems. Therefore, many newer integrated circuit devices include dual power supplies: one lower-voltage power supply for the internally operating or core applications, and a second higher-voltage power supply for the I/O circuits and devices.

[0003] Core devices and applications communicate with operations outside of the integrated component through the I/O devices. In order to facilitate communication between the core and I/O devices, level shifters are employed. Because the I/O devices are connected to the core devices through level shifters, problems may occur when the core devices are powered-down. Powering down or power collapsing is a common technique used to save power when no device operations are pending or in progress. For example, if the core network is power collapsed, it is possible that the level shifters, whether through stray currents or the like, could send a signal to the I/O devices for transmission. The I/O devices assume that the core devices have initiated this communication, and will, therefore, transmit the erroneous signal into the external environment.

[0004] It has been found useful to have the I/O devices in a known state when the core networks are powered down. In order to guarantee these known states, solutions have included the addition of hardware or software for managing additional

external signals to control the I/O circuitry. By using these external signals, the I/O circuitry can be controlled (e.g., placed in a known state) whenever the core power is collapsed. However, whether implementing this external signal management system using hardware or software, a considerable amount of delay is added to the operation of the integrated device. Although hardware is slightly faster than software controls, , hardware solutions may have problems caused by significant additional power leakage on the I/O device side.

[0005] One hardware solution currently in use provides power-up/down detectors to generate a power-on/off-control (POC) signal internally. The POC signal instructs the I/O devices when the core devices are shut down. FIGURE 1 is a circuit diagram illustrating standard POC system 10 for multiple supply voltage devices. POC system 10 is made up of three functional blocks: power-up/down detector 100, signal amplifier 101, and output stage 102. Power-up/down detector 100 has PMOS transistor M1 and NMOS transistors M2 – M3. The gate terminals for each of M1-M3 are connected to core power supply 103, V_{core}. When core power supply 103 is power collapsed, M2 and M3 are switched off while M1 is switched on, pulling up the input node to amplifier 105 to $V_{I/O}$, i.e., I/O power supply 104. A "high" signal is input into amplifier 105 is processed in output buffer 106 and again inverted to a high signal for POC 107. The high signal for POC 107 is transmitted to the I/O circuitry indicating that core power supply 103 has been shut down.

[0006] When core power supply 103, V_{core} , is on, M1 becomes very weak and M2 and M3 both switch strongly on, pulling the input node to amplifier 105 to V_{SS} , i.e., core power supply 103. V_{SS} is considered the logical low signal. Therefore, amplifier 105 inverts it to a high signal which is then processed in output buffer 106 and inverted again to a low signal. This signal detection process operates acceptably when either I/O power supply 104 is on and core power supply 103 is power collapsed or when core power supply 103 is powered-up before I/O power supply 104 is poweredup. However, when I/O power supply 104 is powered-up before core power supply 103 powers-up, substantial current leakage may occur in the power up/down detector 100 or in the POC 10.

70251614.1

[0007] In the situation where I/O power supply 104 is on and core power supply 103 is off, M1 is switched on with M2 and M3 switched off. When core power supply 103 is then powered up, M2 and M3 switch on, and M1 becomes very weak. However, before M1 can switch completely off, there is a period in which all three transistors within power up/down detector 100 are on. Thus, a virtual short is created to ground causing a significant amount of current to flow from I/O power supply 104 to ground. This "glitch" current consumes unnecessary power.

[0008] In order to reduce this stray power consumption, one solution may be adopted to decrease the sizes of transistors M1-M3. By reducing the size of M1-M3, the actual amount of current that can pass through the transistors is physically limited. However, because the transistors are now smaller, their switching speeds are also reduced. The reduced switching speed translates into less sensitivity in detecting power-up/down of core supply voltage 103 or longer processing time for power-up/down events.

[0009] FIGURE 2 is an illustration of diagram 20 presenting the signal interactions in POC circuit 10 of FIGURE 1. Diagram 20 includes power supply diagram 21 and POC diagram 22. As I/O power supply 104 is powered up, there is a steady increase until it reaches V_{I/O}. POC 107 follows I/O power supply 104 as it powers up to reach the high level. Similarly, when I/O power supply 104 maintains steady at $V_{I/O}$ at time 200, POC 107 remains steady at the high signal. When core power supply 103 begins to power on at time 201 power up/down detector 100 (FIGURE 1) takes a little time to actually detect this new power level. Once detected, at time 202, POC 107 is switched to the low value. POC 107 should, thereafter, remain at the low level until core power supply 103 is power collapsed, between times 203 and 205. Again, because power up/down detector 100 (FIGURE 1) takes a little time to actually detect the new power level, POC 107 remains in the low state until time 204, when the powering down is actually detected by power up/down detector 100. This low state time, between time 202 and 204 is referred to as the normal operation region. Once core power supply 103 is completely off or power collapsed at time 205, the input to amplifier 105 (FIGURE 1) is again pulled up to the high signal. POC 107 will then follow I/O power supply 104 as it also powers down between times 206 and 207.

70251614.1

[0010] The leakage current between I/O power supply 104 and ground can be lessened because of the smaller transistor size. Thus, during the time between times 201 and 205 any leakage that occurs is reduced. However, this reduced leakage comes at the price of faster detection. If POC circuit 10 may include the lower-threshold or bigger transistors, switching/detecting times would be faster. For example, as core power supply 103 begins to power up at time 201, the lower-threshold or bigger transistors of power up/down detector 100 would detect the power-up at time 208, instead of time 202. Moreover when core power supply 103 begins powering down at time 203, the power up/down detector 100 would detect the power-down at time 209, instead of time 204. This increase may be represented by the difference between the time periods of time 202 to 204 vs. time 208 to 209. Therefore, the conventional solutions still have problems with leakage and switching times.

SUMMARY

[0011] Various representative embodiments of the disclosure relate to integrated devices having multiple supply voltages. Further representative embodiments of the present disclosure relate to methods for reducing power consumption in a power on/off control (POC) network of a multiple supply voltage device. Additional representative embodiments of the present disclosure relate to systems for reducing power consumption in a POC network of a multiple supply voltage device.

[0012] A multiple supply voltage device includes a core network operative at a first supply voltage and a control network coupled to the core network. The control network is configured to transmit a control signal. The control network includes an up/down (up/down) detector configured to detect a power state of the core network. The control network further includes processing circuitry coupled to the up/down detector and is configured to generate the control signal based on the power state. The control network further includes one or more feedback circuits coupled to the up/down detector. The one or more feedback circuits are configured to provide feedback signals to adjust a current capacity of said up/down detector.

70251614.1

[0013] A method for reducing power consumption in a power on/off control (POC) network of a multiple supply voltage device includes detecting a poweron of a second supply voltage while a first supply voltage is already on, decreasing a current capacity of a power on/off detector of the POC network in response to the power-on detection, detecting a power-down of the second supply voltage while the first supply voltage is on, and increasing the current capacity of the power on/off detector in response to the power-down detection.

[0014] A system for reducing power consumption in a power on/off control (POC) network of a multiple supply voltage device includes a means for detecting a power-on of a second supply voltage while a first supply voltage is already on. The system further includes means for decreasing a current capacity of a power on/off detector of the POC network responsive to the power-on detection. The system further includes means for detecting a power-down of the second supply voltage while the first supply voltage is on, and means for increasing the current capacity of the power on/off detector responsive to the power-down detection.

[0015] The foregoing has outlined rather broadly the features and technical advantages of the present embodiments in order that the detailed description of the disclosure that follows may be better understood. Additional features and advantages of the embodiments will be described hereinafter which form the subject of the claims of the disclosure. It should be appreciated by those skilled in the art that the conception and specific embodiments disclosed may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present disclosure. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the disclosure as set forth in the appended claims. The novel features which are believed to be characteristic of the disclosure, both as to its organization and method of operation, together with further objects and advantages will be better understood from the following description when considered in connection with the accompanying figures. It is to be expressly understood, however, that each of the figures is provided for the purpose of illustration and description only and is not intended as a definition of the limits of the present disclosure.

70251614.1

BRIEF DESCRIPTION OF THE DRAWINGS

[0016] For a more complete understanding of the present disclosure, reference is now made to the following descriptions taken in conjunction with the accompanying drawings.

[0017] FIGURE 1 is a circuit diagram illustrating a conventional POC system for multiple supply voltage devices.

[0018] FIGURE 2 is an illustration of a diagram presenting the signal interactions in the POC circuit of FIGURE 1.

[0019] FIGURE 3A is a block diagram illustrating an integrated circuit (IC) device having a power on control (POC) network configured according to the teachings of the present disclosure.

[0020] FIGURE 3B is a block diagram illustrating a POC network configured according to the teachings of the present disclosure.

[0021] FIGURE 4 is a circuit diagram illustrating another POC network configured according to the teachings of the present disclosure.

[0022] FIGURE 5 is a circuit diagram illustrating a further POC network configured according to the teachings of the present disclosure.

[0023] FIGURE 6 is a circuit diagram illustrating still another POC network configured according to the teachings of the present disclosure.

[0024] FIGURE 7 is a flowchart illustrating process blocks for implementing one embodiment according to the teachings of the present disclosure.

FIGURE 8 is a diagram illustrating an exemplary wireless communication system.

DETAILED DESCRIPTION

[0025] Turning now to FIGURE 3A, a block diagram is presented illustrating an integrated circuit (IC) device 30 having a power on control (POC) network 305 configured according to one embodiment of the present disclosure. The IC

70251614.1

device 30 is an integrated circuit that includes embedded components powered by multiple power supplies, such as the $V_{I/O}$ 300 and the V_{core} 301. The $V_{I/O}$ 300 and the V_{core} 301 supply several different voltage level power supplies to different components and networks within the IC device 30. Two such embedded networks are the I/O network 302 and the core network 303. The I/O network 302 operates at a voltage level provided by the $V_{I/O}$ 300. The Core network 303 operates at a voltage level provided by the V_{core} 301, which is usually a lower voltage than that provided by the $V_{I/O}$ 300. Because the I/O network 302 and the core network 303 operate at different voltages, they are coupled together through level shifters 304 for communication. The level shifters 304 essentially shift the voltage levels of any communications that occur between the I/O network 302 and the core network 303.

[0026] POC network 305 senses the status of the core network 303 and transmits a POC signal to the I/O network 302 and level shifters 304. The POC signal either turns them on or off. This prevents stray signals received by the I/O network 302 from being mistakenly transmitted to devices or components external to the IC device 30.

[0027] FIGURE 3B is a block diagram illustrating a POC network 305 configured according to one embodiment of the present disclosure. The POC network 305 includes a power up/down detector 306, processing circuitry 307, and feedback network 310. The processing circuitry 307 is made up of a signal processor 308 and an output buffer 309. When the $V_{I/O}$ 300 is on and the V_{core} 301 is off, the power up/down detector 306 provides a detection signal to the signal processor 308, which processes the detection signal and transmits the processed signal to the output buffer 309. The output buffer 309 then conditions the processed signal into a POC signal 311, which is then transmitted to an I/O network 302. Along the way, a feedback network 310 receives feedback from the signal processor 308 and feeds that signal back to the power up/down detector 306. The power up/down detector 306 uses the feedback signal to adjust its current capacity. While the V_{core} 301 is in an off or low state, the feedback signal allows the power up/down detector 306 to select a maximum current capacity. This maximum current capacity state makes the power up/down detector 306 more sensitive to detecting when the V_{core} 301 either powers-up or powers-down, or both, depending on the circuit configuration of the power up/down detector 306.

70251614.1

[0028] When the V_{core} 301 powers-up while the $V_{I/O}$ 300 is on, the power up/down detector 306 detects the power-up and changes the value of the detection signal transmitted to the signal processor 308. The process detection signal is then conditioned by the output buffer 309 into the changed POC signal 311 and transmitted to the I/O network 302. With the changing signals being processed through the signal processing circuitry 307, the feedback network 310 receives the new feedback signal that, when input into power the up/down detector 306, causes the current capacity within the power up/down detector 306 to decrease. This decrease in current capacity will limit and reduce the amount of leakage current that may be dissipated through the power up/down detector 306 because of its connections to the $V_{I/O}$ 300 and the V_{core} 301.

[0029] FIGURE 4 is a circuit diagram illustrating a POC network 40 configured according to one embodiment of the present disclosure. The POC network 40 has similar processing regions as the POC network 305 (FIGURE 3A and 3B), i.e., a power up/down detector 306, a signal processor 308, an output buffer 309, and a feedback network 310. The POC network 40 also generates a POC signal 311 and is coupled to a $V_{I/O}$ 300 and a V_{core} 301. As shown in the embodiment illustrated in FIGURE 4, the power up/down detector 306 comprises multiple transistors M4-M7 coupled in series together. Each gate of the transistors M4-M7 is coupled to the V_{core} 301, while the source terminal of the transistor M4 is coupled to the $V_{I/O}$ 300. The transistors M4 and M5 are p-type transistors and the transistors M6 and M7 are n-type transistors. Therefore, when the V_{core} 301 is off, i.e., in a low state, the transistors M4 and M5 are switched on, while the transistors M6 and M7 are switched off.

[0030] In contrast, when the V_{core} 301 is on, i.e., in a high state, transistors M4 and M5 become very weak while transistors M6 and M7 are strongly switched on. M6 and M7 turning on pulls the voltage of the input to inverting amplifier to V_{SS} , which is a logical low signal compared with $V_{I/O}$. V_{SS} is designed as the logical low signal and may comprise ground, 0 V, or some other selected voltage level that represents the logical low symbol. Thus, when the V_{core} 301 is off, the transistors M4 and M5 pull up the voltage level at the input to an inverting amplifier 400 to the $V_{I/O}$ 300. Therefore, the input to the inverting amplifier 400 is high when the V_{core} 301 is off and low when the V_{core} 301 is on. The inverting amplifier 400 then amplifies and inverts the detection

70251614.1

signal before transmitting it to the inverting buffer 401 for conditioning and inverting for the POC signal 311.

9

[0031] The feedback network 310 comprises a transistor M8 connected in parallel to the transistor M4. The transistor M8 is also configured as a p-type transistor, such that when the feedback signal from the inverting amplifier 400 is high, the transistor M8 is switched off, and when the feed back signal is low, the transistor M8 is switched on. Thus, when the V_{core} 301 is off, producing a high detection signal, the inverting amplifier 400 inverts that signal to a logic low which causes the transistor M8 to switch on. As the V_{core} 301 is powered-on, the detection signal changes to a logic low, which changes the feedback signal from the inverting amplifier 400 to a logic high, which, in turn, turns the transistor M8 off. While the transistor M8 is off, the power up/down detector 306 has a decreased current capacity, i.e., smaller current will flow through the transistor M8 because of the amplified low signal. The voltage level caused by the V_{core} 301 on the gate terminals of M4 and M5 could in some glitch or stray signal situations, cause leakage through M4 and M5. Because the feedback signal for the transistor M8 is received from the inverting amplifier 400, when the V_{core} 301 powersdown, the feedback signal will switch quickly from a logic high to a logic low, which will then switch the transistor M8 on. Thus, in the circuit configuration depicted in FIGURE 4, the power up/down detector 40 will detect the V_{core} 301 powering down more quickly than the existing POC networks.

[0032] FIGURE 5 is a circuit diagram illustrating a POC network 50 configured according to one embodiment of the present disclosure. The POC network 50 comprises multiple transistors M4-M7 in the power up/down detector 306 coupled together in a fashion similar to the POC network 40 (FIGURE 4) with each gate coupled to a V_{core} 301, and the source terminal of the transistor M4 coupled to a $V_{I/O}$ 300. A signal processor 308 comprises an inverting amplifier 400, and an output buffer 309 includes an inverting buffer 401. The POC network 50 generates a POC signal 311, which will be transmitted to the I/O network to which the POC network 50 is coupled. In the POC network 50, a feedback network 310 is configured with the transistors M9 and M10 coupled in parallel with the transistor M7. The transistors M6, M7, M10, are the same type, n-type or can be low-threshold n-type transistors to speed up the power-

on detection. The transistor M9 receives its feedback signal from the output of the inverting buffer 401, while the gate of the transistor M10 is connected to the V_{core} 301.

[0033] In operation, when the $V_{I/O}$ 300 is on and the V_{core} 301 is off, the inverting amplifier 400 receives a logic high signal by virtue of the $V_{I/O}$ 300, which, when amplified and inverted by the inverting amplifier 400 and then conditioned and inverted by the inverting buffer 401, provides a logic high feedback signal. This high signal would normally switch M9 in the feedback network 310 on. However, because M6, M7, and M10 are all off, there is no channel formation within the transistor M9 to switch it on. When the V_{core} 301 powers on, M4 and M5 become very weak, while M6, M7, and M10 switch on, which immediately causes M9 to switch on because its gate is already connected to a logic high input. M6 and M7 switching on pulls the input to the inverting amplifier 400 down to a logical low signal, i.e., V_{SS}. The low detection signal input to the inverting amplifier 400 is amplified and inverted and then conditioned and inverted again at the inverting buffer 401. Once the inverting buffer 401 outputs a low signal, the feedback of that low to the transistor M9 will switch M9 off, which, because switching M9 off stops the channel formation in the transistor M10, causes the transistor M10 to also switch off. Thus, the configuration of the POC network 50, as illustrated in FIGURE 5, operates to detect the V_{core} 301 powering on faster than the existing POC networks, while still reducing the amount of leakage current while the V_{core} 301 is on. The feedback signal used by the transistor M9 allows the power up/down detector 306 to adjust its current capacity, which reduces the leakage current at the same time as the detection speed is improved.

[0034] FIGURE 6 is a circuit diagram illustrating a POC network 60 configured according to one embodiment of the present disclosure. The POC network 60 includes a feedback network 310 configured according to the circuit arrangements of both the POC network 40 (FIGURE 4) and the POC network 50 (FIGURE 5). As such, multiple transistors M4-M7 make up the power up/down detector 306. The feedback network 310 includes transistor M8, coupled in parallel to the transistor M4, and the transistors M9 and M10, coupled in parallel with the transistor M7. The detection signal from the power up/down detector 306 provides input to an inverting amplifier 400 of a signal processor 308, which amplifies and inverts the detection signal for input to an inverting buffer 401 of an output buffer 309. The conditioned and inverted POC

signal 311 is then transmitted to the appropriate I/O and level shifter network of the system. The feedback transistor M8 obtains its feedback signal from the output of the inverting amplifier 400, while the feedback transistor M9 obtains its feedback signal from the output of the inverting buffer 401. Using these feedback signals, as described with respect to the POC network 40 (FIGURE 4) and the POC network 50 (FIGURE 5), the POC network 60 is able to increase the speed that the V_{core} 301 is quickly detected both in the power-on and power-off stages. At the same time, because the feedback network 310 provides the capability of the POC network 60 to adjust the current capacity of the power up/down detector 306, the unwanted leakage current can also be reduced during the V_{core} 301 normal operation periods.

[0035] It should be noted that each of the embodiments described with respect to the POC network 40 (FIGURE 4), the POC network 50 (FIGURE 5), and the POC network 60 (FIGURE 6) has its own advantages. For example, the POC network 50 (FIGURE 5) is able to have a considerably improved performance characteristic with the addition of very small thin-oxide circuitry to the overall silicon. Thus, each of the illustrated embodiments, as well as the various additional and/or alternative embodiments of the present disclosure represent improvements over the existing systems and methods.

[0036] FIGURE 7 is a flowchart illustrating process blocks for implementing one embodiment of the present disclosure. In block 700, a power-on of a second supply voltage is detected while a first supply voltage is already on. At block 701 a current capacity of a power on/off detector of the POC network is decreased responsive to the power-on detection. At block 702 a power-down of the second supply voltage is detected while the first supply voltage is on. At block 703 the current capacity of the power on/off detector is increased responsive to the power-down detection.

[0037] Figure 8 is a diagram illustrating an exemplary wireless communication system. In some embodiments, a system 800 includes multiple remote units 820-824 and multiple base stations 850-852. It can be recognized that typical wireless communication systems may have many more remote units and base stations. The remote units 820-824 include multiple semiconductor devices 830-834 having power detection, as discussed above. Figure 8 shows a forward link signals 880 from the base

70251614.1

stations 850-852 and the remote units 820-824 and a reverse link signals 890 from the remote units 820-824 to the base stations 850-852.

[0038] In other embodiments, Figure 8 the remote unit 820 is shown as a mobile telephone, the remote unit 822 is shown as a portable computer, and the remote unit 824 is shown as a fixed location remote unit in a wireless local loop system. For example, the remote units may be mobile phones, hand-held personal communication systems (PCS) units, portable data units such as personal data assistants, navigation devices (e.g., GPS enabled devices,) set-top boxes, music players, video players, entertainment units, fixed location data units such as meter reading equipment, or any other device that stores or retrieves data or computer instructions, or any combination thereof. Although Figure 8 illustrates remote units according to the teachings of the disclosure, the disclosure is not limited to these exemplary illustrated units. The disclosed device may be suitably employed in any device which includes a semiconductor device.

[0039] Although specific circuitry has been set forth, it will be appreciated by those skilled in the art that not all of the disclosed circuitry is required to practice the disclosure. Moreover, certain well known circuits have not been described so as to maintain focus on the disclosure. Similarly, although the description refers to logical "0" or "low" and logical "1" or "high" in certain locations, one skilled in the art appreciates that the logical values can be switched, with the remainder of the circuit adjusted accordingly, without affecting operation of the present disclosure.

[0040] Although the present disclosure and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the disclosure as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the embodiments of the present disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present

disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

70251614.1

CLAIMS

14

What is claimed is:

A multiple supply voltage device comprising:
 a core network operative at a first supply voltage; and
 a control network coupled to said core network wherein said control network is

configured to transmit a control signal, said control network comprising:

an up/down (up/down) detector configured to detect a power state of said core network;

processing circuitry coupled to said up/down detector and configured to generate said control signal based on said power state; and

one or more feedback circuits coupled to said up/down detector, said one or more feedback circuits configured to provide feedback signals to adjust a current capacity of said up/down detector.

2. The multiple supply voltage device of claim 1 wherein said up/down detector comprises:

one or more first transistors coupled to a second supply voltage, wherein said one or more first transistors are configured to switch on when said first supply voltage is powered down and to switch off when said first supply voltage is powered on; and

one or more second transistors coupled to said one or more first transistors in series and coupled to said first supply voltage, wherein said one or more second transistors are configured to switch on when said first supply voltage is powered on and to switch off when said first supply voltage is powered down.

3. The multiple supply voltage device of claim 2 wherein said one or more feedback circuits comprise:

one or more first feedback transistors coupled in parallel with said one or more first transistors and coupled to receive feedback from said processing circuitry, wherein said one or more first feedback transistors are configured to switch off when said processing circuitry indicates that said first supply voltage is powered on. 4. The multiple supply voltage device of claim 2 wherein said one or more feedback circuits comprise:

one or more second feedback transistors coupled in parallel with said one or more second transistors and coupled to receive feedback from said processing circuitry, wherein said one or more second feedback transistors are configured to switch off when said processing circuitry indicates that said first supply voltage is powered on.

5. The multiple supply voltage device of claim 2 wherein said one or more feedback circuits comprise:

one or more first feedback transistors coupled in parallel with said one or more first transistors and coupled to receive feedback from said processing circuitry; and

one or more second feedback transistors coupled in parallel with said one or more second transistors and coupled to receive feedback from said processing circuitry;

wherein said one or more first and second feedback transistors are configured to switch off when said processing circuitry indicates that said first supply voltage is powered on.

6. The multiple supply voltage device of claim 1 wherein said processing circuitry comprises:

a comparator configured to output a detection signal based on an input signal received from said adjustable current power up/down detector; and

an output buffer configured to process said detection signal into said control signal.

7. The multiple supply voltage device of claim 1 further comprising: an input/output (I/O) network operative at a second supply voltage, wherein said I/O network is coupled to said core network and said control network, and wherein said I/O network is configured to receive said control signal.

8. The multiple supply voltage device of claim 1, in which the device is integrated into a semiconductor die.

9. The multiple supply voltage device of claim 8, in which the semiconductor die is incorporated in a device selected from a group consisting of a mobile phone, personal data assistant (PDA), navigation device, fixed location data unit, set-top box, music player, video player, entertainment unit, and computer.

70251614.1

10. A method for reducing power consumption in a power on/off control (POC) network of a multiple supply voltage device, said method comprising:

detecting a power-on of a second supply voltage while a first supply voltage is already on;

decreasing a current capacity of a power on/off detector of said POC network in response to said power-on detection;

detecting a power-down of said second supply voltage while said first supply voltage is on; and

increasing said current capacity of said power on/off detector in response to said power-down detection.

11. The method of claim 10 wherein said detecting said power-on comprises: receiving a logic-high signal at a control gate of one or more first transistors and one or more second transistors, wherein said one or more first transistors are configured to switch off in response to said logic-high signal, and wherein said one or more second transistors are configured to switch on in response to said logic-high signal; and

transmitting a detection signal to a signal processor from said one or more second transistors based on said received logic-high signal.

12. The method of claim 11 wherein said decreasing said current capacity comprises:

receiving a first feedback signal from said signal processor at one or more first feedback transistors coupled in parallel with said one or more first transistors; and

switching off said one or more first feedback transistors in response to said first feedback signal.

13. The method of claim 11 wherein said decreasing said current capacity comprises:

receiving a second feedback signal from an output buffer of said POC network at one or more second feedback transistors coupled in parallel with said one or more second transistors; and

switching off said one or more second feedback transistors in response to said second feedback signal.

14. The method of claim 11 wherein said decreasing said current capacity comprises:

receiving a first feedback signal from said signal processor at one or more first feedback transistors coupled in parallel with said one or more first transistors;

switching off said one or more first feedback transistors in response to said first feedback signal;

receiving a second feedback signal from an output buffer of said POC network at one or more second feedback transistors coupled in parallel with said one or more second transistors; and

switching off said one or more second feedback transistors in response to said second feedback signal.

15. The method of claim 10 wherein said detecting said power-down comprises:

receiving a logic-low signal at said control gate of said one or more first and second transistors, wherein said one or more first transistors are configured to switch on in response to said logic-low signal, and wherein said one or more second transistors are configured to switch off in response to said logic-low signal; and

transmitting a detection signal to a signal processor from said one or more first transistors based on said received logic-low signal.

16. The method of claim 15 wherein said increasing said current capacity comprises:

receiving a third feedback signal from said signal processor at one or more first feedback transistors coupled in parallel with said one or more first transistors; and

switching on said one or more first feedback transistors in response to said third feedback signal.

17. The method of claim 15 wherein said increasing said current capacity comprises:

receiving a fourth feedback signal from an output buffer of said POC network at one or more second feedback transistors coupled in parallel with said one or more second transistors; and

switching on said one or more second feedback transistors in response to said fourth feedback signal.

18. The method of claim 15 wherein said increasing said current capacity comprises:

receiving a third feedback signal from said signal processor at one or more first feedback transistors coupled in parallel with said one or more first transistors;

switching on said one or more first feedback transistors in response to said third feedback signal;

receiving a fourth feedback signal from an output buffer of said POC network at one or more second feedback transistors coupled in parallel with said one or more second transistors; and

switching on said one or more second feedback transistors in response to said fourth feedback signal.

19. The method of claim 10, wherein the multiple supply voltage device is applied in an electronic device, selected from a group consisting of a set top box, music player, video player, entertainment unit, navigation device, communications device, personal digital assistant (PDA), fixed location data unit, and a computer, into which a semiconductor device is integrated.

20. A system for reducing power consumption in a power on/off control (POC) network of a multiple supply voltage device, said system comprising:

means for detecting a power-on of a second supply voltage while a first supply voltage is already on;

means, responsive to said power-on detection, for decreasing a current capacity of a power on/off detector of said POC network;

means for detecting a power-down of said second supply voltage while said first supply voltage is on; and

means, responsive to said power-down detection, for increasing said current capacity of said power on/off detector.

21. The system of claim 20 further comprising:

means for providing a feedback signal associated with at least one of: said detected power-on or said detected power-down, wherein said feedback signal is used in said means for decreasing and said means for increasing.

70251614.1

22. The system of claim 21 wherein said means for decreasing said current capacity comprises:

means, responsive to said feedback signal, for switching off one or more transistors of a plurality of transistors, wherein said plurality of transistors define said current capacity of said power on/off detector.

23. The system of claim 21 wherein said means for increasing said current capacity comprises:

means, responsive to said feedback signal, for switching on one or more transistors of a plurality of transistors, wherein said plurality of transistors define said current capacity of said power on/off detector.

24. The multiple supply voltage device of claim 20, in which the device is integrated into a semiconductor die.

25. The multiple supply voltage device of claim 24, in which the semiconductor die is incorporated in a device selected from a group consisting of a mobile phone, personal data assistant (PDA), navigation device, fixed location data unit, set-top box, music player, video player, entertainment unit, and computer.

26. A method for reducing power consumption in a power on/off control (POC) network of a multiple supply voltage device, said method comprising the steps of:

detecting a power-on of a second supply voltage while a first supply voltage is already on;

decreasing a current capacity of a power on/off detector of said POC network in response to said power-on detection;

detecting a power-down of said second supply voltage while said first supply voltage is on; and

increasing said current capacity of said power on/off detector in response to said power-down detection.

27. The method of claim 26, wherein the multiple supply voltage device is applied in an electronic device, selected from a group consisting of a set top box, music player, video player, entertainment unit, navigation device, communications device, personal digital assistant (PDA), fixed location data unit, and a computer, into which a semiconductor device is integrated.

ABSTRACT

A multiple supply voltage device includes an input/output (I/O) network operative at a first supply voltage, a core network coupled to the I/O network and operative at a second supply voltage, and a power-on-control (POC) network coupled to the I/O network and the core network. The POC network is configured to transmit a POC signal to the I/O network and includes an adjustable current power up/down detector configured to detect a power state of the core network. The POC network also includes processing circuitry coupled to the adjustable current power up/down detector and configured to process the power state into the POC signal, and one or more feedback circuits. For reducing the leakage current while also improving the powerup/down detector and configured to provide feedback signals to adjust a current power up/down detector and configured to provide feedback signals to adjust a current capacity of the adjustable current power up/down detector.



1/8



2/8





FIG. 3A



FIG. 3B



FIG. 4



FIG. 5

6/8


FIG. 6

7/8



FIG. 7

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Application Data Sheet 37 CFR 1.76		Attorney Docket Number	072302			
		Application Number				
Title of Invention	Multiple Supply-Voltage Power-Up/Down Detectors					
The application data sheet is part of the provisional or nonprovisional application for which it is being submitted. The following form contains the bibliographic data arranged in a format specified by the United States Patent and Trademark Office as outlined in 37 CFR 1.76. This document may be completed electronically and submitted to the Office in electronic format using the Electronic Filing System (EFS) or the document may be printed and included in a paper filed application.						

Secrecy Order 37 CFR 5.2

Portions or all of the application associated with this Application Data Sheet may fall under a Secrecy Order pursuant to 37 CFR 5.2 (Paper filers only. Applications that fall under Secrecy Order may not be filed electronically.)

Applicant Information:

 \square

Applic	ant	1										Remove	
Applic	ant	Authority 🖲	Inventor	⊖Le	egal	Representativ	e unc	der 35 L	J.S.C. 11	7	⊖Party of In	terest under 35 U.S.	.C. 118
Prefix	Gi	ven Name				Middle Name F			Farr	Family Name			
	Ch	ang				Ki				Kwo	n		
Resid	enc	e Informatio	n (Select	One)	\odot	US Residenc	;y	O No	n US Re	sidenc	y 🔿 Active	e US Military Service	, ,
City	Sa	n Diego			Sta	ate/Province	e (СА	Countr	y of Residence i US			
Citizer	nshi	p under 37 C	FR 1.41(I	b)i	KR	1							
Mailin	g Ao	dress of Ap	plicant:										
Addre	ss 1		8399 Kat	herine	Clai	ire Lane							
Addre	ss 2												
City		San Diego						State	e/Provir	nce	CA		
Postal	Co	de	92127				Co	untryi	US				
Annlic	ant	2										Remove	
Applic	ant	- Authority 🖲	Inventor	OLe	egal	Representativ	e unc	ler 35 L	J.S.C. 11	7	OParty of In	terest under 35 U.S.	.C. 118
Prefix	Gi	ven Name	I			Middle Na	me			Farr	nily Name		Suffix
	Viv	/ek								Moh	an		
Resid	enc	e Informatio	n (Select	One)	$\overline{\bullet}$	US Residenc	;y	0 No	n US Re	sidenc	y 🔿 Active	e US Military Service	; ;
City	Sa	n Diego			Sta	ate/Province	e (CA	Countr	y of F	Residence i	US	
Citizer	nshi	p under 37 C	FR 1.41(I	b)i	US	;		I					
Mailin	g Ad	dress of Ap	plicant:										
Addre	ss 1		11756 Sp	oringsio	de R	load							
Addre	ss 2	2											
City		San Diego						State	e/Provir	ıce	CA		
Postal	Co	de	92128				Co	untryi	US				
All Inv genera	All Inventors Must Be Listed - Additional Inventor Information blocks may be generated within this form by selecting the Add button.												

Correspondence Information:

Enter either Customer Number or complete the Correspondence Information section below. For further information see 37 CFR 1.33(a).

An Address is being provided for the correspondence Information of this application.

PTO/SB/14 (07-07)

Approved for use through 06/30/2010. OMB 0651-0032 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Application Data Sheet 37 CFR 1.76		Attorney Docket Number	072302	2		
		Application Number				
Title of Invention	Multiple	e Supply-Voltage Powe	er-Up/Down Detectors			
Customer Number 23696						
Email Address us-docketing@qualco		omm.com		Add Email	Remove Email	
Email Address nc.docketing@quale		omm.com		Add Email	Remove Email	

Application Information:

Title of the Invention	Multiple Supply-Voltage Power-Up/Down Detectors							
Attorney Docket Number	072302		Small Entity Status Claimed					
Application Type	Nonprovisional	Nonprovisional						
Subject Matter	Utility	Utility						
Suggested Class (if any)			Sub Class (if any)					
Suggested Technology C	enter (if any)							
Total Number of Drawing Sheets (if any)		08	Suggested Figure for Publication (if any)	3B				
Publication Information:								

Publication Information:

Request Early Publication (Fee required at time of Request 37 CFR 1.219)

Request Not to Publish. I hereby request that the attached application not be published under 35 U.S. C. 122(b) and certify that the invention disclosed in the attached application has not and will not be the subject of an application filed in another country, or under a multilateral international agreement, that requires publication at eighteen months after filing.

Representative Information:

Representative information should be provided for all practitioners having a power of attorney in the application. Providing this information in the Application Data Sheet does not constitute a power of attorney in the application (see 37 CFR 1.32). Enter either Customer Number or complete the Representative Name section below. If both sections are completed the Customer Number will be used for the Representative Information during processing.							
Please Select One:	Limited Recognition (37 CFR 11.9)						
Customer Number	23696						

Domestic Benefit/National Stage Information:

This section allows for the applicant to either claim benefit under 35 U.S.C. 119(e), 120, 121, or 365(c) or indicate National Stage entry from a PCT application. Providing this information in the application data sheet constitutes the specific reference required by 35 U.S.C. 119(e) or 120, and 37 CFR 1.78(a)(2) or CFR 1.78(a)(4), and need not otherwise be made part of the specification.						
Prior Application Status		Remove				
Application Number	Continuity Type	Prior Application Number	Filing Date (YYYY-MM-DD)			
Additional Domestic Benefi by selecting the Add buttor	Add					

 \square

PTO/SB/14 (07-07) Approved for use through 06/30/2010. OMB 0651-0032 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Application Data Sheet 37 CFR 1.76		Attorney Docket Number	072302
		Application Number	
Title of Invention	Multiple Supply-Voltage Powe	r-Up/Down Detectors	

Foreign Priority Information:

This section allows for the applicant to claim benefit of foreign priority and to identify any prior foreign application for which priority is not claimed. Providing this information in the application data sheet constitutes the claim for priority as required by 35 U.S.C. 119(b) and 37 CFR 1.55(a).

			Remove					
Application Number	Country ⁱ	Parent Filing Date (YYYY-MM-DD)	Prior	ity Claimed				
			O Yes	s 💿 No				
Additional Foreign Priority Data may be generated within this form by selecting the Add button.								

Assignee Information:

Providing this information in the application data sheet does not substitute for compliance with any requirement of part 3 of Title 37 of the CFR to have an assignment recorded in the Office.

Assignee 1			Remove				
If the Assignee is an Organization check here.							
Organization Name	QUALCOMM Incorporated	ALCOMM Incorporated					
Mailing Address Information:							
Address 1	5775 Morehouse Drive						
Address 2							
City	San Diego	State/Province	СА				
Country i US		Postal Code	92121				
Phone Number	(858) 658-5787	Fax Number	(858) 658-2502				
Email Address	us-docketing@qualcomm.co	ocketing@qualcomm.com; nc.docketing@qualcomm.com					
Additional Assignee Data may be generated within this form by selecting the Add Add							

Signature:

A signature of the applicant or representative is required in accordance with 37 CFR 1.33 and 10.18. Please see 37 CFR 1.4(d) for the form of the signature.							
Signature	/Sam Talpalatsky/		Date (YYYY-MM-DD)	2009-02-03			
First Name	Sam	Last Name	Talpalatsky	Registration Number	35380		

This collection of information is required by 37 CFR 1.76. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 23 minutes to complete, including gathering, preparing, and submitting the completed application data sheet form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

Privacy Act Statement



Electronic Patent Application Fee Transmittal							
Application Number:							
Filing Date:							
Title of Invention:	Multiple Supply-Voltage Power-Up/Down Detectors						
First Named Inventor/Applicant Name:	Chang Ki Kwon						
Filer:	Nicholas John Pauley/Joann Denbow						
Attorney Docket Number:	07.	2302					
Filed as Large Entity							
Utility under 35 USC 111(a) Filing Fees							
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)		
Basic Filing:							
Utility application filing		1011	1	330	330		
Utility Search Fee		1111	1	540	540		
Utility Examination Fee		1311	1	220	220		
Pages:							
Claims:							
Claims in excess of 20		1202	7	52	364		
Independent claims in excess of 3		1201	1	220	220		
Miscellaneous-Filing:	_						

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Petition:				
Patent-Appeals-and-Interference:				
Post-Allowance-and-Post-Issuance:				
Extension-of-Time:				
Miscellaneous:				
	Tot	al in USD	(\$)	1674

Electronic Acknowledgement Receipt					
EFS ID:	4734637				
Application Number:	12365559				
International Application Number:					
Confirmation Number:	6210				
Title of Invention:	Multiple Supply-Voltage Power-Up/Down Detectors				
First Named Inventor/Applicant Name:	Chang Ki Kwon				
Customer Number:	23696				
Filer:	Nicholas John Pauley/Joann Denbow				
Filer Authorized By:	Nicholas John Pauley				
Attorney Docket Number:	072302				
Receipt Date:	04-FEB-2009				
Filing Date:					
Time Stamp:	16:13:06				
Application Type:	Utility under 35 USC 111(a)				

Payment information:

Submitted with Payment	yes				
Payment Type	Deposit Account				
Payment was successfully received in RAM	\$1674				
RAM confirmation Number	1626				
Deposit Account	170026				
Authorized User					
The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:					
Charge any Additional Fees required under 37 C.F.R. Section 1.16 (National application filing, search, and examination fees)					
Charge any Additional Fees required under 37 C.F.R. Se	ection 1.17 (Patent application and reexamination processing fees)				

Charge any Additional Fees required under 37 C.F.R. Section 1.19 (Document supply fees)

Charge any Additional Fees required under 37 C.F.R. Section 1.20 (Post Issuance fees)

Charge any Additional Fees required under 37 C.F.R. Section 1.21 (Miscellaneous fees and charges)

File Listin	g:							
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)			
1	07-262 APD 02-04-00 mdf		124914					
I		072302_APP_02-04-09.pat	7b9ab52e70865ba83804180d6e225e9e3b a1c683	yes	21			
	Multipart Description/PDF files in .zip description							
	Document Des	scription	Start	E	nd			
	Specificat	1		13				
	Claims	14	2	20				
	Abstrac	21	:	21				
Warnings:								
Information:								
2	Oath or Declaration filed	072302 DEC 02-04-09 pdf	427200	no	2			
			a298959790fb007cc634c1e21ad148aac906 d538					
Warnings:								
Information:								
з	Drawings-only black and white line	072302_FMLDWG_02-04-09.	144673	no	8			
5	drawings	pdf	0775e64bfc9293dfe76951ca31bcb5a6621e 42f0	110	Ū			
Warnings:								
Information:								
4	Application Data Sheet	072302 ADS 02-04-09 ST ndf	764808	no	А			
-	Application Data sheet	072302_AD3_02-04-09_31.pdf	490e97c8af923d0acdc4b428c4fa9e21c9be 4dee	110	-			
Warnings:			•					
Information:								
5	Fac Warkshaat (PTO 06)	foo info ndf	37560	20	n			
_ ر			a6a4630670e8b8bb0f0466727e9a01bc19f 55268		2			
Warnings:								
Information:								
		Total Files Size (in bytes)	14	99155				

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

PTO/SB/08a (08-03) Approved for use through 07/31/2006. OMB 0651-0031 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

	Application Number			
	Filing Date			
INFORMATION DISCLOSURE	First Named Inventor Chang		ng Ki Kwon et al.	
STATEMENT BY APPLICANT (Not for submission under 37 CER 1 99)	Art Unit			
	Examiner Name			
	Attorney Docket Number		072302	

	U.S.PATENTS Remove								Remove		
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue D)ate	Name of Patentee or Applicant Pages of cited Document Figure			,Columns,l int Passag s Appear	Lines where es or Relev	ant
	1	7253655		2007-08	-07	Kwon et al.					
If you wish to add additional U.S. Patent citation information please click the Add button.											
			U.S.P	ATENT	APPLIC	CATION PUBI			Remove		
Examiner Initial*	Examiner Cite No Publication Number Kind Code ¹ Publication Date Name of Patentee or Applicant Pages, C Relevan Figures					,Columns,l int Passag s Appear	Lines where es or Relev	ant			
	1										
If you wisl	h to ac	d additional U.S. Publis	shed Ap	plication	citation	n information p	lease click the Add	d button	Add		
				FOREIC	EN PAT	ENT DOCUM	ENTS		Remove		
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ²	/ İ	Kind Code⁴	Publication Date	Name of Patentee Applicant of cited Document	e or F F	Pages,Coli where Rele Passages Figures Ap	umns,Lines evant or Relevant pear	T⁵
	1										
If you wish to add additional Foreign Patent Document citation information please click the Add button Add											
NON-PATENT LITERATURE DOCUMENTS Remove											
Examiner Initials* Cite No Cite No Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.								f the item r(s),	T⁵		

INFORMATION DISCLOSURE	Application Number		
	Filing Date		
	First Named Inventor Chang		ng Ki Kwon et al.
(Not for submission under 37 CER 1 99)	Art Unit		
	Examiner Name		
	Attorney Docket Numb	er	072302

	1							
If you wish	If you wish to add additional non-patent literature document citation information please click the Add button Add							
EXAMINER SIGNATURE								
Examiner	Examiner Signature Date Considered							
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.								
¹ See Kind Codes of USPTO Patent Documents at <u>www.USPTO.GOV</u> or MPEP 901.04. ² Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). ³ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁴ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark here if English language translation is attached.								

INFORMATION DISCLOSURE	Application Number		
	Filing Date		
	First Named Inventor Chang		g Ki Kwon et al.
(Not for submission under 37 CER 1 99)	Art Unit		
	Examiner Name		
	Attorney Docket Numb	er	072302

	CERTIFICATION STATEMENT							
Plea	ase see 37 CFR 1	.97 and 1.98 to make the appropriate selection	on(s):					
	That each item of information contained in the information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(1).							
OR								
	That no item of information contained in the information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing the certification after making reasonable inquiry, no item of information contained in the information disclosure statement was known to any individual designated in 37 CFR 1.56(c) more than three months prior to the filing of the information disclosure statement. See 37 CFR 1.97(e)(2).							
	See attached ce	rtification statement.						
	Fee set forth in 3	37 CFR 1.17 (p) has been submitted herewith						
×	None							
A si	ignature of the ap	SIGNAT plicant or representative is required in accord	้ URE lance with CFR 1.33, 10.18	3. Please see CFR 1.4(d) for the				
form	of the signature.							
Sign	nature	/Sam Talpalatsky/	Date (YYYY-MM-DD)	2009-02-03				
Nam	ne/Print	Sam Talpalatsky	Registration Number	35380				
This publi 1.14 appli requ Pate FEE	This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1 hour to complete, including gathering, preparing and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents. P.O. Box 1450. Alexandria .							

VA 22313-1450.

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C. 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether the Freedom of Information Act requires disclosure of these record s.
- 2. A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspections or an issued patent.
 - 9. A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

Electronic Acknowledgement Receipt					
EFS ID:	4735029				
Application Number:	12365559				
International Application Number:					
Confirmation Number:	6210				
Title of Invention:	Multiple Supply-Voltage Power-Up/Down Detectors				
First Named Inventor/Applicant Name:	Chang Ki Kwon				
Customer Number:	23696				
Filer:	Nicholas John Pauley/Joann Denbow				
Filer Authorized By:	Nicholas John Pauley				
Attorney Docket Number:	072302				
Receipt Date:	04-FEB-2009				
Filing Date:					
Time Stamp:	16:34:50				
Application Type:	Utility under 35 USC 111(a)				

Payment information:

Submitted with Payment no						
File Listin	g:					
Document Number	Document Description		File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1	Information Disclosure Statement (IDS) Filed (SB/08)	07:	2302_IDS_PTOSB08_02-03-0 9_ST.pdf	521580 f9db55b472fb94ea6af51d8e2600a69f1dd2 c26f	no	4
Warnings:						
Information:						

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

COMBINED DECLARATION / POWER OF ATTORNEY

AS BELOW NAMED INVENTOR, I HEREBY DECLARE THAT: This Declaration is of the following type:

🖾 Original	Supplemental	Continuation-In-Part	Divisional
Continuation		National Stage of PCT	

My residence, post office address and citizenship are as stated below next to my name: I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention "Multiple Supply-Voltage Power-Up/Down Detectors" the specification of which:

is attached hereto.
was filed on
was amended on
was described and

as Serial No.

was amended on (if applicable). was described and claimed in PCT International Application No. filed on and as amended under PCT Article 19 on

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose all information known to be material to patentability of this application in accordance with 37 CFR 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Sec. 119 of any foreign application(s) for patent or inventor's certificate or of any PCT International application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT International application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed.

			Priority Claimed	
(Country)	(Application No.)	(Day/Month/Year/Filed)	(Yes)	(No)

I hereby claim the benefit under Title 35 USC 119(e) of any United States provisional application(s) listed below:

(Serial No.)

(Filing Date)

I hereby claim the benefit under Title 35 USC 120 of the United States application(s) listed below, and insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35 USC 112, I acknowledge the duty to disclose all information known to be material to patentability of this application in accordance with 37 CFR 1.56 which occurred between the filing date of the prior application and the national or PCT International filing date of this application:

(Serial No.)	(Filing Date)	(Status)
(Senarros)	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ζ, ,

I, the undersigned, hereby appoint the attorneys and/or agents associated with Customer No. 23696 to prosecute this application and to transact all business in the U.S. Patent and Trademark Office connected therewith. Please direct all telephone calls to Kelly Scanlan at (858) 845-4265 and address all correspondence to: QUALCOMM Incorporated, Patent Department/Central Administration, 5775 Morehouse Drive, San Diego, California 92121-1714.

I, the undersigned, hereby declare under penalty of perjury that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of First or Joint Inventor Chang Ki Kwon	Inventor Signature	Date Nov. 5, 2008
Residence 8399 Katherine Claire Lane, San Di	ego, CA 92127	Citizenship Korea
Post Office Address		

DocketNo. 072302 Page 2 of 2

I, the undersigned, hereby appoint the attorneys and/or agents associated with Customer No. 23696 to prosecute this application and to transact all business in the U.S. Patent and Trademark Office connected therewith. Please direct all telephone calls to Kelly Scanlan at (858) 845-4265 and address all correspondence to: QUALCOMM Incorporated, Patent Department/Central Administration, 5775 Morehouse Drive, San Diego, California 92121-1714.

I, the undersigned, hereby declare under penalty of perjury that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Joint Inventor Vivek Mohan	Inventor Signature	Date Nov 5 th 08
Residence 11756 Springside Road, San Diego, CA 92	2128	Citizenship United States
Post Office Address		A state of the second se Second second se

PTO/SB/06 (12-04)

Filing Date: 02/04/09

Approved for use through 7/31/2006. OMB 0651-0032 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. PATENT APPLICATION FEE DETERMINATION RECORD Application or Docket Number Substitute for Form PTO-875 12/365.559 **APPLICATION AS FILED – PART I** OTHER THAN SMALL ENTITY OR SMALL ENTITY (Column 2) (Column 1) RATE (\$) FEE (\$) RATE (\$) FEE (\$) NUMBER FILED NUMBER EXTRA FOR BASIC FEE N/A N/A 330 N/A N/A (37 CFR 1.16(a), (b), or (c)) SEARCH FEE N/A N/A N/A 540 N/A (37 CFR 1.16(k), (i), or (m)) EXAMINATION FEE N/A 220 N/A N/A N/A (37 CFR 1.16(o), (p), or (q)) TOTAL CLAIMS 364 27 7 x\$26 x\$52 minus 20 = OR (37 CFR 1.16(i)) INDEPENDENT CLAIMS 220 4 1 x\$110 x\$220 (37 CFR 1.16(h)) minus 3 = If the specification and drawings exceed 100 APPLICATION SIZE sheets of paper, the application size fee due is \$260 (\$130 for small entity) for each additional FEE 50 sheets or fraction thereof. See (37 CFR 1.16(s)) 35 U.S.C. 41(a)(1)(G) and 37 CFR 195 390 MULTIPLE DEPENDENT CLAIM PRESENT (37 CFR 1.16(j)) TOTAL TOTAL 1674 If the difference in column 1 is less than zero, enter "0" in column 2. **APPLICATION AS AMENDED - PART II** OTHER THAN SMALL ENTITY OR (Column 3) SMALL ENTITY (Column 2) (Column 1) HIGHEST CLAIMS ADDI-ADDI-REMAINING NUMBER PRESENT RATE (\$) TIONAL RATE (\$) TIONAL ∢ PREVIOUSLY EXTRA AFTER FEE (\$) FEE (\$) AMENDMENT PAID FOR AMENDMENT Total OR Minus = x = х = (37 CFR 1.16(i)) Independent *** = = Minus = х х OR (37 CFR 1.16(h) Application Size Fee (37 CFR 1.16(s)) FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j)) OR N/A N/A TOTAL TOTAL OR ADD'T FEE ADD'T FEE OR (Column 2) (Column 3) (Column 1) CLAIMS HIGHEST ADDI-ADDI-REMAINING NUMBER PRESENT RATE (\$) TIONAL RATE (\$) TIONAL മ EXTRA PREVIOUSLY AFTER FEE (\$) FEE (\$) AMENDMENT PAID FOR AMENDMENT OR Total х = = = Minus х (37 CFR 1.16(i)) Independent ** = = Minus = х х (37 CFR 1.16(h)) OR Application Size Fee (37 CFR 1.16(s)) FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j)) N/A OR N/A TOTAL TOTAL OR ADD'T FEE ADD'T FEE * If the entry in column 1 is less than the entry in column 2, write "0" in column 3. ** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20". *** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3". The 'Highest Number Previously Paid For' (Total or Independent) is the highest number found in the appropriate box in column 1.

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patern and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.