AGILENT TECHNOLOGIES, INC. Legal Department, DL429 Intellectual Property Administration P. O. Box 7599 Loveland, Colorado 80537-0599

PATENT APPLICATION

ATTORNEY DOCKET NO. 70030259-1

IN THE U.S. PATENT AND TRADEMARK OFFICE Patent Application Transmittal L tter

COMMISSIONER FOR PATENTS PO Box 1450 Al xandria, VA 22313-1450

Sir:

Transmitted herewith for filing under 37 CFR 1.53(b) is a(n): (X) Utility () Design

D.S. PTO	
17525	00/

(X) original patent application,

() continuation-in-part application

(fee \$

}

INVENTOR(S): Kong Weng Lee et al.

TITLE: PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME

Enclosed are:

(X) The Declaration and Power of Attorney. (X) signed
 (X) 8 sheets of drawings (one set)
 (A) Associate Power of Attorney

() Form PTO-1449 () Information Disclosure Statement and Form PTO-1449

() Priority document(s) ()(Other) ______

			<u></u>						
CLAIMS AS FILED BY OTHER THAN A SMALL ENTITY									
(1) FOR	(2) NUMBER FILED	107		£) דסד	-				
TOTAL CLAIMS	20 — 20	0	0 X \$18		0				
INDEPENDENT CLAIMS	2 - 3	0	X \$84	\$	0				
ANY MULTIPLE DEPENDENT CLAIMS	0		\$280	\$	0				
	ity(\$750.00)	\$	750						
	OTAL FILING FEE	\$	750						
	OTHER FEES	\$							
	тот	AL CHARGES TO DE	POSIT ACCOUNT	\$	750				

Charge \$________ to Deposit Account 50-1078. At any time during the pendency of this application, please charge any fees required or credit any over payment to Deposit Account 50-1078 pursuant to 37 CFR 1.25. Additionally please charge any fees to Deposit Account 50-1078 under 37 CFR 1.16, 1.17, 1.19, 1.20 and 1.21. A duplicate copy of this sheet is enclosed.

"Express Mail" label no. EV 262 717 905 US

Date of Deposit June 27, 2003

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Commissioner for Patents, PO Box 1450, Alexandria, VA 22313.1450.

VV. Bγ

Typed Name: Linda A. limura

Respectfully submitted, Kong Wen Lee] Вγ Ian Hardcastle

Attorney/Agent for Applicant(s) Reg. No. 34,075 Date: June 27, 2003

Telephone No.: (650) 485-3015

AGILENT TECHNOLOGIES, INC. Legal Department, DL429 Intellectual Property Administration P. O. Box 7599 Loveland, Colorado 80537-0599

PATENT APPLICATION

ATTORNEY DOCKET NO. 70030259-1

IN THE U.S. PATENT AND TRADEMARK OFFICE Patent Application Transmittal L tter

COMMISSIONER FOR PATENTS PO Box 1450 Al xandria, VA 22313-1450

Sir:

Transmitted herewith for filing under 37 CFR 1.53(b) is a(n): (X) Utility () Design

n5 PTO	e l
5 U.S.	5/27/0
17525	0

(X) original patent application,

() continuation-in-part application

(fee \$

INVENTOR(S): Kong Weng Lee et al.

TITLE: PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME

Enclosed are:

(X) The Declaration and Power of Attorney. (X) signed
 (X) 8 sheets of drawings (one set)
 (Associate Power of Attorney)

() Form PTO-1449 () Information Disclosure Statement and Form PTO-1449

() Priority document(s) ()(Other) ______

CLAIMS AS FILED BY OTHER THAN A SMALL ENTITY									
(1) FOR	(2) NUMBER FILED		5) FALS						
TOTAL CLAIMS	20 — 20	0 X \$1		\$	0				
INDEPENDENT CLAIMS	2 - 3	0	X \$84	\$	0				
ANY MULTIPLE DEPENDENT CLAIMS	0		\$280	\$	0				
	\$	750							
	\$	750							
	OTHER FEE								
	тот	AL CHARGES TO DE	POSIT ACCOUNT	\$	750				

Charge \$________ to Deposit Account 50-1078. At any time during the pendency of this application, please charge any fees required or credit any over payment to Deposit Account 50-1078 pursuant to 37 CFR 1.25. Additionally please charge any fees to Deposit Account 50-1078 under 37 CFR 1.16, 1.17, 1.19, 1.20 and 1.21. A duplicate copy of this sheet is enclosed.

"Express Mail" label no. EV 262 717 905 US

Date of Deposit June 27, 2003

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Commissioner for Patents, PO Box 1450, Alexandria, VA 22313.1450.

VV. Bγ

Typed Name: Linda A. limura

Respectfully submitted, Kong Weng Lee] Вγ Ian Hardcastle

Attorney/Agent for Applicant(s) Reg. No. 34,075 Date: June 27, 2003

Telephone No.: (650) 485-3015

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR PATENT

Packaging Device for Semiconductor Die, Semiconductor Device Incorporating Same and Method of Making Same

Inventors: Kong Weng Lee Kee Yean Ng Yew Cheong Kuan Cheng Why Tan Gin Ghee Tan

Related Application

[0001]

0

This application is related to a simultaneously-filed United States patent application serial number 10/xxx,xxx entitled *Method for Fabricating a Packaging Device for Semiconductor Die and Semiconductor Device Incorporating Same* of inventors Kong Weng Lee, Kee Yean Ng, Yew Cheong Kuan, Cheng Why Tan and Gin Ghee Tan, attorney docket number 70030260-1.

Background of the Invention

[0002]

Many types of conventional semiconductor device are composed of a semiconductor die mounted in a packaging device. One type of packaging device widely used in the industry includes a metal lead frame. A metallization layer of aluminum located on the bottom surface of the semiconductor die is bonded to a conductive surface that forms part of the lead frame to attach and electrically connect the die to the lead frame. Additionally, electrical connections are made between bonding pads on the top surface of the die and other leads of the lead frame to provide additional electrical connections to the die. The lead frame and semiconductor die are then encapsulated to complete the semiconductor device. The packaging device protects the semiconductor die and provides electrical and mechanical connections to the die that are compatible with conventional printed circuit board assembly

A-70030259

2003-06-26 09:14

-2-

processes.

In such conventional semiconductor devices, the bottom surface of the die is typically bonded to the conductive surface of the lead frame using a silver epoxy adhesive that cures at a relatively low temperature, typically about 120 °C. The curing temperature of the silver epoxy adhesive is compatible with the other materials of the packaging device.

[0004]

[0003]

The volume of the packaging device used in such conventional semiconductor devices, i.e., the lead frame and the encapsulant, is typically many times that the semiconductor die. This makes such conventional semiconductor devices unsuitable for use in applications in which a high packing density is required. A high packing density allows miniaturization and other benefits. Therefore, what is needed is a semiconductor packaging device that is comparable in volume with the semiconductor die and that is compatible with conventional printed circuit board assembly processes.

[0005]

Recently, semiconductor die having a substrate surface metallization layer of a gold-tin alloy (80 % Au:20 % Sn approximately) have been introduced in lightemitting devices. Such semiconductor die typically have a substrate of sapphire, silicon carbide or a Group III-V semiconductor material, such as gallium arsenide. Semiconductor devices having substrates of the first two substrate materials have layers of Group III-V semiconductor materials, such as gallium nitride, deposited on their substrates. The die attach process for such semiconductor die uses a gold-tin eutectic, which has a melting point of about 280 °C. Temperatures as high as about 350 °C can be encountered in the die attach process for such die. Such high temperatures are incompatible with the materials of many conventional packaging devices. Thus, what is also needed is a packaging device for semiconductor die that use a high-temperature die attach process.

[0006]

Many printed circuit assembly processes and assembly equipment require the use of standard semiconductor device packages. Modifying such processes to use a new semiconductor device package can be expensive and can interrupt production. Therefore, what is additionally needed is a way to mount a semiconductor die that requires a high-temperature die attach process in a conventional packaging device. -3-

Summary of the Invention

[0007]

The invention provides a packaging device for a semiconductor die. The packaging device includes a substrate, a mounting pad, a connecting pad and an interconnecting element. The substrate is substantially planar and has opposed major surfaces. The mounting pad is conductive and is located on one of the major surfaces. The connecting pad is conductive and is located on the other of the major surfaces. The conductive interconnecting element extends through the substrate and electrically interconnects the mounting pad and the connecting pad.

[0008]

The packaging device has a volume that is only a few times that of the semiconductor die and can be fabricated from materials that can withstand a high-temperature die attach process. The packaging device can be configured as the only packaging device of the semiconductor device. The packaging device can alternatively be configured as a submount for a semiconductor die that requires a high-temperature die attach process. The submount with attached semiconductor die can be handled as a conventional, albeit slightly larger, semiconductor die that is then mounted in a conventional packaging device, such as a lead frame based packaging device, using a conventional semiconductor device assembly process, including conventional temperatures.

[0009]

The invention also provides a semiconductor device that includes a substrate, a mounting pad, a connecting pad, an interconnecting element and a semiconductor die. The substrate is substantially planar and has opposed major surfaces. The mounting pad is conductive and is located on one of the major surfaces. The connecting pad is conductive and is located on the other of the major surfaces. The conductive interconnecting element extends through the substrate and electrically interconnects the mounting pad and the connecting pad. The semiconductor die is affixed to the mounting pad.

[0010]

The semiconductor device as just described can be mounted in a conventional packaging device as described above. Alternatively, the semiconductor device may additionally include a bonding pad, an additional connecting pad, an additional interconnecting element and a bonding wire. The bonding pad is conductive and is located on the one of the major surfaces. The additional connecting pad is conductive and is located on the other of the major surfaces. The additional interconnecting

-4--

element is conductive and extends through the substrate and electrically interconnects the bonding pad and the additional connecting pad. The bonding wire extends between the semiconductor die and the bonding pad. Such a semiconductor device constitutes a stand-alone semiconductor device that has a low profile and that can be used in high packing density applications. The semiconductor device may additionally include an encapsulant that encapsulates the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located.

Brief Description of the Drawings

[0011]

Figures 1A, 1B, 1C, 1D, 1E and 1F are respectively an isometric view, a side view, a front view, a top view, a bottom view and a cross-sectional view of a first embodiment of a packaging device in accordance with the invention. The cross-sectional view of Figure 1F is along the section line 1F-1F in Figure 1D.

Figures 2A, 2B, 2C, 2D, 2E and 2F are respectively an isometric view, a side view, a front view, a top view, a bottom view and a cross-sectional view of a first embodiment of a semiconductor device in accordance with the invention. The cross-sectional view of Figure 2F is along the section line 2F-2F in Figure 2D.

Figures 3A, 3B, 3C, 3D, 3E and 3F are respectively an isometric view, a side view, a front view, a top view, a bottom view and a cross-sectional view of a second embodiment of a packaging device in accordance with the invention. The cross-sectional view of Figure 3F is along the section line 3F-3F in Figure 3D.

Figures 4A, 4B, 4C, 4D, 4E and 4F are respectively an isometric view, a side view, a front view, a top view, a bottom view and a cross-sectional view of a second embodiment of a semiconductor device in accordance with the invention. The cross-sectional view of Figure 4F is along the section line 4F-4F in Figure 4D.

Figures 5A-5C are side views illustrating a method in accordance with the invention for fabricating a packaging device for a semiconductor die.

Figure 5D is a side view illustrating an optional additional process that may be included in the method illustrated in Figures 5A-5C.

Figures 6A-6D are side views illustrating a method in accordance with the invention for fabricating a semiconductor device.

-5-

Detailed Description of the Invention

Figures 1A-1F are schematic diagrams illustrating a first exemplary embodiment 100 of a packaging device for a semiconductor die in accordance with the invention. Packaging device 100 is composed of a substrate 110, interconnecting elements 120 and 122, a mounting pad 130, a bonding pad 132 and connecting pads 140 and 142 (Figure 1E).

[0013]

[0012]

Substrate 110 is substantially planar, has opposed major surfaces 112 and 114 and defines through holes 116 and 118 that extend through the substrate between major surfaces 112 and 114. Interconnecting element 120 is electrically conductive and is located in through hole 116. Interconnecting element 122 is electrically conductive and is located in through hole 118. Mounting pad 130 and bonding pad 132 are electrically conductive, are separate from one another and are located on the portions of the major surface 112 of substrate 110 in which through holes 116 and 118 are respectively located. Connecting pads 140 and 142 are electrically conductive, are separate from one another and are located on the portions of the major surface 114 of substrate 110 in which through holes 116 and 118 are respectively located.

[0014]

Mounting pad 130 and connecting pad 140 are electrically connected to opposite ends of interconnecting element 120. Thus, interconnecting element 120 extending through substrate 110 in through hole 116 electrically connects mounting pad 130 to connecting pad 140. Bonding pad 132 and connecting pad 142 are electrically connected to opposite ends of interconnecting element 122. Thus, interconnecting element 122 extending through substrate 110 in through hole 118 electrically connects bonding pad 132 to connecting pad 142.

[0015]

The material of substrate 110 is a thermally-conductive ceramic such as alumina or beryllia. In an embodiment, the material of the substrate was Kyocera® Type A440 ceramic sold by Kyocera Corp., of Kyoto, Japan. Typical dimensions of the substrate are in the range from about 0.5 mm square to about 2 mm square. Rectangular configurations are also possible. Alternative substrate materials include semiconductors, such as silicon, and epoxy laminates, such as those used in printed-circuit boards. Other materials that have a high thermal conductivity and a low electrical conductivity can be used instead of those exemplified above. The coefficient of thermal expansion of the substrate material relative to that of the semiconductor die

-6-

to be mounted on packaging device 100 should also be considered in choosing the substrate material.

[0016]

[0017]

As will be described in more detail below, substrate 110 is part of a wafer (not shown) from which typically several hundred packaging devices 100 are fabricated by batch processing. After fabrication of the packaging devices, the wafer is singulated into individual packaging devices. Alternatively, the packaging devices may be left in wafer form after fabrication. In this case, singulation is not performed until after at least a die attach process has been performed to attach a semiconductor die to each mounting pad 130 on the wafer. In some embodiments, wafer-scale wire bonding, encapsulation and testing are also performed prior to singulation. Full electrical testing, including light output testing, may be performed on the wafer.

The material of interconnecting elements 120, 122 is metal or another electrically-conductive material. In an embodiment, the material of the interconnecting elements is tungsten, but any electrically-conductive material capable of forming a low-resistance electrical connection with the pads, i.e., mounting pad 130, bonding pad 132 and connecting pads 140, 142, and capable of withstanding the temperature of the die-attach process may be used. As noted above, packaging device 100 may be subject to a temperature as high as about 350 °C when a gold-tin eutectic is used to attach a semiconductor die to the mounting pad 130 of the packaging device. Interconnecting elements 120, 122 may be located relative to mounting pad 130 and bonding pad 132, respectively, elsewhere than the centers shown. Moreover, more than one interconnecting element may be located within either or both of the mounting pad and the bonding pad.

[0018]

The material of pads 130, 132, 140, 142 is metal or another electricallyconductive material. Important considerations in selecting the material of the pads are adhesion to substrate 110, an ability to form a durable, low-resistance electrical connection with interconnecting elements 120 and 122 and an ability to withstand the temperature of the die attach process. In an embodiment, the structure of the pads is a seed layer of tungsten covered with layer of nickel about 1.2 μ m to about 8.9 μ m thick that is in turn covered with a layer of gold about 0.75 μ m thick. Other metals, alloys, conductive materials and multi-layer structures of such materials can be used.

[0019]

Packaging device 100 is used to package a semiconductor die. A

-7-

semiconductor device in which a semiconductor die is packaged using packaging device 100 described above will be described next.

[0020]

Figures 2A-2F are schematic diagrams illustrating an exemplary embodiment 200 of a semiconductor device in accordance with the invention. Semiconductor device 200 incorporates packaging device 100 in accordance with the invention. Elements of semiconductor device 200 that correspond to elements of packaging device 100 described above with reference to Figures 1A-1F are indicated using the same reference numerals and will not be described again in detail.

[0021] -

Semiconductor device 200 is composed of packaging device 100 described above with reference to Figures 1A-1F, a semiconductor die 250, encapsulant 252 and a bonding wire 254. In the example shown, semiconductor die 250 embodies a lightemitting diode and has anode and cathode electrodes (not shown) covering at least parts of its opposed major surfaces. Semiconductor die 250 is mounted on packaging device 100 with the metallization on its bottom major surface attached to mounting pad 130. Encapsulant 252 covers the semiconductor die and the part of the major surface 112 of substrate 100 where mounting pad 130 and bonding pad 132 are located. Bonding wire 254 extends between a bonding pad located on the top major surface of semiconductor die 250 and bonding pad 132.

[0022]

The bonding pad on the top major surface of semiconductor die 250 is typically part of or connected to the anode electrode of the light-emitting diode. The metallization on the bottom major surface of semiconductor die 250 typically constitutes the cathode electrode of the light-emitting diode. Thus, the anode electrode of semiconductor die 250 is electrically connected to connecting pad 142 by bonding wire 254, bonding pad 132 and interconnecting element 122, and the cathode electrode of semiconductor die 250 is electrically connected to connecting pad 140 by mounting pad 130 and interconnecting element 120.

[0023]

Encapsulant 252 has a thickness greater than the maximum height of bonding wire 254 above major surface 112. In the example shown, the encapsulant is transparent to enable semiconductor device 200 to emit the light generated by semiconductor die 250.

[0024] Semiconductor die 250 is composed of one or more layers (not shown) of any semiconductor material composed of elements from Groups II, III, IV, V and VI of

-8-

the periodic table in binary, ternary, quaternary or other form. Semiconductor die 250 may additionally include a non-semiconductor substrate material, such as sapphire, metal electrode materials and dielectric insulating materials, as is known in the art.

[0025]

In an embodiment of the above-described example in which semiconductor die 250 embodies a light-emitting diode, semiconductor die 250 is composed of a substrate of silicon carbide that supports one or more layers of (indium) gallium nitride. Such a light-emitting diode generates light in a wavelength range extending from ultra-violet to green. The bottom major surface (not shown) of the substrate remote from the layers of (indium) gallium nitride is coated with a metallization layer of a gold-tin alloy. A gold-tin eutectic attaches the semiconductor die to mounting pad 130, as described above, to provide a mechanical and electrical connection between the semiconductor die and the mounting pad.

[0026]

The material of bonding wire 254 is gold. A process known in the art as lowloop wire bonding is used to connect the bonding wire between the anode electrode of semiconductor die 250 and bonding pad 132. Using low-loop wire bonding minimizes the maximum height of the bonding wire above substrate 110, and, therefore, reduces the overall height of semiconductor device 200. Other processes for providing an electrical connection between a bonding pad on a semiconductor die and a bonding pad on a packaging device are known in the art and may be used instead, especially in applications in which device height is a less important consideration.

[0027]

[0028]

The material of encapsulant 252 is clear epoxy. Alternative encapsulant materials include silicone. Embodiments of semiconductor device 200 that neither emit nor detect light can use an opaque encapsulant.

In the example of semiconductor device 200 described above, semiconductor die 250 is embodied as a light-emitting diode. Semiconductor die 250 may alternatively embody another type of diode without modification to packaging device 100. Versions of packaging device 100 may be used to package semiconductor die other than those that embody such electrical components as diodes that have only two electrodes. Versions of packaging device 100 may be used to package semiconductor die that embody such electronic circuit elements as transistors and integrated circuits that have more than two electrodes. Such versions of packaging device 100 have a number of bonding pads, interconnecting elements and connecting pads corresponding to the number of bonding pads located on the top major surface of the semiconductor die. For example, a version of packaging device 100 for packaging a semiconductor die that embodies a transistor having collector, base and emitter electrodes, and in which the substrate metallization provides the collector electrode, has two bonding pads, two interconnecting elements and two connecting pads. Wire bonds connect the emitter bonding pad on the semiconductor die to one of the bonding pads on the packaging device and the base bonding pad on the semiconductor die to the other of the bonding pads on the packaging device.

9

[0029]

The connecting pads, e.g., connecting pads 140 and 142, of embodiments of packaging device 100 having multiple connecting pads may be arranged to conform with an industry standard pad layout to facilitate printed circuit layout. In such embodiments, the interconnecting elements may be offset from the centers of the respective mounting pads, bonding pads and connecting pads to allow the connecting pad layout to conform with such a standard pad layout. In some embodiments, one or more of the mounting pad, bonding pads and connecting pads may have a shape that differs from the regular shapes illustrated. Some irregular shapes include two main regions electrically connected by a narrow track. For example, an irregularly-shaped bonding pad includes a region to which the bonding wire is attached, a region connected to the interconnecting element and a narrow track interconnecting the two regions.

[0030]

Some versions of packaging device may accommodate two or more semiconductor die. In such versions, mounting pad 130 is sized large enough to accommodate the two or more semiconductor die. Additionally, such versions include sufficient bonding pads, interconnecting elements and connecting pads to make the required number of electrical connections to the semiconductor die. Alternatively, the packaging device may include two or more mounting pads. The mounting pads may be electrically connected to one another and thence to a common interconnecting element and connecting pad. Alternatively, each mounting pad may be electrically connected to a corresponding connecting pad by a respective interconnecting element.

[0031]

Semiconductor device 200 is used by mounting it on a printed circuit board or other substrate using conventional surface-mount techniques or other techniques known in the art. Semiconductor device 200 is placed on a surface of the printed

-10-

circuit board with connecting pads 140 and 142 aligned with respective pads on the printed circuit board. The printed circuit board is then passed across a solder wave to form a solder joint between connecting pads 140 and 142 and the respective pads on the printed circuit board. Alternatively, semiconductor device 200 may be affixed to a printed circuit board by a process known as infra-red reflow soldering in which a pattern of solder is applied to the printed circuit board using a stencil, semiconductor device 200 and, optionally, other components are loaded onto the printed circuit board and the printed circuit board assembly is irradiated with infra-red light to heat and reflow the solder. Other processes for attaching electronic components to printed circuit boards are known in the art and may alternatively be used. Packaging device 100 and semiconductor device 200 may additionally include adhesive regions on the major surface 114 of substrate 110 external to connecting pads 140 and 142 to hold the semiconductor device in place on the printed circuit board during soldering.

[0032]

In semiconductor device 200, packaging device 100 and encapsulant 252 collectively have a volume that is only about 15 times the volume of semiconductor die 250. Thus, packaging device 100 is well suited for use in high packing density applications. Moreover, packaging device 100 is fabricated from materials capable of withstanding the high temperatures involved in a die attach process that uses a gold-tin eutectic. Accordingly, packaging device 100 is well suited for packaging semiconductor die, such as the die of certain light-emitting devices, that require a die attach process that uses a gold-tin eutectic.

[0033]

As noted above, many printed circuit board assembly processes are designed to use standard device packages, but many standard device packages are incapable of withstanding the high temperatures involved in a die attach process that uses a goldtin eutectic. Figures 3A-3F are schematic drawings showing a second embodiment 300 of a packaging device in accordance with the invention. Packaging device 300 takes the form of a submount that enables semiconductor die that are mounted using a gold-tin eutectic or other high-temperature die attach process to be mounted in conventional semiconductor device packages that are incapable of withstanding such high temperatures. Moreover, packaging device 300 with a semiconductor die mounted thereon can be mounted in a conventional semiconductor device package as if it were a conventional semiconductor die. This allows conventional die attach, wire

-11-

bond and encapsulation processes to be used to assemble the final semiconductor device that incorporates the submount.

[0034]

Figures 3A-3F are schematic diagrams illustrating a second exemplary embodiment 300 of a packaging device for a semiconductor die in accordance with the invention. Packaging device 300 takes the form of a submount for a semiconductor die. Packaging device 300 is composed of a substrate 310, an interconnecting element 320, a mounting pad 330 and a connecting pad 340 (Figure 3E).

[0035]

Substrate 310 is substantially planar, has opposed major surfaces 312 and 314 and defines a through hole 316 that extends through the substrate between major surfaces 312 and 314. Interconnecting element 320 is electrically conductive and is located in through hole 316. Mounting pad 330 is electrically conductive and is located on a portion of the major surface 312 of substrate 310 in which through hole 316 is located. Alternatively, mounting pad 330 may cover major surface 312. Connecting pad 340 is electrically conductive and is located on a portion of the major surface 314 of the substrate in which through hole 316 is located. Alternatively, connecting pad 340 may cover major surface 314.

[0036].

Mounting pad 330 and connecting pad 340 are electrically connected to opposite ends of interconnecting element 320. Thus, interconnecting element 320 extending through the substrate in through hole 316 electrically connects mounting pad 330 to connecting pad 340.

[0037]

Materials and other details of substrate 310, interconnecting element 320, mounting pad 330 and connecting pad 340 are the same as those of substrate 110, interconnecting element 120, mounting pad 130 and connecting pad 140, respectively, of packaging device 100 described above with reference to Figures 1A-1F and will therefore not be described again here.

[0038]

A semiconductor device in which a semiconductor die is packaged using packaging device 300 described above will be described next.

[0039]

Figures 4A-4F are schematic diagrams illustrating an exemplary embodiment 400 of a semiconductor device in accordance with the invention. Semiconductor device 400 incorporates packaging device 300 in accordance with the invention. Elements of semiconductor device 400 that correspond to elements of semiconductor device 200 described above with reference to Figures 2A-2F and of packaging device 300 described above with reference to Figures 3A-3F are indicated using the same reference numerals and will not be described again in detail.

-12-

[0040]

Semiconductor device 400 is composed of a semiconductor die 250 mounted on packaging device 300 described above with reference to Figures 3A-3F. In the example shown, semiconductor die 250 embodies a light-emitting diode and has anode and cathode electrodes (not shown) covering at least parts of its opposed major surfaces. Specifically, semiconductor die 250 is mounted on packaging device 300 with the metallization on its bottom major surface attached to mounting pad 330. The metallization on the bottom major surface of semiconductor die 250 typically constitutes the cathode electrode of the light-emitting diode. Thus, the cathode electrode of semiconductor die 250 is electrically connected to connecting pad 340 by mounting pad 330 and interconnecting element 320. The top major surface of semiconductor die 250 typically includes a bonding pad that is typically part of or connected to the anode electrode of the light-emitting diode. This bonding pad remains exposed for later connection to the conventional semiconductor packaging device in which semiconductor device 400 will later be mounted.

[0041]

Semiconductor device 400 is used by mounting it on a conventional semiconductor packaging device (not shown), such as the lead frame of a plastic package. Specifically, semiconductor device 400 is mounted on the lead frame with: connecting pad 340 attached to a conductive mounting surface of the lead frame. Connecting pad 340 is attached to the mounting surface of the lead frame using a lowtemperature die attach process, such as one that uses silver epoxy. Thus, semiconductor device 400 is compatible with conventional semiconductor device assembly processes. One or more bonding wires (not shown) are connected between bonding pads on the exposed major surface of semiconductor device 400 mounted thereon is then encapsulated to complete the fabrication of the semiconductor device. Semiconductor device 400 may be mounted on or in conventional semiconductor packaging devices other that the lead frame based packaging device just exemplified.

[0042]

Semiconductor device 400 is also suitable for attaching directly to a printed circuit board. A conventional die attach process can be used to attach connecting pad

-13-

340 directly to a suitably-sized pad on the printed circuit board. Such a die attach process does not subject the printed circuit board to the high temperatures that were used to attach semiconductor die 250 to the mounting pad 330 of packaging device 300.

[0043]

A fabrication method in accordance with the invention will now be described. The fabrication method can be used to fabricate the packaging devices described above with reference to Figures 1A-1F and 3A-3F. In the method, a substrate is provided. The substrate is substantially planar, has opposed major surfaces, and includes a through hole extending between the major surfaces. The through hole is filled with a conductive interconnecting element. A conductive mounting pad and a conductive connecting pad are formed on different ones of the major surfaces in electrical contact with the conductive interconnecting element.

[0044]

The fabrication method will now be described in further detail with reference to Figures 5A-5C, which show a highly simplified example of the method in which two packaging devices similar to packaging device 100 described above with reference to Figures 1A-1F are fabricated in a wafer. As noted above, hundreds of packaging devices are typically fabricated simultaneously in a single wafer of substrate material.

[0045]

Figure 5A shows a wafer 510 of substrate material. A portion of the wafer constitutes the substrate of each of the packaging devices that will be fabricated in the wafer. Wafer 510 has opposed major surfaces 512 and 514. Portions of major surfaces 512 and 514 constitute the major surfaces of each of the packaging devices that will be fabricated in the wafer. The material of wafer 510 is one of the substrate materials described above.

[0046]

Defined in wafer 510 is at least one through hole for each of the packaging devices that will be fabricated in the wafer. A packaging device similar to packaging device 300 described above with reference to Figures 3A-3F has one through hole per packaging device. In the example shown in Figure 5A, each packaging device is similar to packaging device 100 described above with reference to Figures 1A-1F and has two through holes per packaging device. Through holes 516 and 518 of one of the packaging devices and through holes 517 and 519 of the other of the packaging devices are shown.

-14-

[0047]

In an embodiment, through holes 516-519 are formed by punching. The through holes may alternatively be formed by drilling or laser ablation. Many other ways suitable for forming holes having a diameter in a range from about 100 μ m to about 2mm are known in the art and may be used instead.

[0048]

Figure 5B shows interconnecting elements 520-523 being introduced into through holes 516-519, respectively, to fill the through holes. Interconnecting elements 520-523 are slugs of conductive material having a diameter smaller than the diameter of the through holes and a length larger than the thickness of wafer 510. In an embodiment, the material of the interconnecting elements is tungsten. A squeezing process is used to fill the through holes with the interconnecting elements. The squeezing process introduces the interconnecting elements into the through holes and then reduces the length and increases the diameter of the interconnecting elements. The squeezing process leaves the ends of the interconnecting elements approximately flush with respective major surfaces 512 and 514, and the interconnecting elements retained in the through holes by friction. An adhesive may additionally or alternatively be used to retain the interconnecting elements in the through holes.

[0049]

The through hole may be filled with the interconnecting element in other ways. For example, through-hole plating may be used. In other alternatives, screen printing or metal deposition are used. A through hole will be regarded as having been filled with an interconnecting element even when the interconnecting element occupies only part of the volume of the through hole.

[0050]

Figure 5C shows mounting pad 530 and connecting pad 540 formed on major surfaces 512 and 514, respectively, of wafer 510 in electrical contact with the opposite ends of interconnecting element 520. Figure 5C additionally shows mounting pad 531 and connecting pad 541 formed on major surfaces 512 and 514, respectively, in electrical contact with interconnecting element 521, bonding pad 532 and connecting pad 542 formed on major surfaces 512 and 514, respectively, in electrical contact with interconnecting element 522, and 514, respectively, in electrical contact with interconnecting element 522, and bonding pad 533 and connecting pad 543 formed on major surfaces 512 and 514, respectively, in electrical contact with interconnecting element 522, and bonding pad 533 and connecting pad 543 formed on major surfaces 512 and 514, respectively, in electrical contact with interconnecting element 523.

[0051]

Conductive pads 530-533 and 540-543 are formed on wafer 510 by electro less plating using a screen printed mask. A photo mask may alternatively be used.

-15-

Examples of other selective processes that may be used to form pads 530-533 and 540-543 are electroplating, screen printing and metal deposition. In another embodiment, major surfaces 512 and 514 are each initially covered with a layer of metal using a cladding process. The layer of metal may take the form a metal foil pressed into contact with the respective major surface to cause the foil to adhere to the wafer. An adhesive may be used to increase adhesion. Portions of the layer of metal are then selectively removed to define pads 530-533 and 540-543. A mask and etch process may be used to perform the selective removal.

[0052]

Packaging devices in accordance with the invention are typically supplied to users in the wafer state shown in Figure 5C so that they can be used in wafer-scale assembly processes. However, the packaging devices can alternatively be supplied singly. Figure 5D shows an optional additional element of the above-described fabrication method in which wafer 510 is singulated into individual packaging devices 100 and 101. Singulation may be performed by sawing, scribing and breaking or by another singulation process.

[0053]

In a practical embodiment of the above-described method, through holes 516-519 are formed in wafer 510 (Figure 5A), the through holes are filled with interconnecting elements 520-523 (Figure 5B) and regions of tungsten, each of which constitutes a seed layer for one of the conductive pads 530-533 and 540-543, are screen printed on the wafer with the wafer in its "green", i.e., unfired state. The wafer is then fired. After the wafer has been fired, an electroless plating process is performed to deposit one or more additional layers of metal to complete the formation of conductive pads 530-533 and 540-543 (Figure 5C).

[0054]

A method in accordance with the invention for fabricating a semiconductor device using the wafer-scale device packages shown in Figure 5C will now be described. The method can be used to fabricate the semiconductor devices described above with reference to Figures 2A-2F. Portions of the method can be used to fabricate the semiconductor devices illustrated in Figures 4A-4F. In the method, a semiconductor die is mounted on the mounting pad of the packaging device, a bonding wire is connected between the semiconductor die and the bonding pad of the packaging device, and the semiconductor die and at least a portion of the major surface of the packaging device on which the mounting pad is located are

-16-

encapsulated.

[0055]

The fabrication method will now be described in further detail with reference Figures 6A-6D, which show a highly simplified example in which two semiconductor devices similar to semiconductor device 200 described above with reference to Figures 2A-2F are fabricated. As noted above, hundreds of semiconductor devices are typically fabricated simultaneously on a single wafer.

[0056]

Figure 6A shows a wafer-scale array 600 of packaging devices supplied in wafer-scale form on wafer 510. Semiconductor device 250 is mounted on mounting pad 530 and a semiconductor device 251 is mounted on mounting pad 531. In an embodiment, a semiconductor die having a gold-tin metallization on its bottom major surface is placed on each mounting pad 530, 531 on wafer 510. The wafer is then heated to a temperature in the range from about 280 °C to about 350 °C for a time in the range from about one second to about 60 seconds. The gold-tin eutectic that forms attaches the semiconductor die to the respective mounting pad when the wafer is allowed to cool.

[0057]

Other die attach processes, including die attach processes that require substantially lower peak temperatures, are known in the art and may be used instead of the die attach process just described. Not all die attach processes are suitable for use with all die metallizations, however.

[0058]

Figure 6B shows a bonding wire 254 connected between a bonding pad (not shown) on the exposed major surface of semiconductor die 250 and bonding pad 532 and a bonding wire 255 connected between a bonding pad (not shown) on the exposed major surface of semiconductor die 251 and bonding pad 533.

[0059]

In an embodiment, low loop wire bonding is used to connect bonding wires 254, 255 between semiconductor die 250, 251 and bonding pads 532, 533. Other ways to electrically connect a bonding pad located on the exposed surface of a semiconductor die to a bonding pad similar to bonding pads 532, 533 are known the art and can alternatively be used.

[0060]

Figure 6C shows semiconductor die 250 and a portion of major surface 512 on which mounting pad 530 is located encapsulated by encapsulation 252, and semiconductor die 251 and a portion of major surface 512 on which mounting pad 531 is located encapsulated by encapsulation 253.

-17-

[0061]

In an embodiment, the encapsulant is clear epoxy. Silicone is another suitable encapsulant. Other encapsulants are known in the art and may be used where appropriate. In an embodiment, the encapsulant was applied by transfer molding. Other application processes are known in the art and may be used where appropriate. Examples of other suitable application processes include injection molding, casting and dam and fill.

[0062]

Figure 6D shows wafer 510 after it has been singulated into individual semiconductor devices 200 and 201. Singulation may be performed by sawing, scribing and breaking or by another suitable singulation process. The semiconductor devices fabricated on wafer 510 may be electrically tested before the wafer is singulated. The ability to test the semiconductor devices at the wafer scale level substantially reduces the cost of testing.

The processes illustrated in Figures 6B and 6C are omitted when the method illustrated in Figures 6A-6D is used to fabricate a submount semiconductor device similar to that described above with reference to Figures 4A-4F.

[0064]

[0063]

This disclosure describes the invention in detail using illustrative embodiments. However, it is to be understood that the invention defined by the appended claims is not limited to the precise embodiments described.

Claims

We claim:

5

1. A packaging device for semiconductor die, the packaging device comprising:

a substantially planar substrate having opposed major surfaces; a conductive mounting pad located on one of the major surfaces;

a conductive connecting pad located on the other of the major surfaces; and a conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the connecting pad.

2. The packaging device of claim 1, in which the substrate comprises ceramic.

3. The packaging device of claim 1, in which the substrate comprises a material selected from epoxy laminate and silicon.

4. The packaging device of claim 1, in which the mounting pad and the connecting pad each comprise at least one of copper, silver, gold, nickel and tungsten.

5. The packaging device of claim 1, in which the conductive interconnecting element comprises tungsten.

6. The packaging device of claim 1, additionally comprising:
 a bonding pad located on the one of the major surfaces,
 an additional conductive connecting pad located on the other of the
 major surfaces, and

major 3

5

5

an additional conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad.

7. The packaging device of claim 6, in which the substrate comprises ceramic.

8. The packaging device of claim 6, in which the substrate comprises a material selected from epoxy laminate and silicon.

9. The packaging device of claim 6, in which the mounting pad, the bonding pad and the connecting pads each comprise at least one of copper, silver, gold, nickel and tungsten.

10. The packaging device of claim 6, in which the interconnecting element comprises tungsten.

11. A semiconductor device, comprising:

a substantially planar substrate having opposed major surfaces;

a conductive mounting pad located on one of the major surfaces;

a conductive connecting pad located on the other of the major surfaces;

a conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the connecting pad; and

a semiconductor die attached to the mounting pad.

5

13. The semiconductor device of claim 11, in which the substrate comprises a material selected from epoxy laminate and silicon.

14. The semiconductor device of claim 11, in which the mounting pad and the connecting pad each comprise at least one of copper, silver, gold, nickel and tungsten.

15. The semiconductor device of claim 11, in which the conductive interconnecting element comprises tungsten.

16. The semiconductor device of claim 11, additionally comprising:

a conductive bonding pad located on the one of the major surfaces;

an additional conductive connecting pad located on the other of the major surfaces;

an additional conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad, and

a bonding wire extending between the semiconductor die and the bonding pad.

17. The semiconductor device of claim 16, additionally comprising an encapsulant encapsulating the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located.

18. The semiconductor device of claim 16, in which the substrate comprises a material selected from ceramic, epoxy laminate and silicon.

19. The semiconductor device of claim 16, in which the mounting pad, the bonding pad and the connecting pads each comprise at least one of copper, silver, gold, nickel and tungsten.


20. The semiconductor device of claim 16, in which the conductive interconnecting element comprises tungsten


-22-


Abstract

[0065]

The packaging device includes a substrate, a mounting pad, a connecting pad and an interconnecting element. The substrate is substantially planar and has opposed major surfaces. The mounting pad is conductive and is located on one of the major surfaces. The connecting pad is conductive and is located on the other of the major surfaces. The conductive interconnecting element extends through the substrate and electrically interconnects the mounting pad and the connecting pad. The packaging device has a volume that is only a few times that of the semiconductor die and can be fabricated from materials that can withstand high-temperature die attach processes. The packaging device can be configured as the only packaging device used in the semiconductor device or as a submount for a semiconductor die that requires a hightemperature die attach process.







Kong Weng Lee et al. Packaging Device for Semiconductor Die and Semiconductor Device Incorporating Same Agilent Docket No. 70030259 Sheet 2 of 8




FIG.1F

FIG.1E





FIG.2F








FIG.4A

Kong Weng Lee et al. Packaging Device for Semiconductor Die and Semiconductor Device Incorporating Same Agilent Docket No. 70030259 Sheet 5 of 8










FIG.3F



Kong Weng Lee et al. Packaging Device for Semiconductor Die and Semiconductor Device Incorporating Same Agilent Docket No. 70030259 Sheet 6 of 8









FIG.4C











FIG.4E


Kong Weng Lee et al. Packaging Device for Semiconductor Die and Semiconductor Device Incorporating Same Agilent Docket No. 70030259 Sheet 7 of 8













Kong Weng Lee et al. Packaging Device for Semiconductor Die and Semiconductor Device Incorporating Same Agilent Docket No. 70030259 Sheet 8 of 8












FIG.6C




FIG.6D

ATTORNEY DOCKET NO. 70030259

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a bal w named inventor. I hereby declare that:

My residence/post office address and citizenship are as stated below next to my name;

I believe I am the riginal, first and sole inv ntor (if only ne name is listed bel w) r an riginal, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and f r which a patent is sought on the inventi n entitled:

PACKAGING DEVICE FOR SEMICONDUCTOR DIE, AND SEMICONDUCTOR DEVICE INCORPORATING

th specification of which is attached hereto unless the following box is checked:

() was filed on ______ as US Application Serial No. or PCT International Application Number ______ and was amended on ______ (if applicable).

I hereby state that i have reviewed and understood the contents of the above-identified specification, including the claims, as amended by any amendment(a) referred to above. I acknowledge the duty to disclose all information which is material to patentability as defined in 37 CFR 1.56.

Foreign Application(s) and/or Claim of Foreign Priority

I hereby cleim foreign priority benefits under Title 35, United States Code Section 119 of any foreign application(s) for patent or inventor(s) certificate listed below and have also identified below any foreign application for patent or inventor(s) certificate having a filing date before that of the application on which priority is claimed:

COUNTRY	APPLICATION NUMBER	DATE FILED	PRIORITY CLAIMED UNDER 36 U.S.C. 119
			YES: ND:
			YES: NO:

Provisional Application

I hereby claim the benefit under Title 35, United States Code Section 119(e) of any United States provisional application(s) listed below:

APPLICATION SERIAL NUMBER	FILING DATE

U. S. Priority Claim

I hereby claim the benefit under Titls 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filling date of the prior application and the national or PCT international filling date of this application:

APPLICATION SERIAL NUMBER	PILING DATE	STATUS (patented/pending/abandoned)
		•

POWER OF ATTORNEY:

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

Alexa Aunte mar

Customer Number 022878	Number Bar Code Label here
Send Correspondence to:	Direct Telephone Calls To:
Agilent Technologies, INC.	
Logal Department, DL429	lan Hardoastie
Intellectual Property Administration	
P Box 7589	(650) 485-3015
Loveland, Colorado 80537-0599	

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that wiliful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such wiliful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Inventor:	Kong We	na Lee			0	ithet	nethip:	i al i	vsian		
Residence:	Lahat	Court	48-2-1	Jalan	Sekolah	La	Sall	•	10450	Penang,	Malaysia
Post Office Address	Same a	s Reside	100a						_		
- T.	And	1h	l		<u> </u>	á	26	ć	Inne	2203	
Rav 01/02 (DecPwr)		te Page Tw	Der Additte	onal Inventi	Dat Dat Signaturei	-				Page	1 of 2

JUN-2003 15:46	FROM AGILENT RND DEPT	TO 64810016504855487 P.03
ECLARATION AND I OR PATENT APPLIC	POWER OF ATTORNEY ATI N (continued)	ATTORNEY DOCKET NO. 70030259
I Name of # 2 joint invents	or: Kee Yean Ng	Citizenship: Malaysian
sidence:	6. Balaman Kikik, Teman	Inderguasih, 13600 Prai, Pepang, Halaysia
ost Office Address;	Sam as Residence	
- Ngt	alka	June 26, 2003
	0	Dete
d Name of # 3 joint invent	or: Yew Cheong Kuan	Citizenship: Malaysian
eddence:	8-4-5 Desa University, Jalan S	ungao Dua, 11700 Penang, Malaysia
ost Office Address:	Same as Residence	
	all -	June 26, 2003
WEINTER & BUILTERING		Date
ull Name of # 4 joint Invent	tor: Gin Ghee Ten	Citizenship: Majayalan
		ri, Hilir Payar Terubong 1, Relau, 11900
lesidençe:	Same as Residence	Bayan Lepas, Penang, Malaysia
ost filce Address:	artuillo	
	arguso	June 26, 2003
0.		
full Name of # 6 joint inven	tor: Cheng Why Tan	Citizenship: Malaysian
ful Name of # 6 joint Inven Residence:		CHizenship: Halaysian Bukit Tengab, 14000, Bukit Mertejam,
		Bukit Tengeb, 14000, Bukit Mertejam, Penang, Malaysia
lesidence: Post Office Addrese:	3843. Chip Joo Betate.	Bukit Tengeb, 14000, Bukit Mertejam, Penang, Malaysia
tesidence:		Bukit Tangah, 14000, Bukit Martajam,
lesidence: Post Office Addrese:		Bukit Rengeb, 14000, Bukit Mertejan, Penang, Malaysia June 2-6, 2003
lesidence: Post Office Addrese:	3843. Chip Joo Betate. Bare as Besidence Couly M	Bukit Rengeb, 14000, Bukit Mertejan, Penang, Malaysia June 2-6, 2003
lasidence: Post Office Addrese: Aventor's significane Full Name of # 6 joint inven	3843. Chip Joo Betate. Bare as Besidence Couly M	Bukit Tangah, 14000, Bukit Martajan, Penang, Malaysia June 2-6, 20 03 Data
lasidance: Post Office Address: NVENTOF & SignEture Full Name of # 6 joint inven Residence:	3843. Chip Joo Betate. Bare as Besidence Couly M	Bukit Tangah, 14000, Bukit Martajan, Penang, Malaysia June 2-6, 20 03 Data
lasidence: Post Office Addrese: Aventor's significane Full Name of # 6 joint inven	3843. Chip Joo Betate. Bare as Besidence Couly M	Bukit Tangah, 14000, Bukit Martajan, Penang, Malaysia June 2-6, 20 03 Data
lasidance: Post Office Address: NVENTOF & SignEture Full Name of # 6 joint inven Residence:	3843. Chip Joo Betate. Bare as Besidence Couly M	Bukit Tangah, 14000, Bukit Martajan, Penang, Malaysia June 2-6, 20 03 Data
lasidence: Post Office Address: Aventor's signisture Full Name of # 6 joint inven Residence: Post Office Address:	3843. Chip Joo Betate. Bare as Besidence Couly M	Bukit Tengah, 14000, Bukit Martajan, Penang, Malaysia June 2-6, 2003 Deta Citizenahlp:
lasidance: Post Office Address: NVENTOF'S SIGNETURE Full Name of # 6 joint inven Residence: Post Office Address: INVENTOF'S SIGNETURE	- 3843. Chip Joo Batata, - Same as Residence - Conff. 	Bukit Tengah, 14000, Bukit Martajan, Penang, Malaysia June 2-6, 20 03 Deta Citizenahlp: Deta
lasidance: Post Office Address: Inventor's signisture Full Name of # 6 joint inven Post Office Address: Inventor's signisture Full Name of # 7 joint inver	- 3843. Chip Joo Batata, - Same as Residence - Conff. 	Bukit Tengah, 14000, Bukit Martajan, Penang, Malaysia June 2-6, 2003 Deta Citizenahlp:
lasidance: Post Office Address: NVENTOF'S SIGNETURE Full Name of # 6 joint inven Residence: Post Office Address: INVENTOF'S SIGNETURE	- 3843. Chip Joo Batata, - Same as Residence - Conff. 	Bukit Tengah, 14000, Bukit Martajan, Penang, Malaysia June 2-6, 20 03 Deta Citizenahlp: Deta
lasidance: Post Office Address: Inventor's signisture Full Name of # 6 joint inven Post Office Address: Inventor's signisture Full Name of # 7 joint inver	- 3843. Chip Joo Batata, - Same as Residence - Conff. 	Bukit Tengah, 14000, Bukit Martajan, Penang, Malaysia June 2-6, 20 03 Deta Citizenahlp: Deta
Residence: Post Office Address: INVENTOF'S SIGNETURE Full Name of # 6 joint inven Residence: Post Office Address: Full Name of # 7 joint inver Residence: Post Office Address:	- 3843. Chip Joo Batata, - Same as Residence - Conff. 	Bukit Tangab, 14000, Bukit Martajam, Penang, Malaysia June 2-6, 2003 Data Citizenahip: Data
Residence: Post Office Address: INVENTOF'S SIGNETURE Full Name of # 6 joint inven Residence: Full Name of # 7 joint inver Residence:	- 3843. Chip Joo Batata, - Same as Residence - Conff. 	Bukit Tengah, 14000, Bukit Martajan, Penang, Malaysia June 2-6, 20 03 Deta Citizenahlp: Deta
Residence: Post Office Address: INVENTOF'S SIGNETURE Full Name of # 6 joint inven Residence: Post Office Address: Full Name of # 7 joint inver Residence: Post Office Address:	- 3843. Chip Joo Batata, - Same as Residence - Conff. 	Bukit Tangab, 14000, Bukit Martajam, Penang, Malaysia June 2-6, 2003 Data Citizenahip: Data
lesklense: "est Office Address: HVENTOF'S Significate Post Office Address: HVENTOF'S Significate Full Name of # 7 joint inver Residence: Post Office Address: HVENTOF'S Significate		Bukit Tangab, 14000, Bukit Martajam, Penang, Malaysia June 2-6, 2003 Data Citizenahip: Data
Residence: Post Office Address: INVENTOF'S SIGNETURE Full Name of # 6 joint inven Residence: Post Office Address: Full Name of # 7 joint inver Residence: Post Office Address:		Bukit Tangab, 14000, Bukit Martajam, Penang, Malaysia June d-6, 20 o.3 Data Citizenahip: Data
lasidance: Post Office Address: INVENTOF'S SIGNETURE Full Name of # 6 joint inven Residence: Post Office Address: INVENTOF'S SIGNETURE Full Name of # 7 joint inver Residence: Full Name of # 8 joint inve Residence:		Bukit Tangab, 14000, Bukit Martajam, Penang, Malaysia June d-6, 20 o.3 Data Citizenahip: Data
lasidance: Post Office Address: Wenter & Signisture Full Name of # 6 joint inven Residence: Full Name of # 7 joint inver Residence: Post Office Address: RVENDY'S SIGNETIVE Full Name of # 8 joint inve		Bukit Tangab, 14000, Bukit Martajam, Penang, Malaysia June d-6, 20 o.3 Data Citizenahip: Data
lasidance: Post Office Address: INVENTOF'S SIGNETURE Full Name of # 6 joint inven Residence: Post Office Address: INVENTOF'S SIGNETURE Full Name of # 7 joint inver Residence: Full Name of # 8 joint inve Residence:		Bukit Tangab, 14000, Bukit Martajam, Penang, Malaysia June d-6, 20 o.3 Data Citizenahip: Data

.

PATENT APPLICATION SERIAL NO.

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FEE RECORD SHEET

07/02/2003 MGEBREM1 00000032 501078 10608605 01 FC:1001 750.00 DA

> PTO-1556 (5/87)

*U.S. Government Printing Office: 2002 - 489-267/69033

	Application or Docket Number PATENT APPLICATION FEE DETERMINATION RECORD												
			ive Janua						1	1060	58	605	5
		CLAIMS AS	S FILED - (Column	-	(Colu	mn 2)		SMALL TYPE	EN		OR	OTHER SMALL I	
то	TAL CLAIMS		20			96. 199. (B. 199.) • (66 199.)	ſ	RAT	E	FEE		RATE	FEE
FO	R		NUMBER I	ILED	NUMBI	ER EXTRA	Ī	BASIC	FEE	375.00	OR	BASIC FEE	750.00
то	TAL CHARGEA	BLE CLAIMS	- μ ⁱ min	us 20=	*	8-		X\$ 9)=		OR	X\$18=	
IND	EPENDENT CL	AIMS	2-mi	nus 3 ≈	*	0-	Ī	X42	=		OR	X84=	
мU	LTIPLE DEPEN	DENT CLAIM PI	RESENT				ľ	+140			OR	+280=	
* f	the difference	in column 1 is	less than ze	ro, enter	[.] "0" in c	olumn 2	L	TOTA		12	OR	TOTAL	750
	C	LAIMS AS A	MENDED	- PAR	TI	2 C			·			OTHER	THAN
	Farst kill and a	(Column 1)	Internet and the second	(Colur HIGH		(Column 3)		SMA		ENTITY	OR	SMALL	
AMENDMENT A		REMAINING AFTER AMENDMENT		NUM PREVIO PAID	BER DUSLY	PRESENT EXTRA		RAT	E	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
MON	Total	*	Minus	**		=		X\$ 9	=		OR	X\$18=	
AME	Independent	*	Minus	***		=		X42	=		OR	X84=	
	FIRSTPRESE	NTATION OF M		PENDEN	CLAIM			+140	=		OR	+280=	
	·						L	TO				TOTAL ADDIT. FEE	
		(Column 1)		(Colu	mn 2)	(Column 3)	_ ^	ADDIT. F			4	ADDIT. FEE	
AMENDMENT B		CLAIMS REMAINING AFTER AMENDMENT		High Num Previo Paid	BER	PRESENT EXTRA		RAT	E	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
MON	Total	*	Minus	**		=] [X\$ 9	=		OR	X\$18=	
AME	Independent	*	Minus	***		=]	X42:			OR	X84=	
ľĽ	FIRST PRESE	NTATION OF M	ULTIPLE DEF	PENDEN	CLAIM		Jţ	+140				+280=	
							E	TO	TAL		OR OR	TOTAL	
		(Column 1)		(Colu	mn 2)	(Column 3)	ļ	ADDIT. F	FEE			ADDIT. FEE	
AMENDMENT C		CLAIMS REMAINING AFTER AMENDMENT		HIGH NUM PREVI	IEST	PRESENT EXTRA		RAT	E	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
NDN	Total	*	Minus	**		=		X\$ 9	=		OR	X\$18=	
AME	Independent	*	Minus	***		=		X42	=		OR	X84=	
Ľ	I FIRST PRESE	ENTATION OF M		PENDEN	I CLAIM		₁ ŀ	+140				+280=	
		imn 1 is less than t					ູ່ໄ	+140 TO			OR	TOTAL	<u> </u>
	*If the "Highest Nu	mber Previously P Imber Previously F	aid For" IN TH	IS SPACE	is less that	an 3, enter "3."		addit. F	EE		OR	ADDIT. FEE	
	The "Highest Nun	nber Previously Pa	aid For" (Total c	r Independ	tent) is the	e nighest numbe	er fou	ind in th	e api	propriate bo	x in co	numn 1.	
FOR	M PTO-875 (Rev. 1.	2/02) U.S. G	overnment Printing (Office: 2003 -	- 498-278/69	9151	Pate	ent and T	rader	nark Office, U	.S. DE	PARTMENT O	FCOMMERCI

t

		UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	Frademark Office OR PATENTS
FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
06/27/2003	Kong Weng Lee	70030259-1	2253
0 08/23/2004		EXAM	INER
CHNOLOGIES, INC.		MAGEE, T	HOMAS J
		ART UNIT	PAPER NUMBER
		2811	
	06/27/2003 0 08/23/2004	06/27/2003 Kong Weng Lee 0 08/23/2004 CHNOLOGIES, INC. nt, DL429	United States Patent and Address: COMMISSIONER F P.O. Box 1450 Address: COMMISSIONER F P.O. Box 1450 Alexandria: Virginia 223 FILING DATE FIRST NAMED INVENTOR 06/27/2003 Kong Weng Lee 0 08/23/2004 CHNOLOGIES, INC. MAGEE, T nt, DL429 ART UNIT

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	CA
	10/608,605	LEE ET AL.	
Office Action Summary	Examiner	Art Unit	
	Thomas J. Magee	2811	
The MAILING DATE of this communication app	pears on the cover sheet wi	th the correspondence ac	ldress
Period for Reply			
 A SHORTENED STATUTORY PERIOD FOR REPL' THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. If the period for reply specified above is less than thirty (30) days, a repl. If NO period for reply specified above, the maximum statutory period V. Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). 	36(a). In no event, however, may a re y within the statutory minimum of thirt will apply and will expire SIX (6) MON , cause the application to become AB	eply be timely filed y (30) days will be considered time THS from the mailing date of this c ANDONED (35 U.S.C. § 133).	ly. ommunication.
Status			
1) Responsive to communication(s) filed on	·		
2a) This action is FINAL . 2b) This	action is non-final.		
3) Since this application is in condition for alloward	-		e merits is
closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D	. 11, 453 O.G. 213.	
Disposition of Claims			
4) Claim(s) <u>1-20</u> is/are pending in the application			
4a) Of the above claim(s) is/are withdraw	wn from consideration.		
5) Claim(s) is/are allowed.			
6) Claim(s) <u>1-20</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and/o	r election requirement.		
Application Papers			
9) The specification is objected to by the Examine	er.		
10) The drawing(s) filed on is/are: a) acc	epted or b) dbjected to I	by the Examiner.	
Applicant may not request that any objection to the	drawing(s) be held in abeyan	ce, See 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the correct			
11) The oath or declaration is objected to by the Ex	caminer. Note the attached	I Office Action or form P	FO-152.
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. §	119(a)-(d) or (f).	
a) All b) Some * c) None of:			
1. Certified copies of the priority document	s have been received.		
2. Certified copies of the priority document	s have been received in A	pplication No	
3. Copies of the certified copies of the prior	•	received in this National	Stage
application from the International Bureau			
* See the attached detailed Office action for a list	or the certified copies not	received.	
Attachment(s)			
1) X Notice of References Cited (PTO-892)	4) 🗍 Interview S	ummary (PTO-413)	
2) 🛄 Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date	- 150
 Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 	5) 🛄 Notice of In 6) 🛄 Other:	formal Patent Application (PT)	J-132)
J.S. Patent and Trademark Office PTOL-326 (Rev. 1-04) Office Ac	ction Summary	Part of Paper No./Mail D	ate 08142004

Application/Control Number: 10/608,605 Art Unit: 2811

DETAILED ACTION

Claim Rejections – 35 U.S.C. 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1, 2, 4, 6, 7, and 10 are rejected under 35 U.S.C. 102(b) as being anticipated by Wyland (US 5,986,885).

3. Regarding Claim 1, Wyland discloses a packaging device for semiconductor die, comprising:

a substantially planar substrate having opposed major surfaces (60) (Figure 6),

a conductive "mounting pad" (61) located on one of the major surfaces,

a conductive "connecting pad" (63) located on the other of the major surfaces, and

a conductive interconnecting element (62) extending through the substrate (60) and

electrically interconnecting the mounting pad (61) and connecting pad (63).

4. Regarding Claims 2 and 7, Wyland discloses (Col. 7, lines 22 – 25) that the substrate comprises ceramic.

5. Regarding Claims 4 and 9, Wyland discloses (Col. 7, lines 31 – 39) that the mounting pad (61), and the connecting pad (63) are composed of copper.

6. Regarding Claim 6, Wyland discloses the packaging device of Claim 1, additionally comprising:

a bonding pad (right side, Figure 6) (31) (Col. 7, lines 19 – 21) located "on" one of the major surfaces,

an additional conductive connecting pad (63, right side) located on the other of the major surfaces, and

an additional conductive interconnecting element (62, right side) extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad.

7. Claims 11, 12, 16, and 17 are rejected under 35 U.S.C. 102(b) as being anticipated by Horiuchi et al. (US 6,084,295).

Regarding Claim 11, Horuichi et al. disclose a semiconductor device, comprising:
 a substantially planar substrate having opposed major surfaces (5) Figure 1),
 a conductive "mounting pad" (upper surface) (Figures 1, 7(a) and 7(c)) (Col. 6, line 64 –

Col. 7, line 2) located on one of the major surfaces,

a conductive connecting pad located on the other of the major surfaces Figures 1, 7(a) and

7(c)) (Col. 6, line 64 - Col. 7, line 2),

a conductive interconnecting element (42) extending through the substrate and electrically connecting the mounting pad and the connecting pad (Col. 6, line 64 – Col. 7, line 2), and a semiconductor die (10) (Figure 1) attached to the mounting pad.

9. Regarding Claims 12 and 18, Horiuchi et al. discloses (Col. 6, lines 1 - 3) that the substrate is ceramic.

10. Regarding Claim 16, the three claim elements are discussed in Claim 11. Further, Horiuchi et al. disclose a bonding wire (20) (Figure 1) extending between the semiconductor die (10) and the bonding pad.

11. Regarding Claim 17, Horiuchi et al. disclose that an encapsulant (34) (Figure 1) encapsulates the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located (Col. 5, lines 34 - 37).

Claim Rejections – 35 U.S.C. 103

12. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obvious-

ness rejections set forth in this Office Action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

13. Claims 3 and 8 are rejected under 35 103(a) as being unpatentable over Wyland, as applied to Claims 1, 2, 4, 6, 7, and 10, and further in view of Electronic Packaging and Production ("Innovative PCB Reinforcement," (February, 1997), p. 1).

Application/Control Number: 10/608,605 Art Unit: 2811

14. Regarding Claims 3 and 8, Wyland does not disclose a substrate material composed of epoxy laminate. However, epoxy laminate substrates are well known and widely used in the art. Electronic Packaging and Production discloses (p. 1, middle column, bottom para.) that epoxy laminate substrates have been in use for almost a decade. Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the disclosures of Electronic Packaging and Technology with Wyland to obtain a device with increased reliability and reduced fatigue at joints (p. 1, left column, 5th para.).

15. Claims 5 and 10 are rejected under 35 103(a) as being unpatentable over Wyland, as applied to Claims 1, 2, 4, 6, 7, and 10, and further in view of Wilson et al. ("Handbook of Multilevel Metallization for Integrated Circuits," Noyes Publ., Westwood, New Jersey, (1993), p. 868 – 872).

16. Regarding Claims 5 and 10, Wyland does not disclose a conductive interconnecting element (via) comprising tungsten. Wilson et al. disclose that conductive interconnect elements (vias) composed of tungsten are well established in the art (p.868, lines 7 - 12). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Wilson et al. with Wyland to reduce costs (p. 868, lines 11 - 12) and reduce signal delays (p. 872, Figure 10).

17. Claim 9 is rejected under 35 103(a) as being unpatentable over Wyland, as applied to Claims 1, 2, 4, 6, 7, and 10, and further in view of Moyer et al. (US 6,620,720 B1).

Application/Control Number: 10/608,605 Art Unit: 2811

18.Regarding Claim 9, Wyland discloses (Col. 7, lines 31 - 39) that the mounting pad (61), and the connecting pad (63) are composed of copper, but does not disclose that the bond pad is composed of copper. Moyer et al. disclose (Col. 2, lines 48 - 49) that a copper contact (bond) pad (13) (Figure 1) is formed on the silicon substrate for either wire bonding or solder bump bonding. It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Moyer et al. with Wyland to provide a contact (bond) pad of low cost and high conductivity (Moyer et al., Col. 1, lines 41 - 43).

18. Claims 13 and 18 are rejected under 35 103(a) as being unpatentable over Horiuchi et al., as applied to Claims11, 12, 16, and 17, and further in view of Electronic Packaging and Production.

19. Regarding Claims 13 and 18, Horuichi et al. do not disclose a substrate material composed of epoxy laminate. However, epoxy laminate substrates are well known and widely used in the art. Electronic Packaging and Production discloses (p. 1, middle column, bottom para.) that epoxy laminate substrates have been in use for almost a decade. Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the disclosures of Electronic Packaging and Technology with Horuichi et al. to obtain a device with increased reliability and reduced fatigue at joints (p. 1, left column, 5th para.).

20. Claims 15 and 20 are rejected under 35 103(a) as being unpatentable over Horiuchi et al., as applied to Claims 11, 12, 16, and 17, and further in view of Wilson et al.

21. Regarding Claims 15 and 20, Horuichi et al. do not disclose a conductive interconnecting element (via) comprising tungsten. Wilson et al. disclose that conductive interconnect elements (vias) composed of tungsten are well established in the art (p.868, lines 7 - 12). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Wilson et al. with Horuichi et al. to reduce costs (p. 868, lines 11 - 12) and reduce signal delays (p. 872, Figure 10).

22. Claim 19 is rejected under 35 103(a) as being unpatentable over Horuichi et al., as applied to Claims 11, 12, 16, and 17, and further in view of Moyer et al. and Wyland.

23. Regarding Claim 19, Horuichi et al. do not disclose that the mounting pad, bond pad, and connecting pad are composed of copper. However, Wyland discloses (Col. 7, lines 31 - 39) that the mounting pad (61), and the connecting pad (63) are composed of copper. Moyer et al. disclose (Col. 2, lines 48 - 49) that a copper contact (bond) pad (13) (Figure 1) is formed on the silicon substrate for either wire bonding or solder bump bonding. It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Moyer et al. and Wyland with Horuichi et al. to provide a metallic contact structures of low cost and high conductivity (Moyer et al., Col. 1, lines 41 - 43).

Conclusions

24. Any inquiry concerning this communication or earlier communications from the

Application/Control Number: 10/608,605 Art Unit: 2811

Examiner should be directed to **Thomas Magee**, whose telephone number is (**571**) **272 1658.** The Examiner can normally be reached on Monday through Friday from 8:30AM to 5:00PM (EST). If attempts to reach the Examiner by telephone are unsuccessful, the examiner's supervisor, **Eddie Lee**, can be reached on (**571**) **272-1732**. The fax number for the organization where this application or proceeding is assigned is (**703**) **872-9306**.

EDDIE LEE SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800

Thomas Magee August 15, 2004

Notice of References Cited	Application/Control No.Applicant(s)/Patent Under Reexamination LEE ET AL.		
Notice of References cited	Examiner	Art Unit	
	Thomas J. Magee	2811	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,986,885	11-1999	Wyland, Christopher Paul	361/704
	в	US-6,084,295	07-2000	Horiuchi et al.	257/690
	с	US-6,620,720 B1	09-2003	Moyer et al.	438/612
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	н	US-			
	I	US-			
	J	US-			
	к	US-			
	L	US-		\backslash	
	м	US-		•	

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	Ν					
	0					
	Ρ					
	Q					
	R					
	S					
	т			X		


	NON-PATENT DOCUMENTS					
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	U	Syd R. Wilson, Clarence J. Tracy, and John L. Freeman, Jr., "Handbook of Multilevel Metallization for Integrated Circuits," N oyes Publ., Westwood, New Jersey (1993), pp. 868 - 872.				
	v	Electronic Packaging and Production, "Innovative PCB Reinforcement," (February, 1997), p.1				
	w					
	x					

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 08142004



U.S. Patent and Trademark Office

Part of Paper No. 08142004



Application No.	Applicant(s)	
10/608,605	LEE ET AL.	
Examiner	Art Unit	
Thomas J. Magee	2811	

	SEARCHED							
Class	Subclass	Date	Examiner					
257		06/15/04	9MN					
	784		1					
	700							
	689							
	774							
	783							
361	707							
1	718							
	119							
\square	706							
	717							
V	720	J.	1					
L		L						

INTERFERENCE SEARCHED						
Class	Subclass	Date	Examiner			
L						

 STRATEGY)
DATE	EXMR

U.S. Patent and Trademark Office

Part of Paper No. 08142004



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patenit and Trademark Office Address COMMISSIONER FOR PATENTS RO Bul 1430 Alsandra, Vrgens 22113-1450 www.mplagov

BIBDATASHEET

Bib Data Sheet

CONFIRMATION NO. 2253

SERIAL NUMBE 10/608,605	R FILING DATE 06/27/2003 RULE	CLASS 257	GROUP ART L 2811		ATTORNEY OCKET NO. 70030259-1		
APPLICANTS							
Kong Weng Lee, F	Penang, MALAYSIA;						
Yew Cheong Kuan	Kee Yean Ng, Penang, MALAYSIA; Yew Cheong Kuan, Penang, MALAYSIA;Gin Ghee Tan, Penang, MALAYSIA; Cheng Why Tan, Penang, MALAYSIA;						
** CONTINUING D	ATA ***********************************	,					
** FOREIGN APPL	ICATIONS *******************	**					
IF REQUIRED, FO ** 09/17/2003	REIGN FILING LICENSE G	RANTED					
Foreign Priority claimed 35 USC 119 (a-d) condi met	ions yes yes Mat after	Allawarce STATE OR	SHEETS	TOTAL	INDEPENDENT		
Verified and Acknowledged	Examiner's Signature	nitials COUNTRY MALAYSIA	DRAWING 8	CLAIMS 20	CLAIMS 2		
ADDRESS AGILENT TECHNOLOGIES, INC. Legal Department, DL429 Intellectual Property Administration P.O. Box 7599 Loveland, CO 80537-0599							
TITLE Packaging device f	or semiconductor die, semi	iconductor device incorr	porating same an	d method of	making same		
			🛛 All Fe	es			
			8. 1999,000,000,000,000,000,000,000,000,000	ees (Filing)			
N	EES: Authority has been giv o to charge/cro	edit DEPOSIT ACCOUN		ees (Proces	ssing Ext. of		
RECEIVED N 750	o for following	:		ees (Issue))		

8/15/04 3:43 PM



Agilent Technologies

Innovating the HP Way

Agilent Technologies Inc. Legal Dept. DL429 P.O. Box 7599 Loveland, Colorado 80537-0599

Facsimile

650 485-3015 telephone 650 485-5487 facaimile ian_hardcastle@agilent .com

RECEIVED CENTRAL FAX CENTER NOV 2 3 2004

Date:	November 23, 2004	•	Fax number:	703-872-9306
To:	Examiner Thomas J. Magee		Total pages:	19
From:	Ian Hardcastle	•		

Subject: US Patent Application 10/608,605 Attorney Docket: 70030259-1 Filed: June 27, 2003

Enclosed is the an Amendment in response to the Office Action dated August 23, 2004.

Respectfully submitted, Ian Hardcastle Reg. No. 34,075

NOTICE

THIS MESSAGE MAY INCLUDE CONFIDENTIAL INFORMATION

If you are not the person to whom this message is addressed, please notify us immediately by collect telephone call. Using this information or showing it to anyone without permission of Agilent Technologies, Inc. may be unlawful under the Uniform Trade Secrets Act and other laws.

BEST AVAILABLE COPY

PAGE 1/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

A

HLENT									DA'	TENT A		1031
gal Department, DL429 allectual Property Administration					PATENT APPLICATION ATTORNEY DOCKET NO. 70030259-1							
	x 7599 I, Colorad	- 80537	20599			A	TURNE	Y DOG	CKET	NO/	00302	59-1
/eland	, COIOT20	0 00037	-0333		IN THE							
			UNITED STA	TES PATE	ENT AND T	RADEMAR	k offi	CE				
n ven	ntor(s):	Kong '	Weng Lee et al.			•						
Serial	I No.:	10/60	8,605		Examiner: Thomas J. Magee							
-iling	Date:	June :	27, 2003			Group Art Unit: 2811						
fitle:		PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME										
PO B	ox 1450	נ	DR PATENTS		. •				ł	RE Centr/	ECEIV	
4lexa	andria, \	/A 22:	313-1450					AT. 6 PT	-	NO	V 2 3	2004
			TRANSMIT	AL LETT	ER FOR RE	SPUNSE/A	MENDI	AEN I	-	no	T L J	2001
	smitted	herew	ith is/are the fo	llowing in	the above	-identified a	applicat	ion:				
Tran: (X)	Respo New f	nse/Ar se as c	ith is/are the fo nendment calculated below	,	:	° () Pet) Su	ition pplen	nenta	xtend t al Decla		respon
Tran: (X) () (X)	Respo New f	nse/Ar ee as c ditiona	nendment	,	:	° () Pet) Su	ition pplen	nenta ents"	al Decla		respon
Sir: Tran: (X) () (X) ()	Respo New f No add	nse/Ar ee as c ditiona	nendment calculated below 1 fee (Address	/ s envelope	:	((top Non-Fe) Pet) Su _l e Ame	ition pplen ndme	nents" (al Decla)		
Tran: (X) () (X)	Respo New f No add	nse/Ar ee as d ditiona	nendment calculated below 1 fee (Address	/ s envelope	e to "Mail s NDED BY OT (4 HIGHEST	(top Non-Fe HER THAN A) Pet) Su _l e Ame	tition opler ndme	nents" ents" (Y	al Decla)	ADDI	7) TIONAL
Tran: (X) (_) (X)	Response New fr No add Other:	cL	Anendment calculated below 1 fae (Address CLAIM (2) AIMS REMAINING	AS AS AME (3) NUMBER	e to "Mail s NDED BY OT (4 HIGHEST	(top Non-Fe HER THAN A NUMBER) Pet) Sup e Ame SMALL I (5) PRESE	tition opler ndme	nents" ents" (Y	al Decla) fee \$ (6)	ADDI	7) TIONAL
Tran: (X) (_) (X)	Respon New fr No add Other: (1) FOR	nse/Ar ee as d ditiona CL AF	Anendment calculated below 1 fee (Address CLAIM (2) AIMS REMAINING TER AMENDMENT	AS AS AME (3) NUMBER EXTRA	e to "Mail s NDED BY OT (4 HIGHEST	((top Non-Fe Her Than A NUMBER LY PAID FOR) Pet) Suj be Ame SMALL I (5) PRESE EXTF	ndme	nents" ents" Y R	al Decla) fee \$ (6) ATE	ADDI	7) TIONAL ES
Tran: (X) (_) (X)	Respon New f No add Other: (1) FOR TOTAL CLAIM	nse/Ar ee as d ditiona CL Af s	All	AS AS AME (3) NUMBER EXTRA MINUS	e to "Mail s NDED BY OT (4 HIGHEST PREVIOUSI	((top Non-Fe HER THAN A NUMBER LY PAID FOR 20 3) Pet) Suj se Arre SMALL I (5) PRESE EXTF	NT NT A	nenta ents" (Y R	al Decla) fee \$ (6) ATE \$18	ADDI S	7) TIONAL EES 0
Tran: (X) (_) (X)	Respon New f No add Other: (1) FOR TOTAL CLAIM	CL CL CL AF S S FIRST P	Almont Amendment Address Address (Address CLAIM (2) Address Remaining TER AMENDMENT 20 2	AS AS AME (3) NUMBER EXTRA MINUS MINUS A MULTIPLE 2ND	e to "Mail s NDED BY OT (4 HIGHEST PREVIOUSI	((top Non-Fe HER THAN A NUMBER LY PAID FOR 20 3) Ped) Su) Su pe Ame SMALL I (5) PRESE EXTF =	NT NT A O ATH	nenta ents" (Y R X X	al Decla) fee \$ (6) ATE \$18 \$88 \$300	ADDI Ft \$	7) TIONAL EES 0 0
Tran: (X) (_) (X)	Respon New fi No add Other: (1) FOR TOTAL CLAIM INDEP CLAIM (]	CL CL CL AF S S FIRST P	Anendment calculated below if fee (Address CLAIM (2) AIMS REMAINING TER AMENDMENT 20 2 RESENTATION OF A 1ST MONTH	AS AS AME (3) NUMBER EXTRA MINUS MINUS A MULTIPLE 2ND	e to "Mail s NDED BY OT (4 HIGHEST PREVIOUSI DEPÉNDENT	((top Non-Fe HER THAN A NUMBER LY PAID FOR 20 3 CLAIM 3RD MON) Ped) Su) Su pe Ame SMALL I (5) PRESE EXTF =	NT O O ATH 61	nenta ents" (Y X X X +	al Decla) fee \$ (6) ATE \$18 \$88 \$300	ADDI FE \$ \$	7) TIONAL ES 0 0 0

At any time during the pendency posit Account 50-1078. application, please charge any fees required or credit any overpayment to Deposit Account 50-1078 pursuant to 37 CFR 1.25. Additionally please charge any fees to Deposit Account 50-1078 under 37 CFR 1.16, 1.17, 1.19, 1.20 and 1.21. A duplicate copy of this sheet is enclosed.

I hereby certify that this paper is being facsimile transmitted to the Patent and Trademark Office on the date shown below.

Data of Facsimila: Nov. 23, 2004

Typed Name: Linuta A. limuta

C in

Signature:

Respectfully submitted, Kong Weng By lan Hardcastle

Attorney/Agent for Applicant(s) Reg. No. 34,075

Date: Nov. 23, 2004

PAGE 2/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

I hereby certify that this correspondence is being transmitted via facsimile to the Commissioner for Patents at (703) 872 9306 on 23 November 2004.

2004 B٦ Date Linda A. Jimura

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Inventor(s): Kong Weng Lee et al.

Group Art Unit: 2811

Serial No.: 10/608,605

Examiner: Thomas J. Magee

Filed: 27 June 2003

 Title: Packaging Device for Semiconductor Die, Semiconductor Device Incorporating

 Same and Method of Making Same

 RECEIVED

Atty Docket: 70030259

CENTRAL FAX CENTER NOV 2 3 2004

AMENDMENT

Commissioner for Patents P.O. Box 1450 Alexandria VA 22313-1450

Sir:

In response to the Official Action dated 23 August 2004, please amend the application as follows:

PAGE 3/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

□ FADED TEXT OR DRAWING

□ BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

OTHER: __

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

PATENT

-2-

In the Claims

The claims currently pending in the application are as follows:

1. (currently amended) A packaging device for semiconductor die, the packaging device comprising:

a substantially planar substrate having opposed major surfaces;

<u>located on one of the major surfaces</u>, a conductive mounting pad <u>for attachment of</u> <u>the die with a major surface of the die in contact therewith</u>; located on one of the major surfaces;

a conductive connecting pad located on the other of the major surfaces; and a conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the connecting pad.

2. (originally presented) The packaging device of claim 1, in which the substrate comprises ceramic.

3. (originally presented) The packaging device of claim 1, in which the substrate comprises a material selected from epoxy laminate and silicon.

4. (originally presented) The packaging device of claim 1, in which the mounting pad and the connecting pad each comprise at least one of copper, silver, gold, nickel and tungsten.

5. (originally presented) The packaging device of claim 1, in which the conductive interconnecting element comprises tungsten.

BEST AVAILABLE COPY

PAGE 4/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

PATENT

6. (originally presented) The packaging device of claim 1, additionally comprising:

a bonding pad located on the one of the major surfaces,

an additional conductive connecting pad located on the other of the major surfaces, and

an additional conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad.

. -3-

7. (originally presented) The packaging device of claim 6, in which the substrate comprises ceramic.

8. (originally presented) The packaging device of claim 6, in which the substrate comprises a material selected from epoxy laminate and silicon.

9. (originally presented) The packaging device of claim 6, in which the mounting pad, the bonding pad and the connecting pads each comprise at least one of copper, silver, gold, nickel and tungsten.

10. (originally presented) The packaging device of claim 6, in which the interconnecting element comprises tungsten.

11. (originally presented) A semiconductor device, comprising:
a substantially planar substrate having opposed major surfaces;
a conductive mounting pad located on one of the major surfaces;
a conductive connecting pad located on the other of the major surfaces;
a conductive interconnecting element extending through the substrate and
electrically interconnecting the mounting pad and the connecting pad; and
a semiconductor die attached to the mounting pad.

PAGE 5/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

i

USSN 10/608,605

PATENT

12. (originally presented) The semiconductor device of claim 11, in which the substrate comprises ceramic.

13. (originally presented) The semiconductor device of claim 11, in which the substrate comprises a material selected from epoxy laminate and silicon.

14. (originally presented) The semiconductor device of claim 11, in which the mounting pad and the connecting pad each comprise at least one of copper, silver, gold, nickel and tungsten.

15. (originally presented) The semiconductor device of claim 11, in which the conductive interconnecting element comprises tungsten.

16. (originally presented) The semiconductor device of claim 11, additionally comprising:

a conductive bonding pad located on the one of the major surfaces;

an additional conductive connecting pad located on the other of the major surfaces;

an additional conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad, and a bonding wire extending between the semiconductor die and the bonding pad.

17. (originally presented) The semiconductor device of claim 16, additionally comprising an encapsulant encapsulating the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located.

18. (originally presented) The semiconductor device of claim 16, in which the substrate comprises a material selected from ceramic, epoxy laminate and silicon.

PAGE 6/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

PATENT

19. (originally presented) The semiconductor device of claim 16, in which the mounting pad, the bonding pad and the connecting pads each comprise at least one of copper, silver, gold, nickel and tungsten.

. -5-

20. (originally presented) The semiconductor device of claim 16, in which the conductive interconnecting element comprises tungsten.

PAGE 7/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

□ FADED TEXT OR DRAWING

□ BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

OTHER: _

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

PATENT

Remarks

-6-

Claims 1-20 are active in the application.

I. CLAIM REJECTIONS UNDER 35 USC § 102(b)

Claims 1, 2, 4, 6, 7 and 10 are rejected under 35 USC § 102(b) as being anticipated by United States patent no. 5,986,885 of Wyland. The applicants respectfully traverse the rejection on the grounds that Wyland does not disclose every element of claims 1, 2, 4, 6, 7 and 10 as now amended.

Wyland's Figure 6 shows die 30 attached to first circuitry metallizations 61 by flip-chip bonding. The applicants respectfully submit that Wyland's first circuitry metallizations do not constitute a mounting pad in the sense in which the term is used in the application, i.e., a pad to which a semiconductor die is attached with the major surface of the die in contact with the mounting pad. The applicants have amended claim 1 accordingly. The applicants respectfully submit that Wyland neither teaches nor suggests "a conductive mounting pad for attachment of the die with a major surface of the die in contact therewith", as recited in claim 1 as now amended. Accordingly, the applicants respectfully submit that claim 1 is allowable.

The applicants further submit that claims 2-10, which depend on claim 1, are allowable because of their dependence on claim 1.

With regard to claim 6, the official action alleges that Wyland discloses a bonding pad, citing "(right side, Figure 6) (31) (Col. 7, lines 19 - 21)." The applicants respectfully disagree. Wyland's bonding pads 31 are described at col. 6, lines 48-49, as being "on the surface of die 30" and are clearly shown that way in Figure 6. The passage of Wyland's disclosure cited in the official action additionally describes the bonding pads 31 as being attached to first circuitry metallizations 61 by conventional means such as solder 59. Wyland's bonding pads 31 are shown in Figure 6 as being separated from the major surface of substrate 60 by solder 59. Thus, the applicants respectfully submit that Wyland's bonding pads 31 are not part of the semiconductor package. The applicants further submit that Wyland's bonding pads 31 cannot accurately be described as being

BEST AVAILABLE COPY

PAGE 8/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

PATENT

USSN 10/608,605

"on the one of the major surfaces [of the planar substrate]". Therefore, the applicants respectfully submit that Wyland does not disclose "a bonding pad located on the one of the major surfaces" as recited in claim 6 and that claim 6 is allowable for this additional reason.

. -7--

Claims 11, 12, 16 and 17 are rejected under 35 USC § 102(b) as being anticipated by United States patent no. 6,084,295 of Horiuchi et al. (*Horiuchi*). The applicants respectfully traverse the rejection on the grounds that Horiuchi does not disclose every element of claims 11, 12, 16 and 17.

The official action alleges that Horiuchi discloses "a conductive "mounting pad" (upper surface) (Figures 1, 7(a) and 7(c)) (Col. 6, line 64 Col. 7, line 2) located on one of the major surfaces ... a conductive interconnecting element (42) extending through the substrate and electrically connecting the mounting pad and the connecting pad (Col. 6, line 64 - Col. 7, line 2); and a semiconductor die (10) (Figure 1) attached to the mounting pad."

In the embodiment shown in Horiuchi's Figure 1, a die 10 is attached to the major surface of a substrate 5. The applicants have been unable to find anything in Horiuchi's description of Figure 1 that teaches or suggests that the portion of the major surface of the substrate underlying the die is conducting. In Horiuchi's Figure 1, the vias underlying the die are given a reference numeral (16) different from that (18) assigned to the vias to which bonding wires are attached. Thus, there is nothing in Horiuchi's disclosure that teaches or suggests that vias 16 underlying the die are structured similarly to the vias 18 to which bonding wires are attached and that are shown in detail in Figure 2. Moreover, the applicants have been unable to find anything in Horiuchi's disclosure that teaches or suggests that any conductive structure exists located on the major surface of substrate 5 to which die 10 is attached. Since none of the vias 16 extends over the major surface of substrate 5 underneath die 10, the applicants respectfully submit that the embodiment of Horiuchi's semiconductor device does not comprise "a conductive mounting pad *located on* one of the major surfaces;" as recited in claim 11.

Horiuchi's Figures 7(a) and 7(b) show variations on the circuit board structure

PAGE 9/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

PATENT

shown in Figure 1. In particular, these Figures show different structures of the vias 18 to which the bonding wires are attached (see Figures 7(a) and 7(b) and col. 6, line 67-col. 7, line 1). The applicants have been unable to find anything in Horiuchi's disclosure that teaches or suggests that the vias 16 underlying die 10 could be structured similarly to the vias 42 shown in Figures 7(a) and 7(b). Moreover, even if the vias 16 underlying die 10 were structured similarly to the vias 42 shown in Figures 7(a) and 7(b). Moreover, even if the vias 16 underlying die 10 were structured similarly to the vias 42 shown in Figures 7(a) and 7(b), the resulting structure would not comprise "a conductive mounting pad *located on* one of the major surfaces [of a substantially planar substrate]." No part of the vias 42 extends over the major surface of substrate 5 on which the die 10 is mounted. Additionally, in the variations shown in Figures 7(a) and 7(b), the solder bumps 12 are located on the end surfaces of the vias 42 that extend through the substrate 5. No part of the vias 42 extends over the major surface of substrate 5 opposite that on which the die 10 is mounted. The variations shown in Figures 7(a) and 7(b) therefore additionally lack "a conductive connecting pad located on the other of the major surfaces," as recited in claim 11.

-8-

Accordingly, the applicants respectfully submit that Horiuchi cannot accurately be said to disclose at least "a conductive mounting pad located on one of the major surfaces [of a substantially planar substrate]", as recited in claim 11. The applicants therefore submit that Horiuchi does not disclose every element of claim 11, and that claim 11 is therefore allowable.

The applicants further submit that claims 12-20, which depend on claim 11, are also allowable because of their dependence on claim 11.

II. CLAIM REJECTIONS UNDER 35 USC § 103(a)

1. Claims 3 and 8

Claims 3 and 8 are rejected under 35 USC §103(a) as being unpatentable over Wyland as applied to claims 1, 2, 4, 6, 7 and 10 in view of *Innovative PCB Reinforcement*, ELECTRONIC PACKAGING AND PRODUCTION, 1 (February 1997) (the *Article*). The applicants traverse the rejection on the grounds that the official action does not set forth a prima facie case of obviousness that complies with the requirements of

PAGE 10/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

PATENT

MPEP § 2143.

First, the applicants respectfully submit that Wyland's semiconductor package, modified as proposed in the official action, would still lack a mounting pad, for the reason set forth above with reference to claim 1. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claims 3 and 8.

· _0_

Second, the official action states:

[I]t would have been obvious to one of ordinary skill in the art at the time of the invention to combine the disclosures of Electronic Packaging and Technology with Wyland to obtain a device with increased reliability and reduced fatigue at joints (p. 1, left column, 5th para.).

The Article discloses mounting thin, small outline integrated circuit packages (TSOPs) on a multilayer reinforced epoxy laminate printed circuit board. The TSOPs are composed of a semiconductor die attached to a metal lead frame. The die and part of the lead frame are encapsulated. Portions of the lead frame remote from the die are attached to the printed circuit board by solder. The use of an epoxy laminate as the material of the printed circuit board was apparently motivated by the need for the printed circuit board to match the coefficient of thermal expansion of the TSOPs to increase the reliability of solder connections between the TSOPs and the printed circuit board.

The structure of Wyland's device is different: a semiconductor die 30 is flip-chip mounted on first circuitry metallizations 61 located on the surface of a substrate 60.

The applicants respectfully submit that the person of ordinary skill in the art would appreciate that the thermal expansion considerations of Wyland's semiconductor device are so different from those of a TSOP attached to a printed circuit board that such person consider any teaching set forth in the Article with respect to the printed circuit board material as inapplicable to choosing the substrate material of Wyland's semiconductor package. Accordingly, the applicants respectfully submit that such person would lack a motivation to make the combination of references proposed in the official action.

The applicants therefore respectfully submit that the rejection of claims 3 and 8 is

PAGE 11/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

therefore respectfully request that the rejection be withdrawn.

PATENT

USSN 10/608,605

-10-

improper because the rationale set forth in the official action for combining the cited references does not meet the requirements set forth in MPEP § 2143. The applicants

2. Claims 5 and 10

Claims 5 and 10 are rejected under 35 USC § 103(a) as being unpatentable over Wyland, as applied to Claims 1, 2, 4, 6, 7 and 10, in view of Wilson et al., HANDBOOK OF MULTILEVEL METALLIZATION FOR INTEGRATED CIRCUITS, 868 – 872, Noyes Publ., Westwood, New Jersey, (1993) (the *Handbook*). The applicants traverse the rejection on the grounds that the official action does not set forth a prima facie case of obviousness that complies with the requirements of MPEP § 2143.

First, the applicants respectfully submit that Wyland's device, modified as proposed in the official action, would still lack a mounting pad for the reason set forth above with reference to claim 1. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claims 5 and 10.

Second, the official action states:

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Wilson et al. with Wyland to reduce costs (p. 868, lines 11 - 12) and reduce signal delays (p. 872, Figure 10).

The cited passage of the *Handbook* describes the advantages of CVD tungsten in integrated circuits with three or more levels of metallization (p.868, line 8). The substrate 60 of Wyland's semiconductor device, on the other hand, has no more than two levels of metallization. Moreover, the portion of Wyland's semiconductor device to which the official action proposes to apply the teachings of the Handbook is the substrate of a semiconductor package. The applicants respectfully submit that the substrate of a semiconductor package cannot accurately be referred to as an integrated circuit. Accordingly, the applicants respectfully submit that the person of ordinary skill in the art would regard the teaching set forth in the Handbook with respect to the material of the interlayer plugs of an integrated circuit with three or more levels of metallization

PAGE 12/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

inapplicable to the choice of material of the through holes 61 of Wyland's semiconductor package. Accordingly, the applicants respectfully submit that such person would lack a motivation to make the combination of references proposed in the official action.

-11-

Referring to the motivations proposed in the official action, the applicants have been unable to find any teaching in the Handbook with regard to tungsten having a cost advantage in an application other than an integrated circuit with three or more levels of metallization. Additionally, it is not clear from Figure 10 whether the data disclosed therein relates to interlayer plugs or to on-layer traces. The distance scales suggest the latter. Finally, it is not clear from Figure 10 that tungsten actually provides the advantage of reduced signal delays, as asserted in the official action.

Accordingly, the applicants respectfully submit that the motivation set forth in the official action for combining the cited references does not meet the requirements set forth in MPEP § 2143.

Therefore, the applicants respectfully submit that the rejection of claims 5 and 10 is improper because the prima facie case of obviousness set forth in the official action does not meet the requirements set forth in MPEP § 2143. The applicants therefore respectfully request that the rejection be withdrawn.

3. Claim 9

Claim 9 is rejected under 35 USC § 103(a) as being unpatentable over Wyland as applied to Claims 1, 2, 4, 6, 7 and 10 in view of United States patent no. 6,620,720 of Moyer et al. (*Moyer*). The applicants traverse the rejection on the grounds that the official action does not set forth a prima facie case of obviousness that complies with the requirements of MPEP § 2143.

First, the applicants respectfully submit that Wyland's device, modified as proposed in the official action, would still lack a mounting pad for the reason set forth above with reference to claim 1. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claim 9. Second, the official action states:

PAGE 13/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

aductor

PATENT

Nichia Exhibit 1002 Page 64

Wyland discloses (Col. 7, lines 31 - 39) that the mounting pad (61), and the connecting pad (63) are composed of copper, but does not disclose that the bond pad is composed of copper. Moyer et al. disclose (Col. 2, lines 48 - 49) that a copper contact (bond) pad (13) (Figure 1) is formed on the silicon substrate for either wire bonding or solder bump bonding.

_12-

The applicants respectfully submit that Wyland's semiconductor package, modified as proposed in the official action, additionally lacks a copper bonding pad located on the one of the major surfaces [of the substantially planar substrate] as claimed in claim 9. As noted above in the discussion of claim 6 on which claim 9 depends, Wyland's bonding pad 31 is located on the die 30 and cannot therefore be accurately be described as being "located on the one of the major surfaces [of the substantially planar substrate]". Accordingly, the applicants respectfully submit that the facie case of obviousness set forth in the official action does not comply with the requirements of MPEP § 2143 because the proposed combination of references does not teach or suggest all the claim limitations.

Third, the official action additionally states:

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Moyer et al. with Wyland to provide a contact (bond) pad of low cost and high conductivity (Moyer et al., Col. 1, lines 41 - 43).

In the lines following the passage of Moyer's disclosure cited in the official action, Moyer discloses some of the many difficulties of using copper in integrated circuits. Moyer discloses a solution to the problems of using copper to form the bonding pads of an integrated circuit. Moyer's solution involves the deposition of several additional layers over the copper bonding pad. The applicants respectfully submit that the person of ordinary skill in the art would appreciate that the main motivation for adopting copper interconnects in integrated circuits, namely, maintaining low-resistance connections despite ever-decreasing feature sizes, does not apply to selecting the material of the bonding pads of Wyland's semiconductor package. The applicants respectfully submit that this absence of a motivation to use copper, together with Moyer's disclosure of the additional complexity of using copper, means that such person would have no motivation to adopt the teaching set forth in Moyer's disclosure with respect to the

PAGE 14/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

PATENT

material of the bonding pads of the packaging device.

Accordingly, the applicants respectfully submit that the rejection of claim 9 is improper because the prima facie case of obviousness set forth in the official action does not comply with the requirements of MPEP § 2143. The applicants therefore respectfully request that the rejection be withdrawn.

-13-

4. Claims 13 and 18

Claims 13 and 18 are rejected under 35 USC § 103(a) as being unpatentable over Horiuchi as applied to Claims 11, 12, 16, and 17, in view of the Article. The applicants traverse this rejection on the grounds that the prima facie case of obviousness set forth in the official action does not comply with the requirements of MPEP § 2143.

First, the applicants respectfully submit that Horiuchi's device, modified as proposed in the official action, would still lack a mounting pad for the reasons set forth above with reference to claim 11. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claims 13 and 18.

Second, the official action states:

[I]t would have been obvious to one of ordinary skill in the art at the time of the invention to combine the disclosures of Electronic Packaging and Technology with Horiuchi et al. to obtain a device with increased reliability and reduced fatigue at joints (p. 1, left column, 5th para.).

Second, the disclosure of the Article is described above with reference to claims 3 and 8. The structure of Horiuchi's device package is different that of the TSOPs discussed in the Article: semiconductor die 10 is attached directly to the surface of substrate 5.

The applicants respectfully submit that the person of ordinary skill in the art would appreciate that the thermal expansion considerations of Horiuchi's device package are so different from those of a TSOP attached to a printed circuit board that such person would consider any teaching set forth in the Article with respect to printed circuit board material as inapplicable to choosing the substrate material of Horiuchi's device package.

PAGE 15/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

-14--

PATENT

Accordingly, the applicants respectfully submit that the rationale set forth in the official action for combining the cited references does not meet the requirements set forth in MPEP § 2143.

Therefore, the applicants respectfully submit that the rejection of claims 13 and 18 set forth in the official action does not comply with the requirements of MPEP § 2143 and respectfully request that the rejection be withdrawn.

5. Claims 15 and 20

Claims 15 and 20 are rejected under 35 USC § 103(a) as being unpatentable over Horiuchi as applied to Claims 11, 12, 16, and 17 in view of the Handbook The applicants traverse the rejection on the grounds that the official action does not set forth a prima facie case of obviousness that complies with the requirements of MPEP § 2143.

First, the applicants respectfully submit that Horiuchi's device, modified as proposed in the official action, would still lack a mounting pad for the reasons set forth above with reference to claim 11. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claims 15 and 20.

Second, the official action states:

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Wilson et al. with Horiuchi et al. to reduce costs (p. 868, lines 11 - 12) and reduce signal delays (p. 872, Figure 10).

As noted above, the cited passage of the Handbook describes the advantages of CVD tungsten in integrated circuits with three or more levels of metallization (p.868, line 8). The substrate of Horiuchi's device package, on the other hand, has no more than two levels of metallization. Moreover, the portion of Horiuchi's device to which the official action proposes to apply the teachings of the Handbook is the substrate of a device package. The applicants respectfully submit that the substrate of a device package cannot accurately be described as an integrated circuit. Accordingly, the applicants respectfully submit that the person of ordinary skill in the art would regard the teaching set forth in the Handbook with respect to the material of the interlayer plugs of an integrated circuit

PAGE 16/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

PATENT

USSN 10/608,605

with three or more levels of metallization as inapplicable to the choice of material of the vias of Horiuchi's device package. The applicants respectfully submit that such person would lack a motivation to make the combination of references proposed in the official action.

-15--

Referring to the motivations proposed in the official action, the applicants have been unable to find any teaching in the Handbook with regard to tungsten having a cost advantage in applications other than an integrated circuit with three or more levels of metallization. Finally, it is not clear from Figure 10 whether the data disclosed therein relates to interlayer plugs or to on-layer traces. The distance scales suggest the latter. Finally, it is not clear from Figure 10 that tungsten actually provides the advantage stated in the official action.

Accordingly, the applicants respectfully submit that the motivation set forth in the official action for combining the cited references does not meet the requirements set forth in MPEP § 2143.

Therefore, the applicants respectfully submit that the rejection of claims 15 and 20 is improper because the prima facie case of obviousness set forth in the official action does not meet the requirements set forth in MPEP § 2143. The applicants therefore respectfully request that the rejection be withdrawn.

6. Claim 19

Claim 19 is rejected under 35 USC § 103(a) as being unpatentable over Horiuchi as applied to Claims 11, 12, 16, and 17 in view of Moyer and Wyland. The applicants traverse the rejection on the grounds that the official action does not set forth a prima facie case of obviousness that complies with the requirements of MPEP § 2143.

First, the applicants respectfully submit that Horiuchi's device, modified as proposed in the official action, would still lack a mounting pad for the reasons set forth above with reference to claim 11. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claims 15 and 20.

PAGE 17/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

-16-

PATENT

Second, the official action states:

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Moyer et al. and Wyland with Horiuchi et al. to provide a metallic contact structures of low cost and high conductivity (Moyer et al., Col. 1, lines 41 -43).

The applicants respectfully submit that the prima facie case of obviousness set forth in the official action does not comply with the requirements of MPEP § 2143 because it does not propose a motivation for modifying Horiuchi's device package in accordance with the teaching of Wyland.

Moreover, as noted above, in the lines following the passage of Moyer's disclosure cited in the official action, Moyer discloses some of the many difficulties of using copper in integrated circuits. Moyer discloses a solution to the problems of using copper to form the bonding pads of an integrated circuit. Moyer's solution involves the deposition of several additional layers over the copper bonding pad. The applicants respectfully submit that the person of ordinary skill in the art would appreciate that the main motivation for adopting copper interconnects in integrated circuits, namely, maintaining low-resistance connections despite ever-decreasing feature sizes, does not apply to selecting the material of the pads of Horiuchi's device package. The applicants respectfully submit that this absence of a motivation to use copper, together with Moyer's teaching of the additional complexity of using copper, means that such person would have no motivation to adopt the teaching set forth in Moyer's disclosure with respect to the material of the pads of Horiuchi's device package.

Accordingly, the applicants respectfully submit that the rejection of claim 19 is improper because the prima facie case of obviousness set forth in the official action does not comply with the requirements of MPEP § 2143. The applicants therefore respectfully request that the rejection be withdrawn.

The applicants respectfully request reconsideration of the rejected claims. The applicants believe that the application as now amended is in condition for allowance, and respectfully request such favorable action. If any matters remain outstanding in the application, the Examiner is respectfully invited to telephone the applicants' attorney at (650) 485-3015 so that these matters may be resolved.

PAGE 18/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

-17-

PATENT

Respectfully submitted, Kong Weng Lee et al. By:_______ Ian Hardcastle Reg. No. 34,075

Reg. No. 34,075

Dated: 041123

Tel.: (650) 485-3015

Agilent Technologies, Inc. Legal Department, MS DL429 P.O. Box 7599 Loveland, CO 80537-0599

PAGE 19/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

□ FADED TEXT OR DRAWING

□ BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS


LINES OR MARKS ON ORIGINAL DOCUMENT


REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

OTHER: _

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.







U.S. Patent and Trademark Office

Part of Paper No. 08142004

,





U.S. Patent and Trademark Office

Part of Paper No. 08142004

UNITED STATES PATENT AND TRADEMARK OFFICE			UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov		
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.]
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253	-
7590 02/09/2005 AGILENT TECHNOLOGIES, INC.			EXAMINER		
			MAGEE, THOMAS J		
Legal Department, DL429 Intellectual Property Administration			ART UNIT	PAPER NUMBER	٦
P.O. Box 7599 Loveland, CO 80537-0599		2811			
		DATE MAILED: 02/09/200	c		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	10/608,605	LEE ET AL.
Office Action Summary	Examiner	Art Unit
	Thomas J. Magee	2811
The MAILING DATE of this communication a Period for Reply	opears on the cover sheet with t	the correspondence address
A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory perio - Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	.136(a). In no event, however, may a reply ply within the statutory minimum of thirty (3) d will apply and will expire SIX (6) MONTHS ite, cause the application to become ABANI	be timely filed)) days will be considered timely.) from the mailing date of this communication. DONED (35 U.S.C. § 133).
Status		
1) Responsive to communication(s) filed on 23	November 2004.	
2a)⊠ This action is FINAL. 2b)□ Th	is action is non-final.	
3) Since this application is in condition for allow	ance except for formal matters	, prosecution as to the merits is
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D. 1	1, 453 O.G. 213.
Disposition of Claims		
4) Claim(s) <u>1-20</u> is/are pending in the application	n.	
4a) Of the above claim(s) is/are withdr		
5) Claim(s) is/are allowed.		
6) Claim(s) <u>1-20</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction and	or election requirement.	
Application Papers		
9) The specification is objected to by the Examin	ner	
10) The drawing(s) filed on is/are: a)		the Examiner.
Applicant may not request that any objection to th		
Replacement drawing sheet(s) including the corre		
11) The oath or declaration is objected to by the I	• • • • •	
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreig	in priority under 35 LLSC & 11	9(a)-(d) or (f)
a) All b) Some $*$ c) None of:	n phonty under 55 0.0.0. § 11	
1. Certified copies of the priority docume	nts have been received	
2. Certified copies of the priority document		ication No.
3. Copies of the certified copies of the pri		
application from the International Bure		
* See the attached detailed Office action for a list		eived.
	· · · · · · · · · · · · · · · · · · ·	
Attachment(s)		
1) D Notice of References Cited (PTO-892)		mary (PTO-413)
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/00000000000000000000000000000000000		ail Date mal Patent Application (PTO-152)
3) [_] Information Disclosure Statement(s) (PTO-1449 of PTO/SB/0 Paper No(s)/Mail Date	6) 🗌 Other:	
J.S. Patent and Trademark Office		A A A B A A B B A A B B B B B B B B B B
PTOL-326 (Rev. 1-04) Office	Action Summary	Part of Paper No./Mail Date 02022005
4		

DETAILED ACTION

Claim Rejections – 35 U.S.C. 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1, 2, 4, 6, 7, and 10 are rejected under 35 U.S.C. 102(b) as being anticipated by Wyland (US 5,986,885).

3. Regarding Claim 1, Wyland discloses a packaging device for semiconductor die, comprising:

a substantially planar substrate having opposed major surfaces (60) (Figure 6),

a conductive "mounting pad" (61) located on one of the major surfaces,

a conductive "connecting pad" (63) located on the other of the major surfaces, and

a conductive interconnecting element (62) extending through the substrate (60) and

electrically interconnecting the mounting pad (61) and connecting pad (63).

The limitation, *"for attachment of the die with a major surface of the die in contact therewith,"* represents an intended use. A recitation of the intended use of the claimed invention must result in a structural difference between the claimed invention and the prior art in order to patentably distinguish the claimed invention from the prior art. If the prior art structure is capable of performing the intended use, then it meets the claim. See *In re Casey*, 370 F.2d

576, 152 USPQ 235 (CCPA 1967) and *In re Otto*, 312 F.2d 937, 939, 136 USPQ 458, 459 (CCPA 1963).

4. Regarding Claims 2 and 7, Wyland discloses (Col. 7, lines 22 – 25) that the substrate comprises ceramic.

5. Regarding Claims 4 and 9, Wyland discloses (Col. 7, lines 31 – 39) that the mounting pad (61), and the connecting pad (63) are composed of copper.

6. Regarding Claim 6, Wyland discloses the packaging device of Claim 1, additionally comprising:

a bonding pad (right side, Figure 6) (61) located "on" one of the major surfaces,

an additional conductive connecting pad (63, right side) located on the other of the major surfaces, and

an additional conductive interconnecting element (62, right side) extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad.

7. Claims 11, 12, 16, and 17 are rejected under 35 U.S.C. 102(b) as being anticipated by Horiuchi et al. (US 6,084,295).

8. Regarding Claim 11, Horuichi et al. disclose a semiconductor device, comprising: a substantially planar substrate having opposed major surfaces (5) Figure 1),

a conductive "mounting pad" (upper surface) (22) located on one of the major surfaces, a conductive connecting pad located on the other of the major surfaces (24) (Figure 1) a conductive interconnecting element (at18) extending through the substrate and electrically connecting the mounting pad and the connecting pad (Col. 3, lines 59 – 63), and a semiconductor die (10) (Figure 1) attached to the mounting pad.

9. Regarding Claims 12 and 18, Horiuchi et al. discloses (Col. 6, lines 1 – 3) that the substrate is ceramic.

10. Regarding Claim 16, the three claim elements are discussed in Claim 11. Further, Horiuchi et al. disclose a bonding wire (20) (Figure 1) extending between the semiconductor die (10) and the bonding pad.

11. Regarding Claim 17, Horiuchi et al. disclose that an encapsulant (34) (Figure 1) encapsulates the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located (Col. 5, lines 34 - 37).

Claim Rejections – 35 U.S.C. 103

12. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office Action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art

are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

13. Claims 3 and 8 are rejected under 35 103(a) as being unpatentable over Wyland, as applied to Claims 1, 2, 4, 6, 7, and 10, and further in view of Electronic Packaging and Production ("Innovative PCB Reinforcement," (February, 1997), p. 1).

14. Regarding Claims 3 and 8, Wyland does not disclose a substrate material composed of epoxy laminate. However, epoxy laminate substrates are well known and widely used in the art. Electronic Packaging and Production discloses (p. 1, middle column, bottom para.) that epoxy laminate substrates have been in use for almost a decade. Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the disclosures of Electronic Packaging and Technology with Wyland to obtain a device with increased reliability and reduced fatigue at joints (p. 1, left column, 5th para.).

15. Claims 5 and 10 are rejected under 35 103(a) as being unpatentable over Wyland, as applied to Claims 1, 2, 4, 6, 7, and 10, and further in view of Wilson et al. ("Handbook of Multilevel Metallization for Integrated Circuits," Noyes Publ., Westwood, New Jersey, (1993), p. 868 – 872).

٤.

16. Regarding Claims 5 and 10, Wyland does not disclose a conductive interconnecting element (via) comprising tungsten. Wilson et al. disclose that conductive interconnect elements (vias) composed of tungsten are well established in the art (p.868, lines 7 – 12). It would have

been obvious to one of ordinary skill in the art at the time of the invention to combine Wilson et al. with Wyland to reduce costs (p. 868, lines 11 - 12) and reduce signal delays (p. 872, Figure 10).

17. Claim 9 is rejected under 35 103(a) as being unpatentable over Wyland, as applied to Claims 1, 2, 4, 6, 7, and 10, and further in view of Moyer et al. (US 6,620,720 B1). 18.Regarding Claim 9, Wyland discloses (Col. 7, lines 31 - 39) that the mounting pad (61), and the connecting pad (63) are composed of copper, but does not disclose that the bond pad is composed of copper. Moyer et al. disclose (Col. 2, lines 48 - 49) that a copper contact (bond) pad (31) (Figure 1) is formed on the silicon substrate for either wire bonding or solder bump bonding. It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Moyer et al. with Wyland to provide a contact (bond) pad of low cost and high conductivity (Moyer et al., Col. 1, lines 41 - 43).

18. Claims 13 and 18 are rejected under 35 103(a) as being unpatentable over Horiuchi et al., as applied to Claims11, 12, 16, and 17, and further in view of Electronic Packaging and Production.

19. Regarding Claims 13 and 18, Horuichi et al. do not disclose a substrate material composed of epoxy laminate. However, epoxy laminate substrates are well known and widely used in the art. Electronic Packaging and Production discloses (p. 1, middle column, bottom para.) that epoxy laminate substrates have been in use for almost a decade. Hence, it would have been

obvious to one of ordinary skill in the art at the time of the invention to combine the disclosures of Electronic Packaging and Technology with Horuichi et al. to obtain a device with increased reliability and reduced fatigue at joints (p. 1, left column, 5th para.).

20. Claims 15 and 20 are rejected under 35 103(a) as being unpatentable over Horiuchi et al., as applied to Claims 11, 12, 16, and 17, and further in view of Wilson et al.

21. Regarding Claims 15 and 20, Horuichi et al. do not disclose a conductive interconnecting element (via) comprising tungsten. Wilson et al. disclose that conductive interconnect elements (vias) composed of tungsten are well established in the art (p.868, lines 7 - 12). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Wilson et al. with Horuichi et al. to reduce costs (p. 868, lines 11 - 12) and reduce signal delays (p. 872, Figure 10).

22. Claim 19 is rejected under 35 103(a) as being unpatentable over Horuichi et al., as applied to Claims 11, 12, 16, and 17, and further in view of Moyer et al. and Wyland.

23. Regarding Claim 19, Horuichi et al. do not disclose that the mounting pad, bond pad, and connecting pad are composed of copper. However, Wyland discloses (Col. 7, lines 31 - 39) that the mounting pad (61), and the connecting pad (63) are composed of copper. Moyer et al. disclose (Col. 2, lines 48 - 49) that a copper contact (bond) pad (13) (Figure 1) is formed on the silicon substrate for either wire bonding or solder bump bonding. It would have been obvious to

one of ordinary skill in the art at the time of the invention to combine Moyer et al. and Wyland with Horuichi et al. to provide a metallic contact structures of low cost and high conductivity (Moyer et al., Col. 1, lines 41 - 43).

Response to Arguments

24. Arguments of Applicant with respect to claim rejections have been carefully considered, but these have been found to be unpersuasive. With regard to Claim 1, the limitation recited in the amended claim represents an intended use and does not result in a structural distinction relevant to the prior art, as discussed in the Office Action.

With regard to Claim 6, Applicant is incorrect in the contention (pp. 6 – 7, Response) that the bonding pad (61) on the right side is not on one of the major surfaces. Figure 6 clearly discloses this location.

The contention that the pad 22 of Horiuchi et al. is not conducting (pp. 7 – 8, Response) is not correct. In order for the pad to be used as an electrical connection, it is essential that the pad be conducting. Further, the contention that there is no conductive pad on the "other" side is not germane, since a pad is shown (Figure 1) (24). Additionally, metal is plated inside via 18 to form an interconnecting element (Col. 3, lines 59 - 63).

In regard to the ELECTRONIC PACKAGING AND PRODUCTION reference (pp. 8 – 9, Response), contrary to allegations of Applicant, there is more than adequate rationale for combining references, as stated in the Office Action. Additionally, as stated in the Office Action, the

use of multilayer laminate boards are extremely well known in the art and widely utilized.

With regard to Claims 5 and 10, Applicant is incorrect in the allegation that the Wilson et al. textbook reference refers to a multilayer structure and does not teach the use of vias (pp. 10 – 11, Response). The reference states that tungsten vias have been used since 1983. Wilson states that *multilevel metallizations use a blanket deposition and etchback for formation*. There is no statement or implication that multilevels are required for via formation. Cost savings (p.868, lines 11 - 12) are indeed recited as a part of a selective deposition process. Reduction in signal delays are also present, as shown clearly in Figure 10, page 872 in a comparative analysis.

Allegations by Applicant that the combination of Moyer et al. and Wyland is not warranted (pp. 11 - 12, Response) are incorrect. There is more than sufficient motivation (Moyer et al., Col. 1, lines 41 - 43) to use the copper contact pad of Moyer et al. in Wyland. No probative data has been presented to suggest otherwise.

Commentary on Arguments presented for Claims 13 and 18 and Claims 15 and 20 (pp. 13 – 15) has been discussed above.

Allegations by Applicant regarding the applicability of Moyer as a secondary reference are not germane. There is adequate motivation for combining references (Moyer et al., Col. 1, lines 41 - 43). Applicant is reminded that the test for obviousness is not whether the features of a secondary reference may be bodily incorporated into the structure of the primary reference, nor Is it that the claimed invention must be expressly suggested in any one or all of the references.

Rather, the test is what the combined teachings of the references would have suggested to those of ordinary skill in the art. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981).

For the reasons stated above, the rejection is maintained.

Conclusions

24. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the Examiner should be directed to **Thomas Magee**, whose telephone number is (**571**) **272 1658.** The Examiner can normally be reached on Monday through Friday from 8:30AM to 5:00PM (EST). If attempts to reach the Examiner by telephone are unsuccessful, the examiner's supervisor, **Eddie Lee**, can be reached on (**571**) **272-1732.** The fax

Page 10

Page 11

number for the organization where this application or proceeding is assigned is (703)

872-9306.


4

EDDIE LEE

SUPERATION PATENT EXAMINER TECHNOLOGY CENTER 2800

Thomas Magee February 2, 2005

> Nichia Exhibit 1002 Page 87



U.S. Patent and Trademark Office

Part of Paper No. 02022005



Agilent Technologies Innovating the HP Way Agilant Technologies Inc. Legal Dept. DL429 P.O. Box 7599 Loveland, Coloredo 80537-0599

650 485-3015 telephone 650 485-5487 facsimile ian_hardcastle@egilent .com

- 1 3 1 x x y JENTHAL PAA CENYE

Facsimile

APR 0.6 2005

703-872-9306

20

Date:	April 6, 2005	Fax number:
То:	Examiner Thomas J. Magee	Total pages:
From:	Ian Hardcastle	

Subject: US Patent Application 10/608,605 Attorney Docket: 70030259-1 Filed: June 27, 2003

Enclosed is the an Amendment in response to the Office Action dated February 9, 2005.

Respectfull submitted Ian Hardcastle Reg. No. 34,075

NOTICE

THIS MESSAGE MAY INCLUDE CONFIDENTIAL INFORMATION

If you are not the person to whom this message is addressed, please notify us immediately by collect telephone call. Using this information or showing it to anyone without permission of Agilent Technologies, Inc. may be unlawful under the Uniform Trade Secrets Act and other laws.

PAGE 1/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

٠.

AGILENT TECHNOLOGIES, INC. Legal Department. DL429 Intellectual Property Administration P. O. Box 7699 Loveland, Colorado 80537-0599			ATT	ORNEY DO	OCKET NO). 70030259-01 :
	IN THE UN	ITTED STA	TES PATENT AND TR	ADEMARK	OFFICE	÷
inventor(s):	Kong Weng Lee, et al.					
Serial No.:	10/608605		Examiner: Thomas J. Magee			
Filing Date;	June 27, 2003		Group Art Unit: 2811			
	Ing Device For Sem I of Making Same	lconducto	r Die, Semiconductor	Device Inc	orporatin	g Same And
P.O. Box 1450	ER FOR PATENTS) A 22313-1450					
	TRAN	ISMITTAL I	LETTER FOR RESPONSI	E/AMENDME	en t	
Sir:						,
Transmitted he	arewith is/are the follo	wing in the	above-identified applic	ation:		
X Response/Amendment Petition to extend time to respond				spond		
New fee as calculated below			Suppl	emental De	claration	
No additional fee (Address envelope to "Mail Stop Amendments")						
Other:	-			(Fee \$)	
	CLAIMS	AS AMENDS	D BY OTHER THAN A SMA	LL ENTITY		i
(1) FOR	(2) CLAIMS REMAINING AFTER AMENDMENT	(3) NUMBER EXTRA	(4) HIGHEST NUMBER PREVIOUSLY PAID FOR	(5) PRESENT EXTRA	(6) RATE	(7) ADDITIONAL FEES
TOTAL CLAIMS	20	MINUS	20	= 0	X 50	\$ O
INDEP. CLAIMS	2	MINUS	3	≂ 0	X 200	\$ 0
FIRST PRESENTATION OF A MULTIPLE DEPENDENT CLAIM + 360				+ 360	\$ 0	
EXTENSION FEE	1 ^{5T} MONTH 120.00	2 ND MONT 450.00	TH 3 RD MONTH 1020.00	1590.	ONTH 00	\$ 0
OTHER FEES TOTAL ADDITIONAL FEE FOR THIS AMENDMENT					<u>\$</u> 0 \$0	

Charge \$0_____to Deposit Account 50-1078. At any time during the pendency of this application, please charge any fees required or credit any over payment to Deposit Account 50-1078 pursuant to 37 CFR 1.2 5. Additionally please charge any fees to Deposit Account 50-1078 under 37 CFR 1.16, 1.17, 1.19, 1.20 and 1.21. A duplicate copy of this transmittal letter is enclosed.

I hereby certify that this paper is being facsimile transmitted to the Patent and Trademark Office on the date shown below:

Date of facsimile: April 6, 2005

Typed Name: Linds A. limura lencera Signature: 100

Respectfully submitted, Kong Weng Lee, at al.	
By	-
Tan Hardcaste Attomey/Agent for Applicant(s)	
Reg. No. 34,075	
Date: April 6, 2005	

Telephone No. 650 485 3015

Rev 10/04 (TransAmd)

PAGE 2/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

i

RECEIVED ABINAD XXII. IMPINEL

APR 0 6 2005

I hereby certify that this correspondence is being transmitted via facsimile to the Commissioner for Patents at (703) 872 9306 on 6 April 2005

Cellenua Dare (tpul By Junda 6 2005 Linda A. Iimura

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Inventor(s): Kong Weng Lee et al.	Group Art Unit: 2811		
Serial No.: 10/608,605	Examiner: Thomas J. Magee	.]	
Filed: 27 June 2003			b
Title: Packaging Device for Semiconducto	r Die, Semiconductor Device Incorporating	Same and	D
Method of Making Same			7
Atty Docket: 70030259			Ś
			1
		Ę	nilahla
		i i	1
AMENDMI	ENT UNDER 37 CFR § 1.116		$\overline{\ }$
			5
Commissioner for Patents P.O. Box 1450		5	Ś
Alexandria			

Sir:

VA 22313-1450

In response to the Official Action dated 9 February 2005, the applicants respectfully request entry of the following amendments:

PAGE 3/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

PATENT

USSN 10/608,605

In the Claims

-2-

The claims currently pending in the application are as follows:

1. (currently amended) A packaging device for <u>a</u> semiconductor die, the packaging device comprising:

a substantially planar substrate having opposed major surfaces;

located on one of the major surfaces; a conductive <u>die mounting pad for</u>
attachment of <u>dimensioned to accommodate</u> the die with a major surface of the die in

contact therewith;

a conductive connecting pad located on the other of the major surfaces; and a conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the connecting pad.

2. (original) The packaging device of claim 1, in which the substrate comprises ceramic.

3. (original) The packaging device of claim 1, in which the substrate comprises a material selected from epoxy laminate and silicon.

4. (original) The packaging device of claim 1, in which the mounting pad and the connecting pad each comprise at least one of copper, silver, gold, nickel and tungsten.

5. (original) The packaging device of claim 1, in which the conductive interconnecting element comprises tungsten.

PAGE 4/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

Nichia Exhibit 1002 Page 92 ٠.

5

USSN 10/608,605

PATENT

6. (currently amended) The packaging device of claim 1, additionally comprising:

a bonding pad <u>smaller in area than the die mounting pad</u>, the bonding pad located on the one of the major surfaces,

an additional conductive connecting pad located on the other of the major surfaces, and

an additional conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad.

7. (original) The packaging device of claim 6, in which the substrate comprises ceramic.

8. (original) The packaging device of claim 6, in which the substrate comprises a material selected from epoxy laminate and silicon.

9. (original) The packaging device of claim 6, in which the mounting pad, the bonding pad and the connecting pads each comprise at least one of copper, silver, gold, nickel and tungsten.

10. (original) The packaging device of claim 6, in which the interconnecting element comprises tungsten.

PAGE 5/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

PATENT

11. (currently amended) A semiconductor device, comprising:
 <u>a semiconductor die;</u>
 a substantially planar substrate having opposed major surfaces;

a conductive mounting pad located on one of the major surfaces, a conductive die

5 mounting pad dimensioned to accommodate the semiconductor die;

a conductive connecting pad located on the other of the major surfaces; and a conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the connecting pad; and in which the a-semiconductor die is mounted on attached to the <u>die</u> mounting pad

10 with a major surface thereof in contact with the mounting pad.

12. (original) The semiconductor device of claim 11, in which the substrate comprises ceramic.

13. (original) The semiconductor device of claim 11, in which the substrate comprises a material selected from epoxy laminate and silicon.

14. (original) The semiconductor device of claim 11, in which the mounting pad and the connecting pad each comprise at least one of copper, silver, gold, nickel and tungsten.

15. (original) The semiconductor device of claim 11, in which the conductive interconnecting element comprises tungsten.

PAGE 6/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

5

USSN 10/608,605

PATENT

16. (currently amended) The semiconductor device of claim 11, additionally comprising:

a conductive bonding pad <u>smaller in area than the die mounting pad, the bonding</u> <u>pad located on the one of the major surfaces;</u>

an additional conductive connecting pad located on the other of the major surfaces;

an additional conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad, and a bonding wire extending between the semiconductor die and the bonding pad.

17. (original) The semiconductor device of claim 16, additionally comprising an encapsulant encapsulating the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located.

18. (original) The semiconductor device of claim 16, in which the substrate comprises a material selected from ceramic, epoxy laminate and silicon.

19. (original) The semiconductor device of claim 16, in which the mounting pad, the bonding pad and the connecting pads each comprise at least one of copper, silver, gold, nickel and tungsten.

20. (original) The semiconductor device of claim 16, in which the conductive interconnecting element comprises tungsten.

PAGE 7/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

Nichia Exhibit 1002 Page 95

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

□ FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

□ SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

W LINES OR MARKS ON ORIGINAL DOCUMENT

□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

OTHER:_____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

PATENT

Remarks

This is an amendment under 37 CFR § 1.116. The purpose of this amendment is to put the claims in better form for appeal. The amendments and specific arguments in this amendment, to the extent they were not presented earlier, are now presented because they are necessitated by the new arguments of anticipation and obviousness set forth by the Examiner in the official action dated 9 February 2005. The applicants respectfully submit that these amendments do not raise new issues and do not require any further searching.

-6-

Following this amendment, claims 1-20 are active in the application.

I. CLAIM REJECTIONS UNDER 35 USC § 102(b)

A. Claims 1, 2, 4, 6, 7, and 10

Claims 1, 2, 4, 6, 7, and 10 are rejected under 35 USC § 102(b) as being anticipated by United States patent no. 5,986,885 of Wyland. The official action alleges that the limitation, "for attachment of the die with a major surface of the die in contact therewith," represents an intended use. The applicants respectfully disagree, but to advance prosecution of the application have amended Claim 1 to recite a more explicit structural limitation.

The applicants respectfully submit that Wyland's metallization 61, alleged in the official action to correspond to the die mounting pad recited in Claim 1, cannot accurately be described as "dimensioned to accommodate the die with a major surface of the die in contact therewith" as recited in Claim 1 as now amended.

Accordingly, the applicants respectfully submit that Claim 1 as now amended, and claims 2-9 that depend on Claim 1, are all patentable.

B. Claim 6

With reference to claim 6, the official action alleges that Wyland discloses a bonding pad, citing "(right side, Figure 6) (61) located "on" one of the major surfaces." This differs from the rejection set forth in the previous official action mailed on 23 August 2004 in which Wyland's *die bonding pad 31* was alleged to correspond to the bonding pad recited in Claim 6. In its Response to Arguments, the official action states that the applicants were incorrect and refers to

PAGE 8/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

PATENT

"bonding pad (61)." However, the applicants respectfully submit that the previous official action referred to element 31, i.e., to die bonding pad 31, and not to element 61, i.e., metallization 61, as now alleged.

-7-

The applicants have amended Claim 6 to recite: "a bonding pad smaller in area than the die mounting pad, the bonding pad located on the one of the major surfaces." The applicants respectfully submit that Wyland's metalizations 61 to which die 30 is attached are substantially similar in area, as would be expected given that the die is attached to each metallization by means of a flip-chip connection. The applicants therefore respectfully submit that, in Wyland's semiconductor package, the metallization 61 alleged to correspond to the bonding pad recited in claim 6 cannot accurately be said to be smaller in area than the metallization 61 alleged in the rejection of Claim 1 to correspond to the die mounting pad recited in Claim 1.

Accordingly, the applicants respectfully submit that Claim 6 as now amended is patentable for this additional reason, and Claims 7-10 that depend on Claim 6 are also patentable.

C. Claims 11, 12, 16, and 17

Claims 11, 12, 16, and 17 are rejected under 35 USC § 102(b) as being anticipated by United States patent no. 6,084,295 of Horiuchi et al. (Horiuchi).

The official action alleges that bonding pad 22 corresponds to the mounting pad recited in claim 11. The applicants respectfully thank the Examiner for clearly identifying the element allgeged to correspond to the mounting pad. The prior official action did not indicate that Horiuchi's bonding pad 22 corresponded to the mounting pad. In responding to the prior official action, the applicants took the reference to "upper surface" to refer to the upper surface of substrate 5 rather than to the upper surface of bonding pad 22. It appears that this is not what the Examiner intended.

The applicants respectfully submit that bonding pad 22 cannot accurately be said to correspond to "a conductive mounting pad located on one of the major surfaces" as recited in the original version of Claim 11. Horiuchi shows bonding pad 22 located in a region of substrate 5 outside that occupied by semiconductor chip 10. The original version of Claim 11 recites in part: "a semiconductor die attached to the mounting pad." The applicants respectfully submit that chip

PAGE 9/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

PATENT

10 cannot accurately be described as attached to bonding pad 22.

Moreover, Horiuchi shows vias 16 underlying chip 10. Figure 1 shows the ends of vias 16 adjacent chip 10 lying flush with the surface of substrate 5. The applicants therefore respectfully submit that the ends of vias 16 therefore cannot accurately be said to be "on" the major surface of the substrate. The official action provides no indication of where may be found in Horiuchi's disclosure a teaching that bonding pads similar to bonding pads 22 exist under chip 10. The applicants have been unable to find such teaching. Figures 7(a) and 7(c) referred to the prior official action show structures of pads to which bonding wires 20 are attached, and not of the vias underlying chip 10.

Nevertheless, to advance prosecution of the application and to conform Claim 11 with Claim 1, the applicants have amended Claim 11 to recite: "located on one of the major surfaces, a conductive die mounting pad dimensioned to accommodate the semiconductor die" and "in which the semiconductor die is mounted on the die mounting pad with a major surface thereof in contact with the mounting pad." The applicants respectfully submit that Horiuchi's device lacks any element described by the quoted elements of Claim 11 as now amended.

Accordingly, the applicants respectfully submit that Claim 11 as now amended is patentable. The applicants further submit that Claims 12-19 that depend on Claim 11 are patentable due to the patentability of Claim 11.

II. CLAIM REJECTIONS UNDER 35 USC § 103(a)

A. Claims 3 and 8

Claims 3 and 8 are rejected under 35 USC § 103(a) as being unpatentable over Wyland as applied to Claims 1, 2, 4, 6, 7 and 10 in view of Innovative PCB Reinforcement, ELECTRONIC PACKAGING AND PRODUCTION, 1 (1997) (the Article).

The official action states that Wyland does not disclose a substrate material composed of epoxy laminate and looks to ELECTRONIC PACKAGING AND PRODUCTION for a disclosure of this material. The official action states:

Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the disclosures of Electronic Packaging and Technology with Wyland to obtain a device with increased reliability and reduced fatigue at joints (p. 1, left column, 5 th para.).

PAGE 10/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

PATENT

P. 11

Apr 6 2005

9.05

The Article discloses mounting thin, small outline integrated circuit packages (TSOPs) on a multilayer reinforced epoxy laminate printed circuit board. The TSOPs are composed of a semiconductor die attached to a metal lead frame. The die and part of the lead frame are encapsulated. Portions of the lead frame remote from the die are attached to the printed circuit

-9-

board by solder. The use of an epoxy laminate as the material of the printed circuit board was apparently motivated by the need for the printed circuit board to match the coefficient of thermal expansion of the TSOPs to increase the reliability of solder connections between the TSOPs and the printed circuit board.

The structure of Wyland's device is different: a semiconductor die 30 is flip-chip mounted on first circuitry metallizations 61 located on the surface of a substrate 60.

The applicants respectfully submit that the person of ordinary skill in the art would appreciate that the thermal expansion considerations of the semiconductor die 30 of Wyland's semiconductor device are so different from those of a TSOP attached to a printed circuit board that such person would consider any teaching set forth in the Article with respect to the printed circuit board material as inapplicable to choosing the substrate material of Wyland's semiconductor package. Accordingly, the applicants respectfully submit that the cited references lack any teaching or suggestion that could properly be regarded as providing a motivation for a person of ordinary skill in the art to combine the references in the manner proposed in the official action.

The official action states that multilayer laminate boards are extremely well known in the art and widely utilized. The applicants do not dispute this. However, the applicants respectfully remind the Examiner that the fact that multi-layer boards are known does not make it obvious to modify Wyland's semiconductor device to incorporate a multilayer board absent a teaching or suggestion in the cited references that can properly regarded as a motivation for a person of ordinary skill in the art to make such modification. The applicants respectfully submit that the passage of the Article cited in the official action does not rise to this level. It simply describes an advantage that arises in the specific circumstance in which TSOPs are mounted on a PC11 printed circuit board. The applicants have been unable to find anything in the Article that teaches or suggests that this advantage would be obtained in the context of Wyland's semiconductor

PAGE 11/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

PATENT

package in which a semiconductor die is flip-chip mounted on a substrate. The applicants have been unable to find anything in Wyland's disclosure that teaches or suggests that his semiconductor package has problems with solder joint reliability.

-10-

Moreover, the official action does not indicate where in the cited references may be found a teaching or suggestion that would provide a person of ordinary skill in the art with a reasonable expectation of success in the event such person were to attempt to modify Wyland's semiconductor package in the manner suggested in the official action.

Additionally, the applicants respectfully submit that Wyland's semiconductor package, modified as proposed in the official action, would still lack a die mounting pad, for the reason set forth above with reference to Claim 1. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claims 3 and 8.

The applicants therefore respectfully submit that the rejection of claims 3 and 8 is improper because the prima facie case of obviousness set forth in the official action does not meet the requirements set forth in MPEP § 2143. The applicants therefore respectfully request that the rejection be withdrawn.

B. Claims 5 and 10

Claims 5 and 10 are rejected under 35 USC § 103(a) as being unpatentable over Wyland as applied to Claims 1, 2, 4, 6, 7 and 10 in view of Wilson et al. (HANDBOOK OF MULTILEVEL METALLIZATION FOR INTEGRATED CIRCUITS, 868-872 (*Wilson*).

The official action indicates that Wyland does not disclose a conductive interconnecting element (via) comprising tungsten and looks to Wilson for a teaching of conductive interconnect elements (vias) composed of tungsten. The official action states:

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Wilson et al. with Wyland to reduce costs (p. 868, lines 11 - 12) and reduce signal delays (p. 872, Figure 10).

The cited passage of Wilson's disclosure describes the advantages of CVD tungsten contacts and via plugs in integrated circuits. The official action proposes to apply Wilson's teachings to the choice of the material to fill through holes 62 extending through the substrate 60 of Wyland's semiconductor package. The applicants respectfully submit that the substrate of a

PAGE 12/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

-11-

PATENT

semiconductor package cannot accurately be referred to as an integrated circuit. Accordingly, the applicants respectfully submit that the person of ordinary skill in the art would regard Wilson's teaching with respect to the material of the interlayer plugs of an integrated circuit inapplicable to the choice of material to fill the through holes 62 of Wyland's semiconductor package. Accordingly, the applicants respectfully submit that the cited passage of Wilson's disclosure does not provide a sufficient motivation for a person of ordinary skill in the art to make the combination of references proposed in the official action.

Moreover, the applicants respectfully submit that Wilson is non-analogous art and hence, is not a valid reference with respect to the invention claimed in Claims 5 and 10. The invention claimed in Claims 5 and 10 relates to a packaging device for a semiconductor die. Wilson's disclosure relates to the structure of the semiconductor die itself. The *Manual of Patent Classification* classifies Horiuchi's semiconductor device, which is analogous prior art, in class 257, subclass 690, whereas integrated circuit vias appear to fall into class 438.

The sentence that includes the passage of Wilson's disclosure cited in the official action as constituting a motivation reads: "There are also attempts to use a selective CVD tungsten because of the potential process simplification and cost savings." The applicants respectfully submit that this passage of Wilson's disclosure does not indicate whether the attempts have been successful or that the potential cost savings have been achieved. Moreover, the applicants have been unable to find any teaching in the cited passage or elsewhere in Wilson's disclosure that teaches or suggests that tungsten provides a cost advantage in an application other than in an integrated circuit. The applicants respectfully remind the Examiner that obviousness is not established if a person of ordinary skill might find it *obvious to try* to modify the teaching of one reference in accordance with the teachings of another. "[T]his is not the standard of 35 USC § 103." In re Geiger, 815 F2d 686, 688, 2 USPQ2d 1276, 1278 (Fed. Cir. 1987).

The official action additionally cites Wilson's Figure 10 as demonstrating that tungsten interconnects and inter-layer plugs reduce signal delays, and thus provide a motivation. The applicants respectfully submit that Figure 10 demonstrates that, with respect to signal delay in an integrated circuit, tungsten performs marginally better than aluminum but performs significantly worse than copper. The applicants therefore respectfully submit that, if anything, Wilson's

PAGE 13/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

Nichia Exhibit 1002 Page 102

-12-

PATENT

Figure 10 teaches away from using tungsten.

Moreover, the applicants have been unable to find anything in Wyland's disclosure that teaches or suggests that his semiconductor package is costly to manufacture and/or suffers from problems with signal delay that would provide a person of ordinary skill in the art with a motivation to look outside Wyland's disclosure for a solution to such problems.

The official action does not indicate where in the cited references may be found a teaching or suggestion that would provide a person of ordinary skill in the art with a reasonable expectation of success in the event such person were to undertake the modification of Wyland's semiconductor package proposed in the official action.

Finally, the applicants respectfully submit that Wyland's semiconductor package, modified as proposed in the official action, lacks the die mounting pad recited in Claim 1 on which Claims 5 and 10 depend for the reasons set forth above with reference to Claim 1. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest all the claim limitations recited in Claims 5 and 10.

The applicants therefore respectfully submit that the rejection of claims 5 and 10 is improper because the prima facie case of obviousness set forth in the official action does not meet the requirements set forth in MPEP § 2143. The applicants therefore respectfully request that the rejection be withdrawn.

C. Claim 9

Claim 9 is rejected under 35 USC § 103(a) as being unpatentable over Wyland as applied to Claims 1, 2, 4, 6, 7 and 10 in view of United States patent no. 6,620,720 of Moyer et al. (Moyer).

The official action indicates that Wyland does not disclose that the bond pad is composed of copper and looks to Moyer at (col. 2, lines 48 - 49) for a disclosure of a copper contact (bond) pad (31) (Figure 1) formed on the silicon substrate for either wire bonding or solder bump bonding. The official action states:

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Moyer with Wyland to provide a contact (bond) pad of low cost and high conductivity (Moyer, col. 1, lines 41 - 43).

PAGE 14/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

٠.

USSN 10/608,605

PATENT

The applicants acknowledge that the cited passage of Moyer's disclosure describes the advantages of using copper as the material of the interconnects of an integrated circuit. However, in the lines following the cited passage of Moyer's disclosure, Moyer discloses some of the many difficulties of using copper as the material of the interconnects of an integrated circuit. Moyer discloses a solution to the problems of using copper to form the bonding pads of an integrated circuit. Moyer's solution involves the deposition of several additional layers over the copper bonding pad. The applicants respectfully submit that the person of ordinary skill in the art would appreciate that the main motivation for adopting copper interconnects in integrated circuits, namely, maintaining low-resistance connections despite ever-decreasing feature sizes, does not apply to selecting the material of the bonding pads of Wyland's semiconductor package. The applicants respectfully submit that this absence of a motivation to use copper, together with Moyer's disclosure of the additional difficulties of using copper, means that such person would have no motivation to adopt the teaching set forth in Moyer's disclosure with respect to the material of the bonding set forth in Moyer's disclosure with respect to the material of the bonding set forth in Moyer's disclosure with respect to the material of the bonding set forth in Moyer's disclosure with respect to the material of the bonding set forth in Moyer's disclosure with respect to the material of the bonding set forth in Moyer's disclosure with respect to the material of the bonding set forth in Moyer's disclosure with respect to the material of the bonding pads of Wyland's semiconductor package.

-13-

The applicants additionally submit that Moyer is non-analogous art and, hence, is not a valid reference with respect to the invention claimed in Claim 9. The invention claimed in Claim 9 relates to the structure of a packaging device for a semiconductor die. Moyer's disclosure relates to structures for the bonding pads of an integrated circuit having copper interconnects. The *Manual of Patent Classification* classifies Horiuchi's semiconductor device, which is analogous prior art, in class 257, subclass 690, whereas it classified Moyer's disclosure in class 438, subclass 612.

The official action asserts that col. 1, lines 41-43, of Moyer's disclosure provides more than sufficient motivation to use Moyer's copper contact pad in Wyland's semiconductor package. The applicants do not dispute that the cited passage of Moyer's disclosure teaches the desirability of using copper as an interconnect material in an integrated circuit. However, the portion of Wyland's semiconductor package the Examiner is proposing to modify is metallization 61 that forms part of the semiconductor package and is not part of semiconductor die 30. The applicants have been unable to find anything in Moyer's disclosure that teaches or suggests the desirability of making an element of a semiconductor package corresponding to

PAGE 15/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

PATENT

Wyland's metallization 61 of copper.

Moreover, the applicants respectfully submit that the portion of Moyer's disclosure cited in the official action quotes is taken out of the context of the discussion of the problems of using copper as an interconnect material in integrated circuits that immediately follows the cited passage. The applicants respectfully submit that this portion of Moyer's disclosure would discourage a person of ordinary skill in the art from using copper as the interconnect material of an integrated circuit absent the compelling reason of high-frequency performance. The applicants further submit that Moyer is silent with respect to the suitability of copper in applications such as Wyland's metallization 61, and that this would further discourage the person of ordinary skill in the art from making the modification proposed in the official action. Moreover, in view of the caveats uttered by Moyer about the problems of using copper, Moyer's disclosure as a whole cannot reasonably be regarded as providing the person of ordinary skill in the art with a reasonable expectation of success in the event such person were to attempt to perform the proposed modification of Wyland's semiconductor package. Finally, the applicants note that they have been unable to find anything in Wyland's disclosure that teaches or suggests that the performance of his semiconductor package is unsatisfactory at high frequencies. Such teaching might motivate the person of ordinary skill in the art to ignore Moyer's teaching with regard to the difficulties of using copper, but no such teaching or suggestion can be found.

-14-

The official action does not indicate where in the cited references may be found a teaching or suggestion that would provide a person of ordinary skill in the art with a reasonable expectation of success in the event such person were to undertake the modification of Wyland's semiconductor package proposed in the official action.

Additionally, the applicants submit that Wyland's semiconductor package, modified as proposed in the official action, would still lack a die mounting pad for the reason set forth above with reference to Claim 1. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claim 9.

The applicants therefore respectfully submit that the rejection of claim 9 is improper because the prima facie case of obviousness set forth in the official action does not meet the requirements set forth in MPEP § 2143. The applicants therefore respectfully request that the

PAGE 16/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

Nichia Exhibit 1002 Page 105

.

-15-

PATENT

rejection be withdrawn.

D. Claims 13 and 18

Claims 13 and 18 are rejected under 35 USC § 103(a) as being unpatentable over Horiuchi as applied to Claims 11, 12, 16, and 17 in view of *Electronic Packaging and Production* (the Article).

The official action indicates that Horuichi does not disclose a substrate material composed of epoxy laminate and looks to *Electronic Packaging and Production* for a disclosure of this material. The official action states:

Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the disclosures of Electronic Packaging and Technology with Horuichi et al. to obtain a device with increased reliability and reduced fatigue at joints (p. 1, left column, 5th para.).

The disclosure of the Article is described above with reference to claims 3 and 8.

The applicants respectfully submit that structure of Horiuchi's device package is different that of the TSOPs discussed in the Article: in Horiuchi's device package, semiconductor die 10 is attached directly to the surface of substrate 5. The applicants respectfully submit that the person of ordinary skill in the art would appreciate that the thermal expansion considerations of Horiuchi's semiconductor device are so different from those of a TSOP attached to a printed circuit board that such person would consider any teaching set forth in the Article with respect to printed circuit board material as inapplicable to choosing the substrate material of Horiuchi's semiconductor device. Accordingly, the applicants respectfully submit that the rationale set forth in the official action for combining the cited references does not meet the requirements set forth in MPEP § 2143.

Additionally, the applicants respectfully submit that Horiuchi's semiconductor device, modified as proposed in the official action, would still lack "located on one of the major surfaces, a conductive die mounting pad dimensioned to accommodate the semiconductor die" and "in which the semiconductor die is mounted on the die mounting pad with a major surface thereof in contact with the mounting pad." for the reasons set forth above with reference to claim 11. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claims 13 and 18.

PAGE 17/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

. •

USSN 10/608,605

PATENT

The official action does not indicate where in the cited references may be found a teaching or suggestion that would provide a person of ordinary skill in the art with a reasonable expectation of success in the event such person were to undertake the modification of Horiguchi's semiconductor device proposed in the official action.

-16-

Accordingly the applicants respectfully submit that the rejection of claims 13 and 18 is improper because the official action does not set forth a prima facie case of obviousness that complies with the requirements set forth in MPEP § 2143.

E. Claims 15 and 20

Claims 15 and 20 are rejected under 35 USC § 103(a) as being unpatentable over Horiuchi as applied to Claims 11, 12, 16, and 17 in view of Wilson.

The official action indicates that Horuichi does not disclose a conductive interconnecting element (via) comprising tungsten and looks to Wilson for a disclosure of this material. The official action states:

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Wilson et al. with Hornichi et al. to reduce costs (p. 868, lines 11-12) and reduce signal delays (p. 872, Figure 10).

For reasons corresponding to those described above with reference to Claims 5 and 10, the applicants respectfully submit that the rejection of claims 15 and 20 is improper because the prima facie case of obviousness set forth in the official action does not comply with the requirements set forth in MPEP § 2143. Specifically, the official action does not set forth a motivation that complies with the requirements set forth in MPEP § 2143, the official action does not indicate where in the cited references may be found a teaching or suggestion that would provide a person of ordinary skill in the art with a reasonable expectation of success in the event such person were to undertake the modification of Horiuchi's semiconductor device proposed in the official action and the proposed combination of references does not teach or suggest all the claim limitations.

F. Claim 19

Claim 19 is rejected under 35 USC § 103(a) as being unpatentable over Horuichi as

PAGE 18/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

PATENT

applied to Claims 11, 12, 16, and 17 in view of Moyer and Wyland.

The official action states that Horuichi does not disclose that the mounting pad, bond pad, and connecting pad are composed of copper and looks to Wyland for a teaching of a mounting pad and a connecting pad (63) composed of copper and looks to Moyer for a teaching of a copper contact (bond) pad (13) (Figure 1) formed on the silicon substrate for either wire bonding or solder bump bonding. The official action states:

-17-

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Moyer et al. and Wyland with Horuichi et al. to provide a metallic contact structures of low cost and high conductivity (Moyer et al., col. 1, lines 41-43).

For reasons corresponding to those described above with reference to Claim 9, the applicants respectfully submit that the rejection of claim 19 is improper because the prima facie case of obviousness set forth in the official action does not comply with the requirements set forth in MPEP § 2143. Specifically, the official action does not set forth a motivation that complies with the requirements set forth in MPEP § 2143, the official action does not set forth a motivation that complies with the requirements set forth in MPEP § 2143, the official action does not indicate where in the cited references may be found a teaching or suggestion that would provide a person of ordinary skill in the art with a reasonable expectation of success in the event such person were to undertake the modification of Horiuchi's semiconductor device proposed in the official action and the proposed combination of references does not teach or suggest all the claim limitations.

The applicants respectfully request that the amendments set forth above be entered and that Examiner reconsider the rejection of the rejected claims. The applicants believe that the application as now amended is in condition for allowance, and respectfully request such favorable action. If any matters remain outstanding in the application, the Examiner is respectfully invited to telephone the applicant attorney at (650) 485-3015 so that these matters may be resolved.

PAGE 19/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

USSN 10/608,605

-18--

PATENT

Respectfully submitted,

Kong Weng Lee et al.

By Ian Hardcastle Reg. No. 34,075 050406 Dated:

Agilent Technologies, Inc. Legal Department, MS DL429 P.O. Box 7599 Loveland, CO 80537-0599

Tel.: (650) 485-3015

PAGE 20/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

:

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

□ FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

A LINES OR MARKS ON ORIGINAL DOCUMENT

□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

• OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

PTO/S8/06 (08-03)

Approved for use through 7/31/2006. OMB 0651-0032 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. PATENT APPLICATION FEE DETERMINATION RECORD Application & Docket Number 608605 Substitute for Form PTO-875 CLAIMS AS FILED - PART I OTHER THAN SMALL ENTITY OR SMALL ENTITY (Column 1) (Column 2) FOR NUMBER FILED NUMBER EXTRA RATE FEE RATE FEE BASIC FEE (37 CFR 1.16(a)) OR TOTAL CLAIMS (37 CFR 1.16(c)) minus 20 = x s OR хs INDEPENDENT CLAIMS (37 CFR 1.16(b)) minus 3 хs OR ΧS MULTIPLE DEPENDENT CLAIM PRESENT (37 CFR 1.16(d)) OR + s = = TOTAL * If the difference in column 1 is less than zero, enter "0" in column 2. OR TOTAL CLAIMS AS AMENDED - PART II 6105 OTHER THAN OR (Column 2) (Column 3) SMALL ENTITY (Column 1) SMALL ENTITY CLAIMS HIGHEST PRESENT REMAINING NUMBER RATE ADDI-RATE ADDI-AFTER PREVIOUSLY EXTRA TIONAL NONAL MENDMENT PAID FOR FEE AMENDME Total (37 CFR 1.16(c)) N Minus 1 \cap Δ X S OR X \$ Independent (37 CFR 1.16(p)) Minus 2 x s OR FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(d)) + s OR + s TOTAL TOTAL ADD'L FEE CR ADD'L FEE (Column 1) (Column 2) (Column 3) CLAIMS HIGHEST PRESENT RATE ADDI-RATE ADDI-REMAINING NUMBER PREVIOUSLY EXTRA TIONAL TIONAL ኑ AFTER AMENDMENT PAID FOR FEE FEE ENDMEN Total (37 CFR 1.16(c)) Minus = X S OR X S Independent (37 CFR 1.16(b)) Minus = X \$ OR X S AA FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(d)) OR + s = TOTAL TOTAL ADD'L FEF OR ADD'L FEE (Column 1) (Column 2) (Column 3) CLAIMS HIGHEST PRESENT RATE REMAINING NUMBER RATE ADDI-ADDI-NDMENT TIONAL EXTRA TIONAL AFTER PREVIOUSLY FEE FEE AMENDMENT PAID FOR Total (37 CFR 1.16(c)) Minus = X S OR X S Independent (37 CFR 1.16(b)) Minus = ίĽ X S ÷ OR X \$ Ā FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(d)) OR + : + • TOTAL TOTA ADD'L FEE ADD'L FEE OR If the entry in column 1 is less than the entry in column 2, write "0" in column 3.
 If the "Highest Number Previously Pald For" IN THIS SPACE is less than 20, enter "20". "If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3". The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1. This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS UDDRECK SEND TO: Commencement of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450.

а

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

	ed States Patent A	AND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	OR PATENTS	
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/608,605 06/27/2003		Kong Weng Lee	70030259-1	2253	
75	90 05/31/2005		EXAMINER		
	CHNOLOGIES, INC.		MAGEE, THOMAS J		
Legal Departme	ent, DL429 perty Administration		ART UNIT	PAPER NUMBER	
P.O. Box 7599		2811			
Loveland, CO	80537-0599	DATE MAILED: 05/31/2005			

Please find below and/or attached an Office communication concerning this application or proceeding.

,

	Application No.	Applicant(s)	
Advisory Action	10/608,605	LEE ET AL.	
Before the Filing of an Appeal Brief	Examiner	Art Unit	· · · · · · · · · · · · · · · · · · ·
	Thomas J. Magee	2811	
The MAILING DATE of this communication ap		th the correspondence addres	
HE REPLY FILED 08April 2005 FAILS TO PLACE THIS AF			
 NERELT FILLED <u>obaptilization</u> PAILS TO PEACE THIS AFT The reply was filed after a final rejection, but prior to or this application, applicant must timely file one of the foplaces the application in condition for allowance; (2) a (3) a Request for Continued Examination (RCE) in comfollowing time periods: a) The period for reply expiresmonths from the mailing b) The period for reply expires on: (1) the mailing date of this A event, however, will the statutory period for reply expire later Examiner Note: If box 1 is checked, check either box (a) or (MONTHS OF THE FINAL REJECTION. See MPEP 706.07 Extensions of time may be obtained under 37 CFR 1.136(a). The date of enfield is the date for purposes of determining the period of extension StR 1.17(a) is calculated from: (1) the expiration date of the shortened bove, if checked. Any reply received by the Office later than three monarned patent term adjustment. See 37 CFR 1.37(db). LOTICE OF APPEAL L. The Notice of Appeal was filed on A brief in co of filing the Notice of Appeal (37 CFR 41.37(a)), or any Since a Notice of Appeal has been filed, any reply must MENDMENTS 	on the same day as filing a l lowing replies: (1) an amend Notice of Appeal (with appea apliance with 37 CFR 1.114. g date of the final rejection. dvisory Action, or (2) the date set of than SIX MONTHS from the mailli b). ONLY CHECK BOX (b) WHEI 7(f). on which the petition under 37 CFR n and the corresponding amount of statutory period for reply originally iths after the mailing date of the fin mpliance with 37 CFR 41.37 r extension thereof (37 CFR 41.37	Notice of Appeal. To avoid aban ment, affidavit, or other evidend l fee) in compliance with 37 CFI The reply must be filed within or orth in the final rejection, whichever is ng date of the final rejection. N THE FIRST REPLY WAS FILED V & 1.136(a) and the appropriate extension f the fee. The appropriate extension f set in the final Office action; or (2) as al rejection, even if timely filed, may re must be filed within two months 1.37(e)), to avoid dismissal of t	e, which R 41.31; or ne of the s later. In no VITHIN TWO ion fee have ee under 37 set forth in (l educe any s of the dat he appeal.
 (a) They raise new issues that would require further (b) They raise the issue of new matter (see NOTE be (c)) They are not deemed to place the application in tappeal; and/or (d) They present additional claims without canceling NOTE: (See 37 CFR 1.116 and 41.33(a)) The amendments are not in compliance with 37 CFR Applicant's reply has overcome the following rejection Newly proposed or amended claim(s) would be the non-allowable claim(s). For purposes of appeal, the proposed amendment(s): how the new or amended claims would be rejected is p The status of the claim(s) is (or will be) as follows: Claim(s) allowed: 	elow); better form for appeal by mat a corresponding number of f)). 1.121. See attached Notice of (s): a allowable if submitted in a s a) 🖾 will not be entered, or	erially reducing or simplifying th inally rejected claims. Non-Compliant Amendment (F eparate, timely filed amendmer	PTOL-324). It canceling
Claim(s) objected to: Claim(s) rejected: <u>1-20</u> . Claim(s) withdrawn from consideration: AFFIDAVIT OR OTHER EVIDENCE 3.	but before or on the date of	iling a Notice of Appeal will not	be entered
 because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e). D. The affidavit or other evidence filed after the date of fili entered because the affidavit or other evidence failed to showing a good and sufficient reasons why it is necess 	and sufficient reasons why th ng a Notice of Appeal, but pr o overcome <u>all</u> rejections und ary and was not earlier prese	e affidavit or other evidence is r ior to the date of filing a brief, w er appeal and/or appellant fails ented. See 37 CFR 41.33(d)(1).	necessary vill <u>not</u> be to provide
 IO. The affidavit or other evidence is entered. An explana REQUEST FOR RECONSIDERATION/OTHER II. The request for reconsideration has been considered (See attached sheet). II. Note the attached Information Disclosure Statement(statement) 	but does NOT place the appl	ication in condition for allowanc	
 Bote the attached information Disclosure Statement(s) Bother: 	s). (FTO/SB/08 0F FTO-1449	EDDIE LEE SUPERVISORY PATENT EXAMI	

.

Item 3a) :

The proposed amendments to Claims 1, 6, 11, and 16 will not be entered because they raise new issues that would require further consideration and/or search.

Item 11 :

The request for reconsideration has been carefully considered, in terms of Arguments presented by Applicant relevant to Claim rejections, but these have not been found to be persuasive.

With regard to Claim 6, (pp. 6 – 7, Response) Applicant is correct in the contention that (31) is the bond pad element and (61) is an interconnecting structure. There was a mistype of numbers and (31) is correct, as stated in the earlier Non-Final action. Remaining remarks are addressed to an amendment, and as stated above, further consideration and/or search will be required.

With regard to Claim 11, (pp. 7 – 8, Response) the (unamended) claim recites, "a bonding pad located on one of the major surfaces," and Figure 1 discloses (22) a bonding pad on one of the major surfaces (Col. 3, lines 41 - 47), such that the reference reads on the recited claim.

With regard to Claims 3 and 8 (pp.8 – 10, Response), it should be noted that the Office Action recites the referenced article as evidence that multilayer laminate boards are well known and widely used in the art, a fact to which Applicant concedes (p. 9). The contention by Applicant that it would not be obvious to use the multilayer laminate boards with Wyland is not correct.

Wyland discloses (Abstract) that the invention includes a thermally conductive foam to conduct heat away from the device. As such. It is both an intent and an objecttive in the invention of Wyland to reduce heating of the device (Col. 1, lines 16 – 29). The design and use of multilayer boards with interlayer (metal) layers has been routinely used and provides an avenue for additional dissipation (See, for example, Adam, Proc. IEEE Semi-Therm Symp., 1994) Hence, the use of multilayer boards in Wyland has more than adequate motivation for combining.

With regard to Claims 5, 10, 15, and 20, (pp.10 – 12, and 16, Response), attempts to place Wilson et al. into class 438 are not germane, since Wilson et al. is a textbook and a non-patent literature source. Further, the actual cost analysis of process steps is also not germane and beyond the purview of this Office Action. In regard to signal delay, Applicant has misread the Wilson et al. reference (p. 870). For "long" lines of increased width, as present in Wyland, the advantage is to tungsten. Hence, there is both advantage and motivation for modifying Wyland and including tungsten as the interconnect.

With regard to Claim 9 (pp. 12 – 14, Response), the advantages of using copper for contact bond pads (13) (Figure 1) in Moyer et al. is conceded by Applicant (p. 13). Since a solder layer (Col. 7, lines 19 - 21) is present on bond pad 31 in Wyland, the motivation for combining Wyland and Moyer et al.is clear, i.e., to improve solder bonding to the bond pad layer (Moyer et al., Col. 2, lines 19 - 21). Prima facie obviousness is indeed established. Contentions that

Moyer et al. is non-analagous art (p. 13) are not germane, since Moyer et al. is clearly disclosing within the semiconductor device/packaging area and is dislosing a "layered structure" (Col. 2, line 54).

With regard to Claims 13 and 18 (pp. 15 - 16, Response), Horiuchi et al. disclose that the substrate 5 is a "resinous substrate" (epoxy) (Col. 3, lines 50 - 51), but do not disclose that it Is a multilayer laminate structure. Since the Electronic Packaging and Production article is used to identify such structures as routine in the art, it is apparent that a multilayer board could be used in Horiuchi et al to improve reliability and heat flow, as discussed for Claims 3 and 8. Further, as mentioned for Item 3 above, the amended claims will require further search and consideration.

With regard to Claim 19 (pp. 16 – 17, Response), as discussed for Claim 9, the advantages of using copper for contact bond pads (13) (Figure 1) in Moyer et al. is conceded by Applicant (p. 13). Since a solder layer s present on bond pad in Horuichi et al., the motivation for combining Wyland and Moyer et al. is clear, i.e., to improve solder bonding to the bond pad layer (Moyer et al., Col. 2, lines 19 - 21). Prima facie obviousness is indeed established.

The article by J. Adams, "New Correlations Between Electrical Current and Temperature Rise in PCB Traces," is included herein only as a reference to support the response above.

Notice of References Cited	Application/Control No. 10/608,605		Applicant(s)/Patent Under Reexamination LEE ET AL.		
Notice of References Cited	Examiner	Art Unit			
	Thomas J. Magee	2811	Page 1 of 1		

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-	1		
	В	US-			
	с	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	н	US-			
	1	US-			
	J	US-			
	к	US-			
	L	US-			
	м	US-		•	
				EOREIGN PATENT DOCUMENTS	

OREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0		$\left[\right]$			
	Ŗ					
	Ø					
	R					
	s					
	т		1			

	NON-PATENT DOCUMENTS					
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	U	Johannes Adam, "New Correlations Between Electrical Current and Temperature Rise in PCB Traces," Proc. 20 th IEEE Semi- Therm Symp., (March,2004), pp. 1-8.				
	v					
	w					
	x					

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

AGILENT TECHNOLOGIES, INC. Legal Department, DL429 Intellectual Property Administration P. O. Box 7599 Loveland, Colorado 80537-0599

ATTORNEY DOCKET NO. 70030259-01

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Kong Weng Lee, et al.

Serial No.: 10/608605

Examiner: Thomas J. Magee

Filing Date: June 27, 2003

Group Art Unit: 2811

Title: Packaging Device For Semiconductor Die, Semiconductor Device Incorporating Same And Method Of **Making Same**

COMMISSIONER FOR PATENTS

P.O. Box 1450 Alexandria VA 22313-1450

REQUEST FOR CONTINUED EXAMINATION (RCE) 37 CFR 1.114

Subsection (b) of 35 U.S.C. 132, effective on May 29, 2000, provides for continued examination of an utility or plant application filed on or June 8, 1995.

See The American Inventors Protection Act of 1999 (AIPA).

Sir:

10

This is a Request for Continued Examination (RCE) under CFR 1.114 of the above-identified application.

37 CFR 1.114 is effective on May 20, 2000. If the above application was filed prior to May 29, 2000, applicant may wish to consider filing a contin prosecution application (CPA) under CFR 1.53(d) (PTC/XSI/29) instead of a RCE to be eligible for the patent term adjustment provisions of the AIF See Changes to Application Examination and Provisional Application Practice, Interim Rule, 65 Fed. Reg. 14885 (Mar. 20, 2000), 1233 off. Gaz. F Office 47 (Apr. 11, 2000), which Established RCE practice. NOTE:

Submission under 37 CFR 1.114

	usly submitted: Consider the amendment(s)/reply under 37 CFR 1.116 previously filed on April 6 (Any unentered amendment(s) retered to above will be entered). Consider the arguments in the Appeal Brief or Reply Brief previously filed on Other:	, 2005	
	ed: Amendment/Reply Affidavit(s)/Declarations(s) Information Disclosure Statement (IDS) Other.		
x	Miscellaneous		
	Suspension of action is requested under 37 CFR 1.103(c) for a period of The fee for this Suspension is (37 CFR 1.17(i)) \$130.00. Other.	nonths.	
06/22/2005 RFEKADU1 0000002	5 501078 10608605 RECEIVED OIPE/IAP		
01 FC:1251 120.00 DA 02 FC:1801 790.00 DA	JUN 2 2 2005		
Rev 08/05 (FLCE)		Page	1 of Z

PAGE 2/3 * RCVD AT 6/21/2005 11:27:42 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/7 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):00-56

7

--- AVAILABLE COPY

CONTINUED EXAMINATION TRANSMITTAL (RCE) (37 CFR 1.114) (continued)

ATTORNEY DOCKET NO. 70030259-01

RCE filing fee \$790.00

×.	A Petition	for Extension of	Time
	F	One month	\$120.00
		Two months	\$450.00
		Three months	\$1020.00
		Four months	\$1590.00

Please charge to Deposit Account **50-1078** the sum of \$910.00 . At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account **50-1078** pursuant to **37** CFR **1.25**.

A duplicate copy of this transmittal letter is enclosed.

I hereby cartify that this correspondence is being deposited with the United States Postal Service as First Class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria VA 22313-1450.

Date of Deposit:

Rev 06/05 (RCE)

OR

I hereby certify that this paper is being facsimile transmitted to the Commissioner for Patents on the date shown below.

Date of Facsimile: June 21, 2005

Typed Name: Linda A. fimura Signature: M

Respectfully submitted, Kong 🗸 епд etal By Ian Hardcastle

Attorney/Agent for Applicant(s)

Reg. No. 34,075

Date: June 21, 2005

Telephone No. 650 485 3015

PAGE 3/3* RCVD AT 6/21/2005 11:27:42 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/7 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):00-56

Page 2 of 2

, AVAILABLE COPY

Agilent Technologies Inc. Legal Dept, DL429 P.O. Box 7599 Lovaland, Colorado 80537-0599

650 485-3015 telephone 650 485-5487 facamile lan_hardcaatle@aglient .com

703-872-9306

3



Agilent Technologies Innovating the HP Way

Facsimile

Fax number:

Total pages:

Date:June 21, 2005To:Examiner Thomas J. Magee

From: Ian Hardcastle

Subject: US Patent Application 10/608,605 Attorney Docket: 70030259-1 Filed: June 27, 2003

Enclosed is the a Request for Continued Examination in response to the Advisory Action dated May 31, 2005.

Respectfully submitted Ian Hardcastle Reg. No. 34,075

NOTICE

THIS MESSAGE MAY INCLUDE CONFIDENTIAL INFORMATION If you are not the person to whom this message is addressed, please notify us immediately by collect telephone call. Using this information or showing it to anyone without permission of Agilent Technologies, Inc. may be unlawful under the Uniform Trade Secrets

Act and other laws.

PAGE 1/3* RCVD AT 6/21/2005 11:27:42 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/7 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):00-56

NECEME CENTON - DI CLARES

APR 6 6 2213

I hereby certify that this correspondence is being transmitted via facsimile to the Commissioner for Patents at (703) 872 9306 on 6 April 2005 do Cerle - Date Chanl By Jan 1. 2005

Linda A Rom

Mer Per Ing Same and Best Available Copy

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Inventor(s): Kong Weng Lee et al.

Group Art Unit: 2811 Examiner: Thomas J. Magee

Serial No.: 10/608,605 Filed: 27 June 2003

Title: Packaging Device for Semiconductor Die, Semiconductor Device Incorporating Same and Method of Making Same

Atty Docket: 70030259

AMENDMENT UNDER 37 CFR § 1.116


Commissioner for Patents P.O. Box 1450 Alexandria VA 22313-1450

Sir:

In response to the Official Action dated 9 February 2005, the applicants respectfully request entry of the following amendments:

PAGE 3/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

PTO/SB/06 (08-03)



The Transat Number Previously Paid For (Total or Mappendent) is the injest number your in the expropriate box in continuit. This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentially is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed explication form to the USPTO. Time will vary depending upon the individual case. Any comments on the emount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450, DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

:

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

• •

ATTORNEY DOCKET NO. 70030259-01

Field

17

-... AVAILABLE COP

AGILENT TECHNOLOGIES, INC. Legal Department, OL429 Intellectual Property Administration P. O. Box 7699 Loveland, Colorado 80537-0699

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Kong Wang Lee, et al.

Serial No.:	10/608605
-------------	-----------

Examiner: Thomas J. Magea

Filing Date: June 27, 2003

Group Art Unit: 2811

Title: Packaging Device For Semiconductor Die, Semiconductor Device Incorporating Same And Method Of Making Same

COMMISSIONER FOR PATENTS P.O. Box 1450

Alexandria VA 22313-1450

REQUEST FOR CONTINUED EXAMINATION (RCE) 37 CFR 1.114 132, effective on May 29, 2000, provides for continued examination of an utility or man

Subsection (b) of 35 U.S.C. 132 June 8, 1995 See The Ame rs Protection Act of 1999 (AIPA)

Sir:

This is a Request for Continued Examination (RCE) under CFR 1.114 of the above-identified application.

37 CFR 1.114 is effective on May 20, 2000. If the above application was field prior to May 20, 2000, opplicant may which to consider time a com-presention application (CPA) under CFR 1.53(4) (PTC/SS23) instead of a RCE to be eligible for the patient term editationed providence of the A Save Changes in Application Examination and Providential Application Predice, brainin Rule, 68 Fed. Reg. 14885 (Mar. 20, 2000), 1232 off. Gas Office 47 (Apr. 11, 2000), which Established RCE provides. NOTE:

Submission under 37 CFR 1.114

Freviously submitted:

Consider the amendment(s)/reply under 37 CFR 1.116 previously filed on April 6, 2005 (Any understand memory and the states) retered to show a will be statesd). Consider the arguments in the Appeal Brief or Reply Brief previously filed on

Consid

Enclosed:

Amendment/Reply Affidavit(s)/Declarations(s)

Information Disclosure Statement (IDS) Other:

Miscellaneous

Suspension of action is requested under 37 CFR 1.103(c) for a period of months. The fee for this Suspension is (37 CFR 1.17(i)) \$130.00. Other. RECEIVED OIPEAAP 06/22/2005 RFEKADU1 00000025 501078 10608605 00000000 01 FC:1251 02 FC:1801 120.00 DA 2 2005 **JUN 2** 790.00 DA JAC. RL 501078 Rev 06/05 (R.C.E.) 285 5 003 PAGE 2/3 * RCVD AT 6/21/2005 11:27:42 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/7 * DNIS:8729306 * CSID:6504855487 * DURATION (mm ss):00-56 21/201 202 /201 120-1 33 630. 20 Stiene Stie ្លូ 1 3.33

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	2	("5986885").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/08/08 10:22
S2	2	("6084295").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/08/08 10:25
S3	312	die same (mounting adj pad)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/08 10:26
S4	985	(die chip) same (mounting adj pad)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/08 10:26
S5	372	(die chip) same (mounting adj pad) same substrate	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/08 10:27
S6	6	(("5986885") or ("6084295") or ("6620720")).PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/09/22 12:01
S7	2226	(die chip IC) same (mount\$3 with pad) same interconnect\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:02
S8	7479	(die chip IC) same (bond\$3 with pad) same interconnect\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:02
S9	2123	(die chip IC) same (bond\$3 with pad) same interconnect\$3 same (hole via)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:38
S10	2	("6191477").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/09/22 14:38

• * -4

Search History 9/22/05 10:05:28 PM Page 1 C:\Documents and Settings\DOwens\My Documents\EAST\Workspaces\10608605.wsp

Search History 9/22/05 10:05:28 PM Page 2 C:\Documents and Settings\DOwens\My Documents\EAST\Workspaces\10608605.wsp

	515		USPAT; USOCR		2003/
•					

S11	7	("5506755" "5640048" "5646826" "5721454" "5808873" "592994" "5997999") PN	US-PGPUB; USPAT;	OR	OFF	2005/09/22 14:57
S12	13	"5923084" "6097089").PN. ("3568000" "3582865" "3739469" "4535385" "4739448"	USOCR US-PGPUB; USPAT;	OR	OFF	2005/09/22 15:00
		"4866841" "5010641" "5102829" "5264729" "5291062" "5355283" "5397917" "5468999").PN.	USOCR			
S13	2	("4739448" "4855537").PN.	US-PGPUB; USPAT;	OR	OFF	2005/09/22 15:02

	ed States Patent a	nd Trademark Office	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 22: www.uspto.gov	OR PATENTS		
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253		
75	90 09/27/2005		EXAMINER			
	CHNOLOGIES, INC.		OWENS, DOUGLAS W			
Legal Departme	ent, DL429 perty Administration	ART UNIT	PAPER NUMBER			
P.O. Box 7599			2811			
Loveland, CO	80537-0599		DATE MAILED: 09/27/200	5		

Please find below and/or attached an Office communication concerning this application or proceeding.

.

PTO-90C (Rev. 10/03)

· · · · · · · · · · · · · · · · · · ·	Application No.	Applicant(s)
	10/608,605	LEE ET AL.
Office Action Summary	Examiner	Art Unit
	Douglas W. Owens	2811
The MAILING DATE of this communication eriod for Reply	n appears on the cover sheet v	with the correspondence address
A SHORTENED STATUTORY PERIOD FOR RE WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication - If NO period for reply is specified above, the maximum statutory pr - Failure to reply within the set or extended period for reply will, by s Any reply received by the Office later than three months after the r earned patent term adjustment. See 37 CFR 1.704(b).	G DATE OF THIS COMMUN FR 1.136(a). In no event, however, may a n. eriod will apply and will expire SIX (6) MO statute, cause the application to become a	ICATION. a reply be timely filed ONTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).
Status		
 1) Responsive to communication(s) filed on <u>6</u> 2a) This action is FINAL. 2b) 3) Since this application is in condition for all closed in accordance with the practice und 	This action is non-final. owance except for formal ma	
Disposition of Claims		
 4) Claim(s) <u>1-20</u> is/are pending in the applica 4a) Of the above claim(s) is/are with 5) Claim(s) is/are allowed. 6) Claim(s) <u>1-20</u> is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and the subject to restrict	ndrawn from consideration.	
Application Papers		
 9) The specification is objected to by the Example 10) The drawing(s) filed on is/are: a) Applicant may not request that any objection to Replacement drawing sheet(s) including the control of the oath or declaration is objected to by the specific data and the specific d	accepted or b) objected to the drawing(s) be held in abeya prrection is required if the drawin	ance. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d)
Priority under 35 U.S.C. § 119		
 12) Acknowledgment is made of a claim for for a) All b) Some * c) None of: 1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the application from the International But * See the attached detailed Office action for a 	nents have been received. nents have been received in priority documents have bee ureau (PCT Rule 17.2(a)).	Application No In received in this National Stage
Attachment(s) 1) 🛛 Notice of References Cited (PTO-892) 2) 🔲 Notice of Draftsperson's Patent Drawing Review (PTO-948		v Summary (PTO-413) o(s)/Mail Date
3) Information Disclosure Statement(s) (PTO-1449 or PTO/S	-, —	f Informal Patent Application (PTO-152)

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on June 21, 2005 has been entered.

Claim Objections

2. Claims 1 – 10 are objected to because of the following informalities: in line 7 of claim 1, --of the substrate-- should be inserted after "surfaces", since a major surface of the die is also referenced in the claim. Appropriate correction is required.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1, 2, 6, 7, 11, 12, 16 and 18 are rejected under 35 U.S.C. 102(b) as being anticipated by US Patent No. 6,268,654 to Glenn et al.

Regarding claims 1 and 11, Glenn et al. teach a packaging device for a

semiconductor die, (Fig. 5) comprising:

a substantially planar substrate (200) having opposed major surfaces;

a conductive die mounting pad (222) dimensioned to accommodate the die (100), the pad being located on one of the major surfaces, and in contact with a major surface of the die;

a conductive connecting pad (221) located on the other of the major surfaces of the substrate; and

a conductive interconnecting element (220) extending through the substrate and electrically interconnecting the mounting pad and the connecting pad.

Regarding claims 2, 7, 12 and 18, Glenn et al. teach a device, in which the substrate comprises ceramic (Col. 5, lines 19 – 27).

Regarding claims 6 and 16, Glenn et al. teach a device, further comprising:

a bonding pad (204) smaller in area than the die mounting pad, the bonding pad located on the one of the major surfaces;

an additional conductive connecting pad (209) located on the other of the major

surfaces; and

an additional conductive interconnecting element (203) extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

6. Claims 4, 5, 9, 14, 15, 19 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Glenn et al.

Regarding claims 4, 9, 14 and 19, Glenn et al. teach a device, wherein the mounting pad comprises one of copper and gold (Col. 12, lines 40 – 44). Glenn et al. do not teach forming the connecting pad and the bonding pad to comprise copper, silver, gold, nickel or tungsten. Copper, silver, gold, nickel and tungsten are well known materials that are well suited for the intended use. It would have been obvious to one of ordinary skill in the art to use the cited materials, since it is desirable to use materials that are known and suited for the intended use. The selection of a known material based on its suitability for its intended use supported a *prima facie* obviousness determination in *Sinclair & Carroll Co. v. Interchemical Corp.*, 325 U.S. 327, 65 USPQ 297 (1945).

Regarding claims 5, 10, 15 and 20, Glenn et al. do not teach that the conductive interconnecting element comprises tungsten. Tungsten is a known material that is well suited for use in an interconnecting element. It would have been obvious to one of ordinary skill in the art to use tungsten for the interconnect since it is a known material that is well suited for the intended use.

7. Claims 3, 8 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Glenn et al. as applied to claims 1, 6 and 11 above, and further in view of US Patent No. 6,191,477 to Hashemi.

Glenn et al. do not teach a device, wherein the substrate is an epoxy laminate or silicon. Hashemi teaches a device, wherein the substrate is an epoxy laminate (Col. 3,

lines 1 - 7). It would have been obvious to one of ordinary skill in the art at the time the invention was made, to incorporate the teaching of Hashemi into the device taught by Glenn et al., since it is desirable to use materials that known and well suited for the intended use.

8. Claim 17 is rejected under 35 U.S.C. 103(a) as being unpatentable over Glenn et al. as applied to claim 16 above, and further in view of US Patent No. 6,084,295 to Horiuchi et al.

Glenn et al. do not teach a device further comprising an encapsulant encapsulating the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located. Horiuchi et al. teach an encapsulant encapsulating the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located. It would have been obvious to one of ordinary skill in the art to incorporate the teaching of Horiuchi et al. into the device taught by Glenn et al. since it desirable to protect the device from the elements.

Response to Arguments

9. Applicant's arguments with respect to claims 1 - 20 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Douglas W. Owens whose telephone number is 571-272-1662. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Steven H. Loke can be reached on 571-272-1657. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Douglank June Douglas W Owens Examiner Art Unit 2811

DWO

Notice of References Cited	Application/Control No. Applicant(s)/Patent Under 10/608,605 Reexamination LEE ET AL.		
Nonce of Neterences Offen	Examiner	Art Unit	
	Douglas W. Owens	2811	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	А	US-6,191,477	02-2001	Hashemi, Hassan S.	257/706
	в	US-6,268,654	07-2001	Glenn et al.	257/704
	С	US-			
	D	US-		· · ·	
	Е	US-			
	F	US-			
	G	US-			
	н	US-			
	I	US-			
	J	US-			
	к	US-			
	L	US-			
	м	US-			

FOREIGN PATENT DOCUMENTS


*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification	
	Ν						
	0						
	Р						
	Q						
	R						
	s						
	Т						
	NON-PATENT DOCUMENTS						

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	υ	
	v	
	w	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited



U.S. Patent and Trademark Office



Application/Control No.	Applicant(s)/Patent under Reexamination
10/608,605	LEE ET AL.
Examiner	Art Unit
Douglas W. Owens	2811

SEARCHED					
Class	Subclass	Date	Examine		
<u> </u>					
<u> </u>					
		•			
			-		

INTERFERENCE SEARCHED						
Class	Subclass	Date	Examiner			
	L					
L		1	LJ			

	DATE	EXMR
EAST text search	9/22/2005	DWO
1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -		

U.S. Patent and Trademark Office

€ ¥			-					IFW		
	AVAGO TECHNO	DLOGIES, INC.		AT			D. 7003025	9-1		
OIPE	P.O. Box 1920 Denver, Colorado	80201-1920								
	Denver, Colorado		•.							
DEC 272	(يبر 205	IN THE UN	UTED STA	TES PATENT AND TR						
PARADEN	Inventor(s):	Kong Weng Lee et a				UTTOL				
TRADEN	ARE I I I I I		A1.	_						
~	Serial No.:	10/608,605		E	Examiner:	Owens, D	ouglas W			
	Filing Date:	June 27, 2003		C	Group Art L	Jnit: 2811				
		ging Device for Semi ethod of Making Sam		r Die, Semiconductor	Device Inc	orporatin	g Same			
	P.O. Box 145	NER FOR PATENTS 0 'A 22313-1450								
	0.	TRAN	SMITTAL L	ETTER FOR RESPONS	E/AMENDM	ENT				
	Sir:				-41					
			wing in the	above-identified applic						
	<u> </u>	e/Amendment			on to extend		espona			
		as calculated below	_	_ ··	lemental De	eclaration				
	No additio	onal fee (Address	envelope t	o "Mail Stop Amendme	,					
	Other:				(Fee \$)				
	(1)	(2)	AS AMENDE (3)	D BY OTHER THAN A SMA (4)	(5)	(6)	(7)	_		
	FOR	CLAIMS REMAINING	NUMBER EXTRA	HIGHEST NUMBER	PRESENT EXTRA	RATE	ADDITIONAL	-		
	TOTAL CLAIMS	21	MINUS	20	= 1	X 50	\$ 50			
	INDEP. CLAIMS	3	MINUS	3	= 0	X 200	\$ 0			
	FIRST PR	ESENTATION OF A MULT			,	+ 360	\$ 0	4		
	EXTENSION FEE	I 1 ST MONTH 120.00 □	2 ND MONT 450.00				\$ 0			
					OTI	HER FEES	\$ 0 \$ 50	\exists		
	1			TO TAL ADDITIONAL FEE I	TOTAL ADDITIONAL FEE FOR THIS AMENDME					

Charge \$50_____to Deposit Account **50-3718**. At any time during the pendency of this application, please charge any fees required or credit any over payment to Deposit Account **50-3718** pursuant to 37 CFR 1.2 5. Additionally please charge any fees to Deposit Account **50-3718** under 37 CFR 1.16, 1.17, 1.19, 1.20 and 1.21. A duplicate . copy of this transmittal letter is enclosed.

I hereby certify that this correspondence is being Deposited with the United States Postal Service as First class mail in an envelope addressed to: Commissioner for Patents, PO Box 1450, Alexandria, VA 22313-1450.

Date of Deposit: 12/23/2005

Typed Name: P. S. Dara

Signature: 3:> _____

Respectfully submitted,

Kong Weng Lee et al.

By > >

P. S. Dara Attorney/Agent for Applicant(s)

Reg. No. 52,793

Date: 12/23/2005

Telephone No. (404) 610-5689

Rev 10/04 (TransAmd)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

TRADE In Re Application of:

DEC 27 2005

	Confirmation No.: 2253
Kong Weng Lee	Group Art Unit: 2811
Serial No.: 10/608,605	
Filed: 6/27/2003	Examiner: Owens, Douglas W
	Docket No. 70030259-1

For: Packaging Device for Semiconductor Die, Semiconductor Device Incorporating Same and Method of Making Same

AMENDMENT AND RESPONSE

Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Sir:

The outstanding non-final Office Action mailed September 27, 2005 has been carefully considered. In response thereto, please enter the following amendments and consider the following remarks.

AUTHORIZATION TO DEBIT ACCOUNT

It is not believed that extensions of time or fees for net addition of claims are required, beyond those that may otherwise be provided for in documents accompanying this paper. However, in the event that additional extensions of time are necessary to allow consideration of this paper, such extensions are hereby petitioned under 37 C.F.R. § 1.136(a), and any fees required therefor (including fees for net addition of claims) are hereby authorized to be charged to Avago deposit account no. 50-3718.

01/23/2006 JBALINAN 00000011 503718 10608605 01 FC:1202 50.00 DA

AMENDMENTS TO THE CLAIMS

Please amend the present application as follows:

<u>Claims</u>

t,

1. (Currently amended) A packaging device for a semiconductor die, the packaging device comprising:

a substantially planar substrate having opposed major surfaces;

located on one of the major surfaces; a <u>an electrically</u> conductive die mounting pad located on one of the major surfaces of the substrate, the conductive die mounting pad dimensioned to accommodate the die with a major surface of the die in contact therewith;

a <u>first electrically</u> conductive connecting pad located on the other of the major surfaces <u>of the substrate</u>, the first electrically conductive connecting pad dimensioned to <u>conform to an industry standard pad layout of a printed circuit board</u>; and

a <u>first electrically</u> conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the <u>first electrically conductive</u> connecting pad

an electrically conductive bonding pad located on the one of the major surfaces of the susbtrate;

a second electrically conductive connecting pad located on the other of the major surfaces of the susbtrate; and

a second electrically conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the second electrically conducting connecting pad.

2. (Currently amended) The packaging device of claim 1, in which the substrate comprises one of a ceramic material and a material selected from epoxy laminate and silicon.

3. (Canceled)

4. (Currently amended) The packaging device of claim 1, in which the mounting pad and the <u>first electrically conductive</u> connecting pad each comprise at least one of copper, silver, gold, nickel and tungsten.

2

5. (Currently amended) The packaging device of claim 1, in which the <u>first electrically</u> conductive interconnecting element comprises tungsten.

6-10. (Canceled)

 \mathbf{v}

11. (Currently amended) A semiconductor device, comprising:

a semiconductor die <u>comprising metallization on at least a portion of a bottom surface</u> of the die;

a substantially planar substrate having opposed major surfaces;

located on one of the major surfaces, a conductive die mounting pad dimensioned to accommodate the semiconductor die;

a conductive connecting pad located on the other of the major surfaces; and

a conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the connecting pad;

in which the semiconductor die is mounted on the die mounting pad <u>whereby an</u> <u>electrical connection is formed between the metallization on the at least a portion of the</u> <u>bottom surface of the die and with a major surface thereof in contact with the mounting pad</u>.

12. (Original) The semiconductor device of claim 11, in which the substrate comprises ceramic.

13. (Original) The semiconductor device of claim 11, in which the substrate comprises a material selected from epoxy laminate and silicon.

14. (Original) The semiconductor device of claim 11, in which the mounting pad and the connecting pad each comprise at least one of copper, silver, gold, nickel and tungsten.

15. (Original) The semiconductor device of claim 11, in which the conductive interconnecting element comprises tungsten.

16. (Currently amended) The semiconductor device of claim 11, additionally comprising:

a conductive bonding pad smaller in area than the die mounting pad, the bonding pad

located on the one of the major surfaces;

4

an additional conductive connecting pad located on the other of the major surfaces; an additional conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad, and;

the semiconductor die additonally comprising metallization on at least a portion of a top surface of the die; and

a bonding wire extending between the <u>metallization on the at least a portion of the top</u> <u>surface of the</u> semiconductor die and the bonding pad.

17. (Original) The semiconductor device of claim 16, additionally comprising an encapsulant encapsulating the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located.

18. (Original) The semiconductor device of claim 16, in which the substrate comprises a material selected from ceramic, epoxy laminate and silicon.

19. (Original) The semiconductor device of claim 16, in which the mounting pad, the bonding pad and the connecting pads each comprise at least one of copper, silver, gold, nickel and tungsten.

20. (Original) The semiconductor device of claim 16, in which the conductive interconnecting element comprises tungsten.

21. (New) A semiconductor device, comprising:

a substantially planar substrate having opposed major surfaces;

an electrically conductive mounting pad located on one of the major surfaces of the substrate;

a semiconductor die having a metallized bottom major surface that is mounted on the electrically conductive mounting pad;

a first electrically conductive connecting pad located on the other of the major surfaces of the substrate; and

a first electrically conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the first electrically conductive connecting pad.

22. (New) The semiconductor device of claim 21 wherein the semiconductor die comprises a light emitting diode (LED) and the metallized bottom major surface comprises one of an anode and a cathode of the LED.

23. (New) The semiconductor device of claim 21, further comprising:

1

an electrically conductive bonding pad located on the one of the major surfaces of the substrate;

a bonding wire extending between a metallized top major surface of the semiconductor die and the electrically conductive bonding pad;

a second electrically conductive connecting pad located on the other of the major surfaces of the substrate; and

a second electrically conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the second connecting pad.

24. (New) The semiconductor device of claim 23 wherein the semiconductor die comprises a light emitting diode (LED), the metallized top major surface comprises a first electrode of the LED and the metallized bottom major surface comprises a second electrode of the LED.

25. (New) The semiconductor device of claim 21 wherein the first electrically conductive interconnecting element is selected to withstand an operating temperature when the semiconductor die is mounted on the electrically conductive mounting pad and to provide a low-resistance electrical connection between the mounting pad and the first electrically conductive connecting pad.

26. (New) The semiconductor device of claim 25, wherein the first electrically conductive interconnecting element comprises tungsten.

27. (New) The semiconductor device of claim 25, wherein the first electrically conductive interconnecting element comprises a slug of electrically conductive material, the slug having a diameter selected to press-fit the slug into a through hole located in the substrate between the mounting pad and the first electrically conductive connecting pad.

REMARKS

This is a full and timely response to the non-final Office Action mailed September 27, 2005. Reconsideration and allowance of the application and presently pending claims are respectfully requested.

Present Status of Patent Application

1

Upon entry of the amendments in this response, claims 1-2, 4-5, and 11-27 remain pending in the present application. More specifically, claims 21-27 have been newly submitted with no new material being added; claims 1, 2, 4, 5, 11, and 16 have been currently amended with no introduction of new matter; and claims 3 and 6-10 have been canceled. Applicants have canceled these claims merely to reduce the number of disputed issues and to facilitate early allowance and issuance of other claims in the present application. Applicants reserve the right to pursue the subject matter of these claims in a continuing application, if Applicants so choose, and do not intend to dedicate the canceled subject matter to the public. Reconsideration and allowance of the application and presently pending claims are respectfully requested.

A. <u>Claim Objections</u>

Statement of the Objection

Claims 1-10 are objected to because of the following informalities: in line 7 of claim 1, -- of the substrate -- should be inserted after "surfaces", since a major surface of the die is also referenced in the claim. Appropriate correction is required.

Response to the Objection

Claim 1 has been appropriately amended as per the Office Action recommendation. Since the objection has been overcome, Applicants respectfully request allowance of claim 1 as well as the corresponding dependent Claims 2, 4, and 5 that are currently pending. Claims 3 and 6-10 have been canceled.

B. <u>Claim Rejections under 35 U.S.C. §102(b)</u>

Statement of the Rejection

Claims 1, 2, 6, 7, 11, 12, 16 and 18 are rejected under 35 U.S.C. §102(b) as being anticipated by US Patent No. 6,268,654 to Glenn et al.

Response to the Rejection

A proper rejection under 35 U.S.C. §102(b) requires that a single prior art reference

disclose each element of the claim. Furthermore, anticipation requires that each and every element of the claimed invention be disclosed in a single prior art reference.

Applicants respectfully assert that claims 1, 2, 6, 7, 11, 12, 16 and 18 are now in condition for allowance. Further remarks elaborating on Applicant's assertion have been provided below for each of the rejected claims.

Claim 1

:

The Office Action asserts that Glenn et al. anticipates Applicant's Claim 1. However, in doing so, the Office Action has improperly asserted that certain elements of Glenn et al. anticipate allegedly equivalent elements of Applicants' Claim 1. Specifically, attention is drawn to page 3, lines 6-7 of the Office Action ("a conductive interconnecting element (220) extending through the substrate and electrically interconnecting the mounting pad and the connecting pad"), which alleges that Glenn's thermal via 220 anticipates Applicants' conductive interconnecting element 120 that electrically interconnects Applicants' mounting pad 130 and connecting pad 140 (FIG. 1B to be used for Applicants' reference designators).

To the contrary, Applicants respectfully assert that Glenn's mounting pad and connecting pad are not electrically interconnected by thermal via 220. Applicants' assertion is based on Glenns' col. 12 lines 63-67, reproduced below for easy reference:

Substrate 200 includes thermal vias 220, which extend through substrate 200 and conduct heat from upper surface 201 to lower surface 202 of substrate 200, By contrast, conductive vias 203 of substrate 200 conduct electrical signals to and from die 100. (Emphasis added)

This aspect is described further in Glenns' col. 13, lines 7-27 reproduced below for easy reference:

Heat sink metallization 221 is formed on lower surface 202 of substrate 200. Thermal vias 220 connect metal die pad 222 to heat sink metalization 221. Accordingly, heat generated by die 100 is conducted from lower surface 102 of die 100 to die pad 222 to thermal vias 220 and thereby to heat sink metalization 221. Heat sink metalization 221 may be formed on lower surface 202 of substrate 200 by the same conventional masking and etching process used to form metalizations 204 and 209, as described above. The size and shape of heat sink metallization 221 may vary, depending on the application. For example, heat sink metalization 221 may be square or rectangular in shape and may be the same area as die 100. As is conventionally known, metal solder may be used to thermally connect heat sink metalization 221 to a printed circuit board to dissipate heat from package 12.

Package 12 includes electrical conductors formed on upper surface 201 and lower surface 202 of substrate 200. These electrical conductors include metalizations 204 formed on upper surface 201 and metalizations 209 formed on lower surface 202 of substrate 200. Metalizations 204 and 209 are electrically connected to vias 203. Although not shown in FIG. 5, conductive contacts similar to contacts 207 and 209 of FIG. 1 are formed on the ends of metalization 204 and 209, respectively. (Emphasis added)

As described above and illustrated in his FIG. 5, Glenn has made a clear distinction between a *thermal via 220* and an *electrically conductive via 203* and does not provide any indication or suggestion that the thermal via 220 may be used for electrical conduction.

However, in the interests of further clarifying the scope of the invention, Applicants have currently amended Claim 1 to include language that explicitly describes certain aspects related to connecting pad 140. This language includes the "electrically conductive connecting pad dimensioned to conform to an industry standard pad layout of a printed circuit board." Glenn does not disclose such an industry standard pad layout for his heat sink metallization 221 (the alleged equivalent to Applicants' connecting pad 140) because the primary purpose of his heat sink metallization 221 is to dissipate heat rather than to provide electrical conduction.

Applicants have further amended Claim 1 to include certain other elements, such as bonding pad 132, second connecting pad 142 and second interconnecting element 122, in addition to die mounting pad 130.

For at least the reasons described above, Applicants respectfully assert that the rejection of Claim 1 under 35 U.S.C. 102(b) is improper and hereby request withdrawal of the rejection followed by allowance of Claim 1.

Claim 2

1

Because Claim 1 is allowable, Claim 2 that depends directly or indirectly on Claim 1 is also allowable as a matter of law. *In re Fine*, 837 F.2d 1071 (Fed. Cir. 1988).

Applicants respectfully request withdrawal of the rejection, followed by allowance of Claim 2.

Claims 6-7

Claims 6 and 7 have been canceled thereby rendering moot the rejection of these claims. Claim 11

Applicants' currently amended Claim 11 includes a semiconductor device "in which the semiconductor die is mounted on the die mounting pad whereby <u>an electrical connection</u> is formed between the metallization on the at least a portion of the bottom surface of the die and the mounting pad." The die mounting pad uses an interconnecting element that "electrically" interconnects the die mounting pad to a connecting pad located on the underside of the substrate.

The cited prior art of Glenn discloses "*thermal vias 220* that extend through substrate 200 and *conduct heat* from upper surface 201 to lower surface 202 of substrate 200," but fails to

disclose an electrical connection as described in Applicants' currently amended Claim 11. Consequently, Applicants respectfully assert that Claim 11 is allowable and hereby request withdrawal of the rejection followed by allowance of Claim 11.

Claims 12, 16 and 18

1

Because Claim 11 is allowable, Claims 12, 16 and 18 that depend directly or indirectly on Claim 11 is also allowable as a matter of law. *In re Fine*, 837 F.2d 1071 (Fed. Cir. 1988).

Applicants respectfully request withdrawal of the rejection, followed by allowance of Claim 12, 16 and 18.

C. <u>Claim Rejections under 35 U.S.C. §103(a)</u>

Statement of the Rejection

Claims 4, 5, 9, 14, 15, 19 and 20 have been rejected under 35 U.S.C. 103(a) as being unpatentable over Glenn et al.

Response to the Rejection

Applicants respectfully request withdrawal of the rejection of claims 4, 5, 9, 14, 15, 19 and 20 for at least the reason that the rejection does not satisfy the requirements of MPEP § 2143.03, which states in pertinent part: "If an independent claim is nonobvious under 35 U.S.C. 103, then any claim depending therefrom is nonobvious. *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988)."

Specifically, claims 4, 5, 9, 14, 15, 19 and 20 are nonobvious as each of them is a dependent claim. Each of the corresponding independent claims have not been rejected under 35 U.S.C. 103(a). Hence, Applicants respectfully assert that claims 4, 5, 9, 14, 15, 19 and 20 cannot be properly rejected under 35 U.S.C. 103(a), and hereby request withdrawal of the rejection followed by allowance of claims 4, 5, 9, 14, 15, 19 and 20.

Additionally, the MPEP provides several guidelines for rejecting a claim under 35 U.S.C. 103(a). Specifically, reference is made to MPEP 706.2(j) *Contents of a 35 U.S.C. 103 Rejection*, which states in pertinent part:

To establish a *prima facie* case of obviousness, three basic criteria must be met. First, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to combine reference teachings. Second, there must be a reasonable expectation of success. Finally, the prior art reference (or references when combined) <u>must teach or suggest all the claim limitations</u>. The teaching or suggestion to make the claimed combination and the reasonable expectation of success must both be found in the prior art and not based on applicant's disclosure. *In re Vaeck*, 947

F.2d 488, 20 USPQ2d 1438 (Fed. Cir. 1991). See MPEP § 2143 - § 2143.03 for decisions pertinent to each of these criteria. (Emphasis added)

Comments related to MPEP 706.2(j) are presented below.

Claims 4 and 5

ł

Claims 4 and 5 are each directly dependent on Claim 1 and therefore all the elements of Claim 1 are included in Claims 4 and 5 via the dependency. The cited prior art reference, Glenn et al, does not <u>teach or suggest all the claim limitations</u> of each of Applicants' Claims 4 and 5 at least because of the dependency of these claims to independent Claim 1. Glenn et al does not at least teach or suggest "a first *electrically conductive interconnecting element* extending through the substrate and *electrically interconnecting the mounting pad and the first electrically conductive connecting pad*," which is a part of Applicants' Claim 1.

Consequently, Applicants respectfully assert that a rejection under 35 U.S.C 103(a) would be improper because a *prima facie* case of obviousness cannot be established for at least the reason mentioned above.

Applicants respectfully request withdrawal of the rejection followed by allowance of Claims 4 and 5.

<u>Claim 9</u>

Claim 9 has been canceled thereby rendering moot the rejection of Claim 9.

Claims 14, 15, 19 and 20

Claims 14, 15, 19 and 20 are each dependent, directly or indirectly, on Claim 11 and therefore all the elements of Claim 11 are included in Claims 14, 15, 19 and 20 via the dependency. The cited prior art reference, Glenn et al, <u>does not teach or suggest all the claim limitations</u> of each of Applicants' Claims 14, 15, 19 and 20. Glenn et al does not at least teach or suggest a semiconductor device "in which the semiconductor die is mounted on the die mounting pad whereby <u>an electrical connection</u> is formed between the metallization on the at least a portion of the bottom surface of the die and the mounting pad," which is a part of Applicants' Claim 11.

Consequently, Applicants respectfully assert that a rejection under 35 U.S.C 103(a) would be improper because a *prima facie* case of obviousness cannot be established for at least the reason mentioned above.

Applicants respectfully request withdrawal of the rejection followed by allowance of Claims 14, 15, 19 and 20.

D. <u>Claim Rejections under 35 U.S.C. §103(a)</u> Statement of the Rejection

Claims 3, 8 and 13 have been rejected under 35 U.S.C. 103(a) as being unpatentable over Glenn et al. as applied to claims 1, 6 and 11 above, and further in view of US Patent No. 6,191,477 to Hashemi.

Response to the Rejection

In light of MPEP § 2143.03 described above, Applicants respectfully assert that dependent claims 3, 8 and 13 cannot be properly rejected under 35 U.S.C. 103(a), and hereby request withdrawal of the rejection followed by allowance of claims 3, 8 and 13. Additional arguments with reference to MPEP 706.2(j) *Contents of a 35 U.S.C. 103 Rejection* are presented below.

Claims 3 and 8

Claims 3 and 8 have been canceled thereby rendering moot the rejection of these claims.

<u>Claim 13</u>

ŧ

Claim 13 depends directly on Claim 11 and therefore all the elements of Claim 11 are included in Claim 13 via the dependency. The cited prior art combination of Glenn et al. and Hashemi, does not teach or suggest all the claim limitations of Applicants' Claim 13. The combination does not at least teach or suggest "a first *electrically conductive interconnecting element* extending through the substrate and *electrically interconnecting the mounting pad and the first electrically conductive connecting pad*," which is a part of Applicants' Claim 11.

Consequently, for at least this reason, Applicants respectfully assert that a rejection of Claim 13 under 35 U.S.C. 103(a) would be improper and hereby request withdrawal of the rejection followed by allowance of Claim 13.

E. <u>Claim Rejections under 35 U.S.C. §103(a)</u> Statement of the Rejection

Claim 17 has been rejected under 35 U.S.C. 103(a) as being unpatentable over Glenn et al. as applied to claim 16 above, and further in view of US Patent No. 6,084,295 to Horiuchi et al.

Response to the Rejection

In light of MPEP § 2143.03 described above, Applicants respectfully assert that dependent claim 17 cannot be properly rejected under 35 U.S.C. 103(a) and hereby request withdrawal of the rejection followed by allowance of claim 17. Additional arguments with reference to MPEP 706.2(j) *Contents of a 35 U.S.C. 103 Rejection* are presented below.

<u>Claim 17</u>

\$

Claim 17 depends indirectly on Claim 11 and therefore all the elements of Claim 11 are included in Claim 17 via the dependency. The cited prior art combination of Glenn et al. and Horiuchi et al, does not teach or suggest all the claim limitations of Applicants' Claim 17. The combination does not at least teach or suggest "a first *electrically conductive interconnecting element* extending through the substrate and *electrically interconnecting the mounting pad and the first electrically conductive connecting pad*," which is a part of Applicants' Claim 11.

Consequently, for at least this reason, Applicants respectfully assert that a rejection of Claim 17 under 35 U.S.C. 103(a) would be improper and hereby request withdrawal of the rejection followed by allowance of Claim 17.

Prior Art Made of Record

The prior art made of record has been considered, but is not believed to affect the patentability of the presently pending claims.

CONCLUSION

In light of the foregoing amendments and for at least the reasons set forth above, Applicant respectfully submits that all objections and/or rejections have been traversed, rendered moot, and/or accommodated, and that claims 1-2, 4-5, and 11-27 are in condition for allowance. Favorable reconsideration and allowance of the present application and all pending claims are hereby courteously requested. If, in the opinion of the Examiner, a telephonic conference would expedite the examination of this matter, the Examiner is invited to call the undersigned representative at (404) 610-5689.

Respectfully submitted,

P. S. Dara Reg. No. 52,793


P. S. Dara 7115 Threadstone Overlook Duluth, GA 30097 (404)-610-5689

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail, postage prepaid, in an envelope addressed to: Commissioner for Patents, P. O. Box 1450, Alexandria, VA, 22313-1450, on **December 23, 2005**

イベ

×.

Signature ~ Name: P. S. Dara



2. The "Englest Damber Decision of DEDES Section Decision Contexts", Market Standards, Market Decision and Decision of the Decision of the

	ed States Patent an	ID TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	Trademark Office OR PATENTS
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253
57299 75	590 04/06/2006		EXAM	INER
	HNOLOGIES, LTD.		OWENS, DO	OUGLAS W
P.O. BOX 1920 DENVER, CO			ART UNIT	PAPER NUMBER
,			2811	
			DATE MAILED: 04/06/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

٠

.

.

			Þ
	Application No.	Applicant(s)	·/
	10/608,605	LEE ET AL.	
Office Action Summary	Examiner	Art Unit	
	Douglas W. Owens	2811	
The MAILING DATE of this communication Period for Reply	appears on the cover sheet t	with the correspondence addres	s
A SHORTENED STATUTORY PERIOD FOR RE WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication - If NO period for reply is specified above, the maximum statutory pe - Failure to reply within the set or extended period for reply will, by s Any reply received by the Office later than three months after the r earned patent term adjustment. See 37 CFR 1.704(b).	G DATE OF THIS COMMUN R 1.136(a). In no event, however, may a priod will apply and will expire SIX (6) MC tatute, cause the application to become a	IICATION. a reply be timely filed DNTHS from the mailing date of this commur ABANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 2	27 December 2005.		
2a)⊠ This action is FINAL . 2b)□	This action is non-final.		
3) Since this application is in condition for all	-	·	rits is
closed in accordance with the practice und	ler Ex parte Quayle, 1935 C.	D. 1 <u>1</u> , 453 O.G. 213.	
Disposition of Claims			
4) Claim(s) <u>1,2,4,5 and 11-27</u> is/are pending	in the application.		
4a) Of the above claim(s) is/are with			
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1,2,4,5,11-21,23 and 25-27</u> is/are	rejected.		
7)			
8) Claim(s) are subject to restriction ar	nd/or election requirement.		
Application Papers			
9) The specification is objected to by the Exar	niner.		
10) The drawing(s) filed on is/are: a)		b by the Examiner.	
Applicant may not request that any objection to	the drawing(s) be held in abey	ance. See 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the co	rrection is required if the drawin	g(s) is objected to. See 37 CFR 1.	121(d).
11) The oath or declaration is objected to by the	e Examiner. Note the attache	ed Office Action or form PTO-1	52.
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for for	eign priority under 35 U.S.C.	§ 119(a)-(d) or (f).	
a) All b) Some * c) None of:			
1. Certified copies of the priority docum	nents have been received.		
2. Certified copies of the priority docum	nents have been received in	Application No	
3. Copies of the certified copies of the	priority documents have bee	n received in this National Stag	je
application from the International Bu	reau (PCT Rule 17.2(a)).		
* See the attached detailed Office action for a	list of the certified copies no	t received.	
Attachment(s)			
1) X Notice of References Cited (PTO-892)	4) Interview	Summary (PTO-413)	
2) 🛄 Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No	o(s)/Mail Date.	
 Information Disclosure Statement(s) (PTO-1449 or PTO/SE Paper No(s)/Mail Date 	3/08) 5) 🛄 Notice of 6) 🛄 Other:	Informal Patent Application (PTO-152)
S. Patent and Trademark Office	· · · · ·		
TOL-326 (Rev. 7-05) Offic	ce Action Summary	Part of Paper No./Mail Date 20	060330

Nichia Exhibit 1002 Page 152

DETAILED ACTION

Claim Objections

1. Claim 1 is objected to because of the following informalities: in line 16 of the claim "susbtrate" should be replaced with --substrate--. Appropriate correction is required.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1, 2 and 4 are rejected under 35 U.S.C. 102(b) as being anticipated by

US Patent No. 5,640,048 to Selna.

Regarding claim 1, Selna teaches a packaging device for a semiconductor die

(Fig. 1), the packaging device comprising:

a substantially planar substrate (4) with opposed major surfaces;

an electrically conductive die mounting pad (8C) located on one of the major

surfaces of the substrate, the conductive die mounting pad dimensioned to

accommodate the die (12) with a major surface of the die in contact therewith;

a first electrically conductive connecting pad (10C) on the other of the major

surfaces of the substrate, the first electrically conductive connecting pad dimensioned to

conform to an industry standard pad layout of a printed circuit board;

a first electrically conductive interconnecting element (6C) extending through the substrate and electrically interconnecting the mounting pad and the first electrically conductive connecting pad;

an electrically conductive bonding pad (8A) located on the one of the major surfaces of the substrate;

a second electrically conductive pad (10A) located on the other of the major surfaces of the substrate; and

a second electrically conductive interconnecting element (6A) extending through the substrate and electrically interconnecting the bonding pad and the second electrically conducting connecting pad.

Regarding claim 2, Selna teaches a packaging device, wherein the substrate

comprises an epoxy laminate (Col 2, lines 38 – 42).

Regarding claim 4, Selna teaches a packaging device, wherein the mounting pad and the first electrically conductive connecting pad comprise copper (Col. 1, lines 37 –

42).

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

5. Claims 5 and 11 – 21, 23, 25 – 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Selna.

Regarding claim 5, Selna does not teach using tungsten for the first conductive interconnecting element. Tungsten is a known material that is well suited for use in interconnecting elements. It would have been obvious to one having ordinary skill in the art to select tungsten, since it is a known metal that is well suited for the intended use.

Regarding claims 11 and 21, Selna teaches a semiconductor device, comprising: semiconductor die including pinouts (Col. 1, lines 17 – 20) on a portion of a bottom surface of the die;

a substantially planar substrate (4) having opposed major surfaces;

a conductive die mounting pad (8C) located on one of the major surfaces, wherein the conductive die mounting pad is dimensioned to accommodate the semiconductor die;

a conductive connecting pad (10C) located on the other of the major surfaces;

a conductive interconnecting element (6C) extending through the substrate and electrically interconnecting the mounting pad and the connecting pad; and

wherein the semiconductor die is mounted on the die mounting pad and an electrical connection is formed between the die pads and the mounting pad.

Selna does not teach that the pinouts on the die comprise a metal. Selna is silent with respect to the pinout material. It would have been obvious to one of ordinary skill in the art to select metal for the pinout material (metallization on a bottom portion), since metal is a known material that is well suited for the intended use. The selection of a known material based on its suitability for its intended use supported a *prima facie*

obviousness determination in *Sinclair & Carroll Co. v. Interchemical Corp.*, 325 U.S. 327, 65 USPQ 297 (1945).

Regarding claims 13 and 18, Selna teaches a packaging device, wherein the substrate comprises an epoxy laminate (Col 2, lines 38 – 42).

Regarding claim 14, Selna teaches a packaging device, wherein the mounting pad and the first electrically conductive connecting pad comprise copper (Col. 1, lines 37 - 42).

Regarding claims 15, 20 and 26, Selna does not teach using tungsten for the conductive interconnecting element. Tungsten is a known material that is well suited for use in interconnecting elements. It would have been obvious to one having ordinary skill in the art to select tungsten, since it is a known metal that is well suited for the intended use.

Regarding claims 16 and 23, Selna teaches a semiconductor device, further comprising:

a conductive bonding pad (8A) smaller in area than the die mounting pad, the bonding pad located on the one of the major surfaces;

an additional conductive connecting pad (10A) located on the other of the major surfaces;

an additional conductive interconnecting element (6A) extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad;

the semiconductor die additionally comprising pads on the die (Col. 2, lines 3 – 6); and

a bonding wire (22) extending between the die pad and the bonding pad.

Selna does not teach that the die pads on the die comprise a metal. Selna is silent with respect to the die pad material. It would have been obvious to one of ordinary skill in the art to select metal for the die pad material (metallization on a bottom portion), since metal is a known material that is well suited for the intended use. The selection of a known material based on its suitability for its intended use supported a *prima facie* obviousness determination in *Sinclair & Carroll Co. v. Interchemical Corp.*, 325 U.S. 327, 65 USPQ 297 (1945).

Regarding claim 17, Selna teaches a semiconductor device, further comprising an encapsulant (16) encapsulating the semiconductor die and a portion of the major surface of the substrate on which the mounting pad is located.

Regarding claim 19, Selna teaches a semiconductor device, wherein the mounting pad, the bonding pad and the connecting pads each comprise copper.

Regarding claim 25, Selna teaches a semiconductor device, wherein the first electrically conductive interconnecting element is selected to withstand an operating temperature when the semiconductor die is mounted on the electrically conductive mounting pad and to provide a low-resistance electrical connection between the mounting pad and the first electrically conductive connecting pad.

Regarding claim 27, Selna teaches a semiconductor device, wherein the first electrically conductive interconnecting element comprises a slug of electrically

conductive material, the slug having a diameter selected to fit into a through hole in the substrate between the mounting pad and the first electrically conductive connecting pad. Selna does not teach that the slug is selected to press-fit into the through hole. This is considered a product-by-process limitation. "Even though product-by-process claims are limited by and defined by the process, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product was made by a different process." In re Thorpe, 777 F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985).

6. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Selna as applied to claim 11 above, and further in view of US Patent No. 6,268,654 to Glenn et al.

Selna does not teach a semiconductor device, wherein the substrate comprises ceramic. Glenn et al. teaches a semiconductor device, wherein the substrate comprises ceramic (Col. 5, lines 19 - 27). It would have been obvious to one of ordinary skill in the art to incorporate the teaching of Glenn et al. into the device taught by Selna, since it is desirable to use materials that are known and well suited for the intended use.

Allowable Subject Matter

7. Claims 22 and 24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Arguments

8. Applicant's arguments with respect to claims 1, 2, 4, 5 and 11 - 21 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

9. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Douglas W. Owens whose telephone number is 571-272-1662. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on 571-272-1732. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

not h

Douglas W Owens Examiner Art Unit 2811

Notice of References Cited	Application/Control No. 10/608,605	Applicant(s)/Pater Reexamination LEE ET AL.	nt Under
	Examiner	Art Unit	
	Douglas W. Owens	2811	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,640,048	06-1997	Selna, Erich	257/738
	в	US-			
	С	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	н	US-			
	I	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Ρ					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		North Alter Docoments
		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	υ	
	v	
	w	
	x	


*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited


Part of Paper No. 20060330

Nichia Exhibit 1002 Page 161



U.S. Patent and Trademark Office

Part of Paper No. 20060330



Correspondence Address / Fee Address Change

The following fields have been set to Customer Number 57299 on 01/05/2006

• Correspondence Address

The address of record for Customer Number 57299 is: AVAGO TECHNOLOGIES, LTD. P.O. BOX 1920 DENVER,CO 80201-1920

•				In
AV	AGO TECHN	OLOGIES, INC.	ATTORNEY D	OCKET NO. 70030259-1
Poe	Box 1920	o 80201-1920		
107	2006	IN THE	UNITED STATES PATENT AND TRADEMARI	K OFFICE
Inv	eptor(s):	Kong Weng Lee	et al.	
Se	rial No.:	10/608,605	Examiner:	Owens, Douglas W
Fili	ing Date:	June 27, 2003	Group Art I	Jnit: 2811
Tit		ging Device for Se ethod of Making S	miconductor Die, Semiconductor Device Inc ame	orporating Same

COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria VA 22313-1450

TRANSMITTAL LETTER FOR RESPONSE/AMENDMENT

Transmitted herewith is/are the following in the above-identified application:

Response/Amendment ×

New fee as calculated below

Petition to extend time to respond Supplemental Declaration

No additional fee (Address envelope to "Mail Stop Amendments")

Other:

Sir:

×

JUN 07 2006

ANTO FRADE Inven

(Fee \$____

	CLAIMS	AS AMENDE	ED BY OTHER THAN A SM	ALL E	ENTITY			
(1) FOR	(2) CLAIMS REMAINING AFTER AMENDMENT	(3) NUMBER EXTRA	(4) HIGHEST NUMBER PREVIOUSLY PAID FOR	1	(5) RESENT EXTRA	(6) RATE	ADDI	(7) TIONAL EES
TOTAL CLAIMS	7	MINUS	20	=	0	X 50	\$	0
INDEP. CLAIMS	2	MINUS	3	=	0	X 200	\$	0
	SENTATION OF A MULT	IPLE DEPEN	IDENT CLAIM			+ 360	\$	0
EXTENSION FEE	1 st MONTH 120.00	2 ND MON1 450.00	TH 3 RD MONTH 1020.00			ONTH 00	\$	0
					OTI	HER FEES	\$	0
			TOTAL ADDITIONAL FEE	FOR	THIS AM	ENDMENT	\$	0

to Deposit Account 50-3718. At any time during the pendency of this application, please charge Charge \$0____ any fees required or credit any over payment to Deposit Account 50-3718 pursuant to 37 CFR 1.2.5. Additionally please charge any fees to Deposit Account 50-3718 under 37 CFR 1.16, 1.17, 1.19, 1.20 and 1.21. A duplicate copy of this transmittal letter is enclosed.

I hereby certify that this correspondence is being Deposited with the United States Postal Service as First class mail in an envelope addressed to: Commissioner for Patents, PO Box 1450, Alexandria, VA 22313-1450.

Date of Deposit: 6/5/2006

Typed Name: P. S. Dara Signature:

Respectfully submitted,

Kong Weng Lee et al.

5

P. S. Dara ٠. Attorney/Agent for Applicant(s)

Reg. No. 52,793

Date: 6/5/2006

Telephone No. (404) 610-5689

Rev 10/04 (TransAmd)

E UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Application of:

IN T

10N 67 5006

Kong Weng Lee Serial No.: 10/608,605 Filed: 6/27/2003 Confirmation No.: 2253

Group Art Unit: 2811

Examiner: Owens, Douglas W

Docket No. 70030259-1

For: Packaging Device for Semiconductor Die, Semiconductor Device Incorporating Same and Method of Making Same

AMENDMENT AND RESPONSE

Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Sir:

The outstanding final Office Action mailed April 6, 2006 has been carefully considered. In response thereto, please enter the following amendments and consider the following remarks.

AUTHORIZATION TO DEBIT ACCOUNT

It is not believed that extensions of time or fees for net addition of claims are required, beyond those that may otherwise be provided for in documents accompanying this paper. However, in the event that additional extensions of time are necessary to allow consideration of this paper, such extensions are hereby petitioned under 37 C.F.R. § 1.136(a), and any fees required therefor (including fees for net addition of claims) are hereby authorized to be charged to Avago deposit account no. 50-3718.

> Nichia Exhibit 1002 Page 165

AMENDMENTS TO THE CLAIMS

Please amend the present application as follows:

<u>Claims</u>

1-4. (Canceled)

5. (Currently amended) <u>A packaging device for a semiconductor die, the packaging device comprising</u>:

a substantially planar substrate having opposed major surfaces;

an electrically conductive die mounting pad located on one of the major surfaces of the substrate, the conductive die mounting pad dimensioned to accommodate the die with a major surface of the die in contact therewith;

a first electrically conductive connecting pad located on the other of the major surfaces of the substrate, the first electrically conductive connecting pad dimensioned to conform to an industry standard pad layout of a printed circuit board;

<u>a</u> The packaging device of claim 1, in which the first electrically conductive interconnecting element comprises tungsten interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the connecting pad.

6-21. (Canceled)

22. (Currently amended) <u>A semiconductor device, comprising:</u>

a substantially planar substrate having opposed major surfaces;

an electrically conductive mounting pad located on one of the major surfaces of the substrate;

The semiconductor device of claim 21 wherein the semiconductor die comprises a light emitting diode (LED) having a metallized bottom major surface that is mounted on the electrically conductive mounting pad, and the metallized bottom major surface comprises comprising one of an anode and a cathode of the LED;

a first electrically conductive connecting pad located on the other of the major surfaces of the substrate; and

a first electrically conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the first electrically

conductive connecting pad.

 23. (Currently amended) The semiconductor device of claim 21 22, further comprising: an electrically conductive bonding pad located on the one of the major surfaces of the substrate;

a bonding wire extending between a metallized top major surface of the semiconductor die LED and the electrically conductive bonding pad;

a second electrically conductive connecting pad located on the other of the major surfaces of the substrate; and

a second electrically conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the second connecting pad.

24. (Currently amended) The semiconductor device of claim 23 wherein the semiconductor die comprises a light emitting diode (LED), the metallized top major surface comprises a first electrode of the LED and the metallized bottom major surface comprises a second electrode of the LED.

25. (Currently amended) The semiconductor device of claim 21 22 wherein the first electrically conductive interconnecting element is selected to withstand an operating temperature when the semiconductor die LED is mounted on the electrically conductive mounting pad and to provide a low-resistance electrical connection between the mounting pad and the first electrically conductive connecting pad.

26. (Previously presented) The semiconductor device of claim 25, wherein the first electrically conductive interconnecting element comprises tungsten.

27. (Previously presented) The semiconductor device of claim 25, wherein the first electrically conductive interconnecting element comprises a slug of electrically conductive material, the slug having a diameter selected to press-fit the slug into a through hole located in the substrate between the mounting pad and the first electrically conductive connecting pad.

3

REMARKS

This is a full and timely response to the final Office Action mailed April6, 2006. Reconsideration and allowance of the application and presently pending claims are respectfully requested.

Present Status of Patent Application

.

Upon entry of the amendments in this response, claims 5 and 22-27 remain pending in the present application. More specifically, claims 5 and 22-25 have been currently amended with no introduction of new matter; and claims 1-4 and 6-21 have been canceled. Applicants have canceled these claims merely to reduce the number of disputed issues and to facilitate early allowance and issuance of other claims in the present application. Applicants reserve the right to pursue the subject matter of these claims in a continuing application, if Applicants so choose, and do not intend to dedicate the canceled subject matter to the public. Reconsideration and allowance of the application and presently pending claims are respectfully requested.

A. <u>Allowable Subject Matter</u>

Examiner's Statement

Claims 22 and 24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Examiner's Statement

Applicants wish to place on record their gratitude for Examiner's indication that claims 22 and 24 would be allowable if rewritten in independent form. Applicants have currently rewritten claim 22 in independent form including all of the limitations of base claim 21 from which it depended directly. Consequently, Applicants respectfully request allowance of rewritten claim 22.

Claim 24 has been rewritten to depend indirectly on claim 22. Because claim 22 is currently allowable, dependent claim 24 is also allowable as a matter of law. *In re Fine*, 837 F.2d 1071 (Fed. Cir. 1988). Consequently, Applicants respectfully request allowance of rewritten claim 24.

> Nichia Exhibit 1002 Page 168

4

B. <u>Claim Objections</u>

Statement of the Objection

Claim 1 is objected to because of the following informalities: in line 16 of the claim "subtrate" should be replaced with --substrate-. Appropriate correction is required.

Response to the Objection

Claim 1 has been currently canceled. Hence, Applicants respectfully assert that the objection has been rendered moot.

C. <u>Claim Rejections under 35 U.S.C. §102(b)</u>

Statement of the Rejection

Claims 1, 2 and 4 are rejected under 35 U.S.C. §102(b) as being anticipated by US Patent No. 5,640,048 to Selna.

Response to the Rejection

Claims 1, 2 and 4 have been canceled without prejudice, waiver or disclaimer. Consequently, Applicants respectfully assert that the rejection of these claims has been rendered moot.

D. <u>Claim Rejections under 35 U.S.C. §103(a)</u>

Statement of the Rejection

Claims 5 and 11-21, 23, 25-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Selna.

Response to the Rejection

<u>Claim 5</u>

In rejecting Applicants' claim 5, the Office Action states: "Regarding claim 5, Selna does not teach using tungsten for the first conductive interconnecting element. Tungsten is a known material that is well suited for use in interconnecting elements. It would have been obvious to one having ordinary skill in the art to select tungsten, since it is a known metal that is well suited for the intended uses."

The third of the three criteria cited in MPEP 706.2(j) "Contents of a 35 U.S.C. 103 Rejection", for establishing a *prima facie* case of obviousness, states that the prior art reference must teach or suggest all the claim limitations. In light of the above-mentioned

admission on the part of the Office Action, Applicants respectfully assert that the rejection fails to satisfy the requirements for a proper rejection under 35 U.S.C. 103(a).

Furthermore, it may be pertinent to point out that MPEP 2144.08 "Obviousness of Species When Prior Art Teaches Genus – 2100 Patentability" is not applicable in this case, because the "genus-species" relationship does not apply.

Referring back to the Office Action admission that Selna does not teach using tungsten, Applicants respectfully traverse the assertion that "*Tungsten is a known material that is <u>well suited for use in interconnecting elements</u>. It would have been obvious to one having ordinary skill in the art to select tungsten, since it is a known metal that is well suited for the intended uses." Because reference documents have not been provided to substantiate the assertion that tungsten is well suited for use in interconnecting elements. Applicants conclude that this statement is based on facts within the personal knowledge of the Examiner.*

Consequently, Applicants cite 37 CFR 1.104 Nature of examination, paragraph (d) (2), reproduced below for easy reference:

(2) When a rejection in an application is based on facts within the personal knowledge of an employee of the Office, the data shall be as specific as possible, and the reference must be supported, when called for by the applicant, by the affidavit of such employee, and such affidavit shall be subject to contradiction or explanation by the affidavits of the applicant and other persons.

Applicants hereby request an affidavit from Examiner supporting the assertion that tungsten is "well suited for interconnecting elements."

If such an affidavit is not provideable, Applicants respectfully assert that the rejection of claim 5 under 35 U.S.C. 103(a) is improper and request withdrawal of the rejection followed by allowance of claim 5.

Claims 11-21

Claims 11-21 have been currently canceled with no prejudice, waiver or disclaimer. Consequently, Applicants respectfully assert that the rejection of claims 11-21 has been rendered moot.

Claims 23, 25-27

Because claim 22 is allowable, claims 23 and 25-27 that depend directly or indirectly on claim 22 are also allowable as a matter of law. *In re Fine*, 837 F.2d 1071 (Fed. Cir. 1988).

Applicants respectfully request withdrawal of the rejection, followed by allowance of Claim 23 and 25-27.

Prior Art Made of Record

. .

,

•

.

The prior art made of record has been considered, but is not believed to affect the patentability of the presently pending claims.

CONCLUSION

In light of the foregoing amendments and for at least the reasons set forth above, Applicant respectfully submits that all objections and/or rejections have been traversed, rendered moot, and/or accommodated, and that claims 5 and 22-27 are in condition for allowance. Favorable reconsideration and allowance of the present application and all pending claims are hereby courteously requested. If, in the opinion of the Examiner, a telephonic conference would expedite the examination of this matter, the Examiner is invited to call the undersigned representative at (404) 610-5689.

Respectfully submitted,

P. S. Dara Reg. No. 52,793


P. S. Dara 7115 Threadstone Overlook Duluth, GA 30097 (404)-610-5689

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail, postage prepaid, in an envelope addressed to: Commissioner for Patents, P. O. Box 1450, Alexandria, VA, 22313-1450, on June 6, 2006

كر

Signature · -Name: P. S. Dara

PTOISBIOG (12:04) Approved for use through 7/31/2008. DMB D651:0032 U.S. Petent and Trademark Office, U.S. DEPARTMENT OF COMMERCE



.

Construction of the second second

· · · · ·

10/608/005

								Г	21	R	tel	ect	ed	-	1 0	hre	uch	Num	herel	Ca	пс	ellec	T	Ní	N	00-	Ele	cted	-	A	Δ.	per	n l	ጎ						
												Nec		+	R	st	ricte	d					1				ren			51	Obj	ect	ed	-						
1	ulrr	T	-					Da	~		_			·	1	2	Lim.	1				De	1.		-			}	Cla			_		<u> </u>	D -4					
	-	-+-	-	<u> </u>	Т	7		ř	Ť	-T		r	τ-				_	-	—	T	1 -	T ^h	ř		r .										Dat			· · · · ·		r
-	Orthinel		-					{	ł	1							Ortginal		1			1								Otohnul										l
	ž							{	1	ł			{			Ē	F					1					I .		Hris I	£										L
-		ít	-		╋	-			┿	┽			┢			-	51	┣-	╈	┼──	┢─	+					-			101	-	\rightarrow					-			┢
-		H			+	-1		+-	+-	+			┢╾		ł		62	┝	╂	+-	┢╌	┼──				-	'			102	-	-+	-							⊬
-	H	H	-		+	-		+-	╈	╋			╋╌		ŀ		53	┝─	+	<u> </u>	┢	╋──								100		-+	-	_		-		-		┢
-	Η	H		-	╋	-		{−	╉	╉	-	-	┢		ł		64		╋	╉──	+	┿╌			-					104	-	-		-			-			₋
7		ij	\vdash		╉	-1		 	+	+	-1		┢	-	ŀ		55		+	╋╍┽	┼┷	+								100	-+		-	-		-				┢
ŧ	7	ń	-		$^{+}$	-		┢─	+	╉			╀╌	-			50		┢─	+-	┿╌	+-							L	106		-		-						╇
7		+	-		+	+			╉╴	╉	-		+	\vdash	H		57			╋	┝	+				<u> </u>				107	-+	-+	-				-			┢┉
-	-	1	-	-	╋	4		┢─	╋	+	-		┢		ł		58	┝┑	╋	 	┢╌	+							أسنعها	108	-+	+	-					_		┢
		H	-		+	+	-	-	+	+	-		⊢				59		╉╍╍	┢╴	╂	┽								108	-+			_			_	-	-	┢
-	1	H-	-		$^{+}$	+		-	╈	╉	-		┢		. }		60	-	+	┨	┢╸	+								110		+	\neg			_				┢
-	1		-1	-	ϯ	+		-	+	╉	\neg		†-				81		+-	+	†	+-	<u> </u>	\vdash		<u></u>				111	-+	+	-						h	┢
-	1		-	-	+	+			╈	┽			+-	1			62	-	+	+-	\vdash	+-	<u> </u>	-	-	-		1	·	112		-	-	·			-		-	┢
-	1	╟	-	-	$^{+}$	+	-	-	+	+	-		┉		ł		63		+	+	┝─	+				┝╼╌			_	113		-+							-	┢
-	1		-		+	-†	÷		+	╉	-		┢─	╂			64	-	╂	\vdash	+	+								114	-+	+	-!							┝
-	1	H	-		+	+	-	-	+	+	-1		+	1-1			65		╂~	+	+	+	-							115	-	-	-		-		ŀ		-	┢
-	1	4	-		┢	-†	-		┢	+	-		┢				86	-	+	┼──	┼	+	┣						_	116	-	-+	-			_			 	┢
	1		-		┢	4			╉	+	-						67		╋─	╂	+						<u> </u>			117			-	_						┢─
	1		-		╀	-†		┝	╋	+	-		┢──				68		╋	+	┝	+		<u> </u>		-			·	-		-	-	_				 		╞
			_		╀	+		-	┢	+	_					-			╂	┢╍╴	┢	┥								118								 	 	┢
	1		4		╉	4		-	+	+	-	Ì					69		₋	+	+-				<u> </u>					119	_		_			_				1
	2 2	2				1			L	1			L				70			1				L						t20			_							1_
	2	4	\downarrow		1	4			1	4			 				71		1_		1-	4				-	L	Į		121		$ \rightarrow $	_							
	2		1		L	_			1	1							72		1_	1_	L	L								122										
_	2	-			L							_	L				73	L		1	1_	1		L						123	_								1	L
_	2.	4				_			1								74						1							124										
	2!	5															75					}		1	·					125										L
	26	3			1												76	_	1_											126										
	27	ri.	_	_										·			\overline{n}						I							127										
	28	-			1_					1	_						78									_				12£										
	29	9													[72							ļ						23										1
	33	Σį		_									1	;			60	1			Ī	T	1							:20										Γ
	3				L					7							181											Ì		:31									[
	34	2]	T		Γ	Ì			Γ	_]~			Ľ		[23				Γ		L					ļ		132										Γ
	3	3			Τ												83		Γ.											133					-				[
1	34	۲Ţ	T		Γ	T			Γ	Τ							84	L	L		L			L						134	T						Ĺ	<u> </u>		Ī
	35	1	1		Γ	T			Γ	T							85		Γ	Ľ	Γ									135										Γ
	36	5	1		Γ	T			Ι	T	1		[1		86			Γ	Γ	T	1]		138										Γ
	37	7	1		Τ	T			Γ	1	1		Γ	1	l t		€7		Ι	1	Γ	Γ)		137						[1
1	38	1	1		T	1		-	1	-1-			1-		1		6.5		1	1	T		1		ļ			Ì		15		-			1			j	1	
1	59	1	1		T	Ī			T	T					, . Ì		162		1	i	1	1			1		Ì	Ì		1.2	1			-	1	1	1	1	1	
	40	-+-	1		Τ	1			T	1	1		1				50		T	1	1	7	i	[1			1		: 40		1	-		1	1	Γ	1	T-	1
1	41		-†		\uparrow	1	-	-	\uparrow	+	-1		1	1	ł		91	1	1.	1	1-	1-	1	1	1	1		1		141		-1	-	-		İ	1-	1	1-	1
-	42		-†		+	+		-	+	+	-1		\vdash	1-1	ł		92	+-	[-	+-	+-	1	t	-				{		142		-				-	<u> </u>	<u></u> +−−	\vdash	+
	4		+		+-	+			+	+			\vdash		}		83		1-	1-	+	+						{		143		{	-					+	╂──	+-
-		-+	-	_	+	+		-	+	+	-		+-	1	}		94		1-	+	+	+	1-	 	 			{		144			-					+	+	+-
	44		+		┢	-			+	+	\neg		-				85		┼	+	+	+	+		+			ł		45		{	_				-	╂─-		+-
		-+			╀	-			+	+			-						╂	+-	–	+	ł			-		ł				-			┨		┣	┨		╋
	46		4		┢	4			-	+				\vdash			96 97	_	╂	╂	+	+	+	 				}	<u> </u>	146		\neg	_		_		–	┨──	1-	+-
	47	_	-+		+-	4		L	┢	+	-				}		1				_	+	<u> </u>		-								_					 	–	╀
_	48	_	4		{ -	+			₊	╉	-			<u> </u>	_		88		┫	╂	+	+-	 					{		148		_	_		<u> </u>		 	–	–	+
4	49 50	4	4		+	4			+-	4					- F		99			 	+					-		ł		149			_				┣	1-	 	+
- 1	50	71	- 1		1	_	_	L	1_	_		L.,	L	L.,.,.	L		100		1	1	1	1	1	L		L	1	J	L	150		_			1		L	1	1	1.

.

•

2.00

If more than 150 claims or 10 actions staple additional sheet here

A REAL PROPERTY AND A REAL

	ed States Patent an	ND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 222 www.uspto.gov	Trademark Office OR PATENTS
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253
57299 75	90 06/23/2006		EXAM	INER
	HNOLOGIES, LTD.		OWENS, DO	OUGLAS W
P.O. BOX 1920 DENVER, CO			ART UNIT	PAPER NUMBER
,,			2811	
			DATE MAILED: 06/23/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

.

	Application No.	Applicant(s)	
Advisory Action	10/608,605	LEE ET AL.	
Before the Filing of an Appeal Brief	Examiner	Art Unit	
	Douglas W. Owens	2811	
The MAILING DATE of this communication ap	pears on the cover sheet wi	th the correspondence address	
	Douglas W. Owens pears on the cover sheet wi PPLICATION IN CONDITION on the same day as filing a N lowing replies: (1) an amendr Notice of Appeal (with appeal ance with 37 CFR 1.114. The ate of the final rejection. s Advisory Action, or (2) the date e later than SIX MONTHS from th or (b). ONLY CHECK BOX (b) W 276.07(f). ate on which the petition under 37 extension and the corresponding he shortened statutory period for the rhan three months after the m (b). mpliance with 37 CFR 41.37 m tension thereof (37 CFR 41.37 m tension tension te	2811 th the correspondence address FOR ALLOWANCE. otice of Appeal. To avoid abandom nent, affidavit, or other evidence, w fee) in compliance with 37 CFR 47 reply must be filed within one of th set forth in the final rejection, whichevere mailing date of the final rejection. HEN THE FIRST REPLY WAS FILED CFR 1.136(a) and the appropriate extra amount of the fee. The appropriate extra amount of the fee. The appropriate extra amount of the final rejection, even if nust be filed within two months of 7(e)), to avoid dismissal of the appropriate extra amount of the final rejection, even if nust be filed within two months of 7(e)), to avoid dismissal of the appropriate extra amount of the final rejection, even if nust be filed within two months of 7(e)), to avoid dismissal of the appropriate extra amount of the final rejection, even if nust be filed within two months of 7(e)), to avoid dismissal of the appropriate extra amount of the final rejection is a brief, will not be extra see NOTE below); erially reducing or simplifying the is nally rejected claims. Non-Compliant Amendment (PTO parate, timely filed amendment can o) in will be entered and an explan he affidavit or other evidence is nec or to the date of filing a brief, will nort be filed amendment fails to or to the date of filing a	ment of vhich 1.31; or (3) e following er is later. In WITHIN ension fee ktension fee tion; or (2) a f timely filed the date of beal. Since se sues for L-324). nceling the hation of entered essary and ot be
See Continuation Sheet.	s). (PTO/SB/08 or PTO-1449)	Paper No(s)	
a. ☐ Other:	Dong	be W. Omen Douglas W Owens Briman Examinar	
		Primary Examiner Art Unit: 2811	

Nichia Exhibit 1002 Page 176

Continuation Sheet (PTO-303)

Continuation of 3. NOTE: The proposed amendment to claim 5 is a change of scope that will require additional search and consideration.

Continuation of 11. does NOT place the application in condition for allowance because: Applicant's arguments with respect to claim 5 are not convincing. Applicant argues that the assertion that "tungsten is a known material that is well-suited for use in interconnecting elements" is based on the personal knowledge of the Examiner. In fact, using tungsten in interconnecting elements is notoriously well-known in the art and capable of instant and unquestionable demonstration as being well-known. Examiner has constructively taken official notice of that fact, which has been asserted merely to "fill in the-gaps". To adequately traverse such a finding, an applicant must specifically point out the supposed errors in the examiner's action, which would include stating why the noticed fact is not considered to be common knowledge or well-known in the art. See 37 CFR1.111(b). See also Chevenard, 139 F.2d at 713, 60 USPQ at 241 ("[I]] the absence of any demand by appellant for the examiner to produce authority for his statement, we will not consider this contention."). A general allegation that the claims define a patentable invention without any reference to the examiner's assertion of official notice, the examiner's assertion of official notice would be in the next Office action if the rejection is to be maintained. See 37 CFR 1.104(c)(2). Applicant has failed to properly traverse the official notice taken in the final rejection, since

Nichia Exhibit 1002 Page 177



N THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Application of:

Kong Weng Lee Serial No.: 10/608,605 Filed: 6/27/2003 Confirmation No.: 2253 Group Art Unit: 2811 Examiner: Owens, Douglas W Docket No. 70030259-1

For: Packaging Device for Semiconductor Die, Semiconductor Device Incorporating Same and Method of Making Same

AMENDMENT AND RESPONSE TO ADVISORY ACTION

Mail Stop – RCE Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Sir:

Applicants respectfully request entry of the following amendments and remarks contained herein in response to the outstanding Advisory Action mailed June 23, 2006. Applicants respectfully submit that the amendment and remarks contained herein place the instant application in condition for allowance. A Request for Continued Examination under 37 U.S.C. §1.114, together with a one-month extension of time, is being filed concurrently with this response to the Advisory Action. Consequently, Applicants respectfully submit that the final Office Action mailed April 6, 2006 is effectively made non-final.

AUTHORIZATION TO DEBIT ACCOUNT

It is not believed that extensions of time or fees for net addition of claims are required, beyond those that may otherwise be provided for in documents accompanying this paper. However, in the event that additional extensions of time are necessary to allow consideration of this paper, such extensions are hereby petitioned under 37 C.F.R. § 1.136(a), and any fees required therefor (including fees for net addition of claims) are hereby authorized to be charged to Avago deposit account no. 50-3718.

1

AMENDMENTS TO THE CLAIMS

Please amend the present application as follows:

<u>Claims</u>

1-21. (Canceled)

22. (Currently amended) <u>A semiconductor device, comprising:</u> <u>a substantially planar substrate having opposed major surfaces;</u> <u>an electrically conductive mounting pad located on one of the major surfaces</u>

of the substrate;

The semiconductor device of claim 21 wherein the semiconductor die comprises a light emitting diode (LED) <u>having a metallized bottom major surface that is</u> <u>mounted on the electrically conductive mounting pad</u>, and the metallized bottom major surface comprises comprising one of an anode and a cathode of the LED;

a first electrically conductive connecting pad located on the other of the major surfaces of the substrate; and

a first electrically conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the first electrically conductive connecting pad.

23. (Currently amended) The semiconductor device of claim 21 22, further comprising:
 an electrically conductive bonding pad located on the one of the major
 surfaces of the substrate;

a bonding wire extending between a metallized top major surface of the semiconductor die LED and the electrically conductive bonding pad;

a second electrically conductive connecting pad located on the other of the major surfaces of the substrate; and

a second electrically conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the second connecting pad.

24. (Currently amended) The semiconductor device of claim 23 wherein the semiconductor die comprises a light emitting diode (LED), the metallized top major surface comprises a first electrode of the LED and the metallized bottom major surface comprises a second electrode of the LED.

2

25. (Currently amended) The semiconductor device of claim 24 <u>22</u> wherein the first electrically conductive interconnecting element is selected to withstand an operating temperature when the semiconductor die <u>LED</u> is mounted on the electrically conductive mounting pad and to provide a low-resistance electrical connection between the mounting pad and the first electrically conductive connecting pad.

26. (Previously presented) The semiconductor device of claim 25, wherein the first electrically conductive interconnecting element comprises tungsten.

27. (Previously presented) The semiconductor device of claim 25, wherein the first electrically conductive interconnecting element comprises a slug of electrically conductive material, the slug having a diameter selected to press-fit the slug into a through hole located in the substrate between the mounting pad and the first electrically conductive connecting pad.

REMARKS

This is a response to the Advisory action mailed June 23, 2006. Reconsideration and allowance of the application and presently pending claims are respectfully requested.

Present Status of Patent Application

The Advisory action mailed June 23, 2006 indicates that the claim amendments submitted earlier by Applicants have not been entered. Consequently, Applicants are hereby re-submitting the amended claims and additionally canceling previously submitted amended claim 5.

Upon entry of the amendments in this response, claims 22-27 remain pending in the present application. More specifically, claims 22-25 have been currently amended with no introduction of new matter; and claims 1-21 have been canceled. Applicants have canceled these claims merely to reduce the number of disputed issues and to facilitate early allowance and issuance of other claims in the present application. Applicants reserve the right to pursue the subject matter of these claims in a continuing application, if Applicants so choose, and do not intend to dedicate the canceled subject matter to the public. Reconsideration and allowance of the application and presently pending claims are respectfully requested.

A. Allowable Subject Matter

Examiner's Statement

Examiner has indicated in the final Office action dated April 6, 2006 that claims 22 and 24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Examiner's Statement

Applicants wish to place on record their gratitude for Examiner's indication that claims 22 and 24 would be allowable if rewritten in independent form. Applicants have currently rewritten claim 22 in independent form including all of the limitations of base claim 21 from which it depended directly. Consequently, Applicants respectfully request allowance of rewritten claim 22.

Claim 24 has been rewritten to depend indirectly on claim 22. Because claim 22 is currently allowable, dependent claim 24 is also allowable as a matter of law. *In re Fine*, 837 F.2d 1071 (Fed. Cir. 1988). Consequently, Applicants respectfully request allowance of rewritten claim 24.

B. Claim Objections

Statement of the Objection

Claim 1 is objected to because of the following informalities: in line 16 of the claim "substrate" should be replaced with --substrate--. Appropriate correction is required.

Response to the Objection

Claim 1 has been currently canceled. Hence, Applicants respectfully assert that the objection has been rendered moot.

C. Claim Rejections under 35 U.S.C. §102(b)

Statement of the Rejection

Claims 1, 2 and 4 are rejected under 35 U.S.C. §102(b) as being anticipated by US Patent No. 5,640,048 to Selna.

Response to the Rejection

Claims 1, 2 and 4 have been canceled without prejudice, waiver or disclaimer.

Consequently, Applicants respectfully assert that the rejection of these claims has been rendered moot.

D. <u>Claim Rejections under 35 U.S.C. §103(a)</u>

Statement of the Rejection

Claims 5 and 11-21, 23, 25-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Selna.

Response to the Rejection

Claims 5 and 11-21

Claims 5 and 11-21 have been currently canceled with no prejudice, waiver or disclaimer. Consequently, Applicants respectfully assert that the rejection of claims 5 and 11-21 has been rendered moot.

Claims 23, 25-27

Because claim 22 is allowable, claims 23 and 25-27 that depend directly or indirectly on claim 22 are also allowable as a matter of law. *In re Fine*, 837 F.2d 1071 (Fed. Cir. 1988).

Applicants respectfully request withdrawal of the rejection, followed by allowance of Claim 23 and 25-27.

Prior Art Made of Record

The prior art made of record has been considered, but is not believed to affect the patentability of the presently pending claims.

CONCLUSION

In light of the foregoing amendments and for at least the reasons set forth above, Applicant respectfully submits that all objections and/or rejections have been traversed, rendered moot, and/or accommodated, and that claims 22-27 are in condition for allowance. Favorable reconsideration and allowance of the present application and all pending claims are hereby courteously requested. If, in the opinion of the Examiner, a telephonic conference would expedite the examination of this matter, the Examiner is invited to call the undersigned representative at (404) 610-5689.

Respectfully submitted,

P. S. Dara Reg. No. 52,793

P. S. Dara 7115 Threadstone Overlook Duluth, GA 30097 (404)-610-5689

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail, postage prepaid, in an envelope addressed to: Commissioner for Patents, P. O. Box 1450, Alexandria, VA, 22313-1450, on <u>August 4, 2006</u>

Signature v • Name: P. S. Dara

ATTORNEY DOCKET NO. 70030259-1

AVAGO TECHNOLOGIES, LTD. P.O. Box 1920 elorado 80201-1920 Den ۳Þ റ

AUG 0 8 2006 TRADEM

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Kong Weng Lee et al.

10/608,605 Serial No.:

Examiner: Owens, Douglas W

Filing Date: June 27, 2003

Group Art Unit: 2811

Title: Packaging Device for Semiconductor Die, Semiconductor Device Incorporating Same and **Method of Making Same**

COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria VA 22313-1450

Subsection (b) of 35 U.S.C. 132, effective on May 29, 2000, provides for continued examination of an utility or plant application filed on or after June 8, 1995. See The American Inventors Protection Act of 1999 (AIPA).

Sir:

This is a Request for Continued Examination (RCE) under CFR 1.114 of the above-identified application.

37 CFR 1.114 is effective on May 20, 2000. If the above application was filed prior to May 29, 2000, applicant may wish to consider filing a continued prosecution application (CPA) under CFR 1.53(d) (PTO/SB/29) instead of a RCE to be eligible for the patent term adjustment provisions of the AIPA. See Changes to Application Examination and Provisional Application Practice, Interim Rule, 65 Fed. Reg. 14865 (Mar. 20, 2000), 1233 off. Gaz. Pat. NOTE: Office 47 (Apr.11, 2000), which Established RCE practice.

Submission under 37 CFR 1.114

Previously submitted:

- Consider the amendment(s)/reply under 37 CFR 1.116 previously filed on
- (Any unentered amendment(s) referred to above will be entered).
- Consider the arguments in the Appeal Brief or Reply Brief previously filed on Other:

Enclosed:

- Amendment/Reply
 - Affidavit(s)/Declarations(s)
 - Information Disclosure Statement (IDS)
 - Other:

Miscellaneous

	Suspension of action is requested under 37 CFR 1.103(c) for a period of
	The fee for this Suspension is (37 CFR 1.17(i)) \$130.00.
П	Other

08/09/2006 RFEKADU1 00000004 503718 10608605

02 FC:1801

790.00 DA

months.

RCE filing fee \$790.00

A Petition	for Extension of	Time
	One month	\$120.00
	Two months	\$450.00
	Three months	\$1020.00
	Four months	\$1590.00

Please charge to Deposit Account **50-3718** the sum of \$790.00 . At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account **50-3718** pursuant to 37 CFR 1.25.

A duplicate copy of this transmittal letter is enclosed.

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria VA 22313-1450.

Date of Deposit: 8/4/2006

OR

□ I hereby certify that this paper is being facsimile transmitted to the Commissioner for Patents on the date shown below.

Date of Facsimile:

Typed Name	e: P. S. Dara		
Signature:	アン		
		-	

Respectfully submitted,

Kong Weng Lee et al.

By

P. S. Dara . Attorney/Agent for Applicant(s)

Reg. No. 52,793

Date: 8/4/2006

Telephone No. (404) 610-5689

Page 2 of 2

ATTORNEY DOCKET NO. 70030259-1 AVAGO TECHNOLOGIES, INC. Box 1920 -6-Solorado 80201-1920 AUG 0 8 2006 IN THE UNITED STATES PATENT AND TRADEMARK OFFICE Kong Weng Lee et al. Inve Serial No.: Examiner: Owens, Douglas W 10/608,605 Group Art Unit: 2811 Filing Date: June 27, 2003 Title: Packaging Device for Semiconductor Die, Semiconductor Device Incorporating Same and Method of Making Same COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria VA 22313-1450 TRANSMITTAL LETTER FOR RESPONSE/AMENDMENT Sir: Transmitted herewith is/are the following in the above-identified application: Response/Amendment Χ. Petition to extend time to respond × Supplemental Declaration П New fee as calculated below No additional fee (Address envelope to "Mail Stop Amendments") Other: (Fee \$ CLAIMS AS AMENDED BY OTHER THAN A SMALL ENTITY (7) ADDITIONAL (1) FOR (3) (5) (6) CLAIMS RÉMAINING HIGHEST NUMBER PRESENT NUMBER RATE AFTER AMENDMENT EXTRA PREVIOUSLY PAID FOR EXTRA FEES TOTAL \$ 0 6 MINUS 20 0 X 50 = CLAIMS INDEP 2 х \$ MINUS 3 = 0 200 0 CLAIMS \$ FIRST PRESENTATION OF A MULTIPLE DEPENDENT CLAIM + 360 0 2ND MONTH EXTENSION 1ST MONTH 3RD MONTH 4TH MONTH \$ 120 1590.00 FEE 120.00 450.00 1020.00 \$ Ō OTHER FEES TOTAL ADDITIONAL FEE FOR THIS AMENDMENT \$ 120

Charge <u>\$ 120</u> to Deposit Account **50-3718**. At any time during the pendency of this application, please charge any fees required or credit any over payment to Deposit Account **50-3718** pursuant to 37 CFR 1.2 5. Additionally please charge any fees to Deposit Account **50-3718** under 37 CFR 1.16, 1.17, 1.19, 1.20 and 1.21. A duplicate copy of this transmittal letter is enclosed.

I hereby certify that this correspondence is being Deposited with the United States Postal Service as First class mail in an envelope addressed to: Commissioner for Patents, PO Box 1450, Alexandria, VA 22313-1450.

Date of Deposit: 8/4/2006

Typed Name: P. S. Dara
Signature:

08/09/2006 RFEKADU1 00000004 503718 10608605

01 FC:1251 120.00 DA

Rev 10/04 (TransAmd)

Respectfully submitted,

Kong Weng Lee et al.

P. S. Darà Attorney/Agent for Applicant(s)

Reg. No. 52,793

Date: 8/4/2006

Telephone No. (404) 610-5689

	Inder the Paperwor PAT	ENT APPL	ICATIC	IN FEE DET	ERMINATI	ØN	RECORD	:		cation or Docket (2608(lumber
	A		NASFIL otumn 1)	LED - PART I	Dolumn 2)		SMALL	ENTITY	OR		R THAN
	FOR	NUM	BER FILE	D NUM	BER EXTRA		RATE (S)	FEE (\$)] .	RATE (S)	FEE
	VSIC FEE CFR 1.16(a), (b), or (+	m	· ·				· ·		7		<u> </u>
	ARCH FEE CFR 1.16(10), (0), or (m)) ·	• .		,	71	•	•	7 .	·	·.
Đ	AMINATION FEE OFR 1.16(0), (p), or (c			·		11			1		
TC	TAL CLAIMS. CFR 1.16(1)		minus	20 = .		11	X =		OR	x =	<u> </u>
IN	DEPENDENT CLAI	NS	minus	· · ·		11	x =	· · ·		x =	<u> </u>
	· ,	If the sp	eclficatio	n and drawings	exceed 100	11	:		1		
FE	PLICATION SIZE E CFR 1.16(s))	is \$250 addition	(\$125 for al 50 she	the application small entity) fo ets or fraction t	reach hereof. See		· .	•			
	35 U.S.C. 41(a)(1)(G)			• •	-K 1.16(6).	1 F	' ,		-		
MU	LTIPLE DEPENDE	NT CLAIM PRE	SENT (37	CFR 1.16())		IL			1	L	
* IT	the difference in col	umn 1 is less th	an zero, e	inter "0" in column	12.		TOTAL]	TOTAL	
~			AMEND	DED – PART I				· ·	OR	OTHER	THAN
\square	08/06	(Column 1) CLAIMS	<u></u>	(Column 2) HIGHEST	(Cólumn 3)	i r	SMALL E	NTITY	1.	SMALL I	ENTITY
Ψ		REMAINING AFTER AMENDMENT		NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA		RATE (\$)	ADDI- TIONAL FEE (\$)		RATE (\$)	ADD TION FEE
ENDMENT	Total (37 CFR 1.16())	6	Minus	"21	• Ø		×25.00=		OR	×50.00=	1
g	(37 CFR 1.16(h))	· - { · · ·	Minus	-3] = .⊘		×100,00=		OR	×200.00=	. [
ME	Application Size I	Fee (37 CFR 1.1	6(៩))							· · · · · · · · · · · · · · · · · · ·	
	FIRST PRESENTAT	ION OF MULTIPL	e depend	ENT CLAIM (37 C	FR 1.16())				OR		<u> </u>
	×.				·		TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE	1:
	-	(Column 1)	·.	(Column 2)	(Column 3)		· .				
	· · · · · · · · · · · · · · · · · · ·			HIGHEST	PRESENT		RATE (\$)	ADDI- TIONAL FEE (\$)		RATE (\$)	ADD. TION/ FEE (
		CLAIMS REMAINING AFTER MENDMENT		NUMBER PREVIOUSLY PAID FOR	EXTRA			and the second secon		· · ·	
MEN		REMAINING AFTER	Minus	PREVIOUSLY PAID FOR	EXTRA =	t,	x =		OR .	x =	
NUMEN		REMAINING AFTER	Minus Minus	PREVIOUSLY	<u> </u>	F	x =		OR : OR	x =	· · · · ·
NUMEN	Total (37 CFR 1.16(j))	REMAINING AFTER MENDMENT	Minus	PREVIOUSLY	=	F			1		
AMENUMEN B	Total (37 OFR 1.160) Independent (37 OFR 1.16(h))	REMAINING AFTER MENDMENT ee (37 CFR 1.1	Minus 6(s))	PREVIOUSLY PAID FOR	=	F			1		

*** If the *Highest Number Previously Paid For' IN THIS SPACE is less than 3, enter '3'. The "Highest Number Previously Paid For' (Total or Independent) is the highest number found in the appropriate box in column 1. This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this bundle, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	3146	257/690,784,700,689,774,783,707, 718,719,706,717,720.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 12:41
L2	3087	257/690,784,700,689,774,783,707, 718,719,706,717.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 12:42
L3	3031	257/690,784,700,689,774,783,707, 718,719,706.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 12:42
L4	2730	257/690,784,700,689,774,783,707, 718,719.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 13:12
L5	651	257/706,717,720.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 13:12
L6	6	((die chip) same (mounting adj pad) and LED).clm.	US-PGPUB	OR	ON	2006/08/21 13:17
S1	2	("5986885").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 12:40
S2	2	("6084295").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/08/08 10:25
S3	312	die same (mounting adj pad)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/08 10:26
S4	985	(die chip) same (mounting adj pad)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/31 12:59

Page 1

S 5	372	(die chip) same (mounting adj pad) same substrate	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/08 10:27
S6	6	(("5986885") or ("6084295") or ("6620720")).PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/09/22 12:01
S7	2226	(die chip IC) same (mount\$3 with pad) same interconnect\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:02
S8	7479	(die chip IC) same (bond\$3 with pad) same interconnect\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:02
S9	2123	(die chip IC) same (bond\$3 with pad) same interconnect\$3 same (hole via)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:38
S10	2	("6191477").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/09/22 14:38
S11	7	("5506755" "5640048" "5646826" "5721454" "5808873" "5923084" "6097089").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/09/22 14:57
S12	13	("3568000" "3582865" "3739469" "4535385" "4739448" "4866841" "5010641" "5102829" "5264729" "5291062" "5355283" "5397917" "5468999").PN.	US-PGPUB; USPAT; USOCR	OR	OFF -	2005/09/22 15:00
S13	2	("4739448" "4855537").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/09/22 15:02
S14	3226	(die chip) near3 pad near3 (metal copper cu)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/30 16:38

S15	1720	(die chip) near2 pad near2 (metal copper cu)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/30 16:39
S16	2	("5640048").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/03/31 12:55
S17	85	(die chip) same (mounting adj pad) and LED	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/08/21 13:16

ØŁg

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

 57299
 7590
 08/25/2006

 AVAGO TECHNOLOGIES, LTD.
 P.O. BOX 1920
 DENVER, CO 80201-1920

EXA	MINER
OWENS,	DOUGLAS W
ART UNIT	PAPER NUMBER
2811	

DATE MAILED: 08/25/2006

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253

TITLE OF INVENTION: PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	\$0	\$1700	11/27/2006

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED</u>. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:	If the SMALL ENTITY is shown as NO:
A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.	A. Pay TOTAL FEE(S) DUE shown above, or
B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or	B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PTOL-85 (Rev. 07/06) Approved for use through 04/30/2007.

Page 1 of 3

PART B - FEE(S) TRANSMITTAL

Complete and send this form,	together with a	applicable fee(s)	, to: Mail Mail S	St

o: <u>Mail</u> Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 or <u>Fax</u> (571)-273-2885

INSTRUCTIONS: This fa appropriate. All further co- indicated unless corrected maintenance fee notification	below or directed otherw	transmitting the ISS he Patent, advance o vise in Block 1, by (UE FEE and PUBLIC orders and notification a) specifying a new c	CATIC of ma corresp	ON FEE (if requi aintenance fees woondence address;	ired). Blocks vill be mailed and/or (b) in	1 through 5 s to the current dicating a sepa	hould be completed where correspondence address as arate "FEE ADDRESS" for
CURRENT CORRESPONDENCE ADDRESS (Note: Use Block for any change of address)				Fee(s) paper) Transmittal. Thi s. Each additiona	s certificate c l paper, such	annot be used f as an assignme	or domestic mailings of the or any other accompanying nt or formal drawing, must
57299 7	7590 08/25/200	6		have	its own certificate	-		
AVAGO TECH P.O. BOX 1920 DENVER, CO 80		I here States addre transr	Cer by certify that th s Postal Service w ssed to the Mail nitted to the USP	tificate of Ma is Fee(s) Tran with sufficient Stop ISSUE TO (571) 273-	ailing or Trans smittal is being postage for firs FEE address 2885, on the d	mission g deposited with the United st class mail in an envelope above, or being facsimile ate indicated below.		
								(Depositor's name)
								(Signature)
								(Date)
APPLICATION NO.	FILING DATE	<u> </u>	FIRST NAMED INVEN	TOR		ATTORNEY	DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003		Kong Weng Lee	;		70030	259-1	2253
TITLE OF INVENTION METHOD OF MAKING S		E FOR SEMICOND			DUCTOR DEVIC	CE INCORPC	DRATING SAN	ME AND
APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE D	DUE	PREV. PAID ISSUE	E FEE TOT.	AL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300		\$0		\$1700	11/27/2006
EXAMIN	IER	ART UNIT	CLASS-SUBCLASS	s				
OWENS, DOL	JGLAS W	2811	257-690000					
 Change of correspondence address or indication of "Fee Address" (37 CFR 1.363). Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached. "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Customer Number is required. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON PLEASE NOTE: Unless an essinger in identified below, no assigned 			(1) the names of up to 3 registered patent attorneys or agents OR, alternatively, 1					
 (A) NAME OF ASSIGNEE (B) RESIDENCE: (CITY and STATE OR COUNTRY) Please check the appropriate assignee category or categories (will not be printed on the patent): Individual Corporation or other private group entity Government 4a. The following fee(s) are submitted: 4b. Payment of Fee(s): (Please first reapply any previously paid issue fee shown above) Issue Fee 					oup entity Government			
	small entity discount perm of Copies		 Payment by credit card. Form PTO-2038 is attached. The Director is hereby authorized to charge the required fee(s), any deficiency, or credit any overpayment, to Deposit Account Number (enclose an extra copy of this form). 					
5. Change in Entity Status	s (from status indicated ab SMALL ENTITY status. S		b. Applicant is no					
			••	· ·				e assignee or other party in
Authorized Signature					Date			
	·····							
This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450. Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.								
PTOL-85 (Rev 07/06) And			OMR 0651-0033	_				MENT OF COMMERCE

	TED STATES PATEN	NT AND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	Trademark Office OR PATENTS
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253
57299 75	90 08/25/2006		EXAM	INER
AVAGO TECHN	OLOGIES, LTD.		OWENS, DO	DUGLAS W
P.O. BOX 1920	·		ART UNIT	PAPER NUMBER
DENVER, CO 802	01-1920		2811 DATE MAILED: 08/25/200	6

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b) (application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 0 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 0 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

		M
A	pplication No.	Applicant(s)
10	0/608,605	LEE ET AL.
	kaminer	Art Unit
D	ouglas W. Owens	2811
The MAILING DATE of this communication appears All claims being allowable, PROSECUTION ON THE MERITS IS (OF herewith (or previously mailed), a Notice of Allowance (PTOL-85) or NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGH of the Office or upon petition by the applicant. See 37 CFR 1.313 an	R REMAINS) CLOSED other appropriate comm TS. This application is d MPEP 1308.	in this application. If not included nunication will be mailed in due course. THIS
1. 🛛 This communication is responsive to <u>the amendment filed on .</u>	<u>August 8, 2006</u> .	
2. 🛛 The allowed claim(s) is/are <u>22-27</u> .		
 3. Acknowledgment is made of a claim for foreign priority under a) All b) Some* c) None of the: 1. Certified copies of the priority documents have be 2. Certified copies of the priority documents have be 	en received.	
3. Copies of the certified copies of the priority docum		
International Bureau (PCT Rule 17.2(a)).		
* Certified copies not received:		
Applicant has THREE MONTHS FROM THE "MAILING DATE" of t noted below. Failure to timely comply will result in ABANDONMEN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		e a reply complying with the requirements
A SUBSTITUTE OATH OR DECLARATION must be submitted INFORMAL PATENT APPLICATION (PTO-152) which gives r		
 5. CORRECTED DRAWINGS (as "replacement sheets") must be (a) and including changes required by the Notice of Draftsperson' 1) hereto or 2) to Paper No./Mail Date (b) including changes required by the attached Examiner's All Paper No./Mail Date Identifying indicia such as the application number (see 37 CFR 1.84) 	s Patent Drawing Revie mendment / Comment o c)) should be written on	or in the Office action of the drawings in the front (not the back) of
each sheet. Replacement sheet(s) should be labeled as such in the l	neader according to 37 C	FR 1.121(d).
6. DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT FOI		
Attachment(s) 1. □ Notice of References Cited (PTO-892)	5. 🗌 Notice of I	nformal Patent Application (PTO-152)
2. 🔲 Notice of Draftperson's Patent Drawing Review (PTO-948)		Summary (PTO-413),
D. Information Disclosure Statements (PTO-1449 or PTO/SB/08),		./Mail Date s Amendment/Comment
Paper No./Mail Date . Examiner's Comment Regarding Requirement for Deposit	8. 🔲 Examiner's	s Statement of Reasons for Allowance
of Biological Material	9. 🗌 Other	·
		Douglas W Owens Primary Examiner Art Unit: 2811
U.S. Patent and Trademark Office PTOL-37 (Rev. 7-05) Notice	e of Allowability	Part of Paper No./Mail Date 2006082

Application/Control Number: 10/608,605 Art Unit: 2811

DETAILED ACTION

EXAMINER'S AMENDMENT

1. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

The application has been amended as follows:

In paragraph [0001] of the specification, delete "10/xxx,xxx" and insert --

10/608,606--.

Allowable Subject Matter

2. Claims 22 – 27 are allowed.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Douglas W. Owens whose telephone number is 571-272-1662. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on 571-272-1732. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/608,605 Art Unit: 2811


é

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Dorglos K. One

Douglas W Owens Primary Examiner Art Unit 2811

DWO 21 August 2006



Search Notes	Application/Control No.	Applicant(s)/Patent Under Reexamination
	10608605	LEE ET AL.
	Examiner	Art Unit
	Owens, Douglas W	2811

Notes	Date	Examiner
Update Search	8/21/06	DWO
U.S. Patent and Trademark Office		Part of Paper No.: 20060821


.

.

Interference Searched	Application/Control No.	Applicant(s)/Patent Under Reexamination
	10608605	LEE ET AL.
	Examiner	Art Unit
	Owens, Douglas W	2811

Class	SubClass	Date	Examiner		
257	690,784,689	8/21/06	DWO		
Interference text search		8/21/06	DWO		
U.S. Patent and Tradema	ark Office		Part of Paper No.:	20060821	

= Allowed ÷ Restricted Interference O Object		dex of C			Application/ 10608605	/Control No).		Applicant(s)/Patent under Reexamina			leexamination
= Allowed ÷ Restricted I Interference O Object Claims renumbered in the same order as presented by applicant □CPA □TD □R CLAIM DATE Final Original 821/06 Image: Comparing the same order as presented by applicant □CPA □TD □R 2 - Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by applicant Image: Comparing the same order as presented by appl						glas W						
Image: contract of the same order as presented by applicant CPA T.D. R CLAIM DATE Final Original 8/21/06	✓ F	Rejected	-	(Cancellec	ł	N	N	on-Elected		A	Appeal
CLAIM DATE Final Original 8/21/06	= 4	Allowed	÷	1	Restricted	t	Ι	In	nterference	~	0	Objected
Final Original 8/21/06 Image: Second sec	Claims	s renumberec	in the same o	order as	s presented b	y applicant			СРА		T.D.	R .1.4
1 .	CL						DAT	ΓE				
1 .	Final		8/21/06			T						
3 .							-		<u>+</u> +		+	
3 .		2	-						<u> </u>		1	
5 - .												
6 .			•									
7 .			-									
8 .							_					
9 - .												
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$												
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$												
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									+	*		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			-				-					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	_		-							-	1-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		14	-									ļ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		15	-									
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			-								_	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									<u></u>			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$												
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									 			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									┼───┼──			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$												
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	~								┼───┼──			
25 =			=			+			1		1	
			=									
27 =			=									
		27	=		_							
		26	=									



CONFIRMATION NO. 2253

ONITED STATES UEPARTMENT OF COMMENCE United States Patent and Trademark Office Admet OCMUSSIONER FOR PATENTS F.O. Bar 1930 Ammenta Wyber 2013-169

SERIAL NUMBE 10/608,605	FILING DATE 06/27/2003 RULE	CLASS 257	GROUP ART I 2811		ATTORNEY DOCKET NO. 70030259-1	
APPLICANTS	***************************************			*******	******	
Kong Weng Lee, Penang, MALAYSIA;						
Yew Cheong Kuan	Kee Yean Ng, Penang, MALAYSIA; Yew Cheong Kuan, Penang, MALAYSIA;Gin Ghee Tan, Penang, MALAYSIA; Cheng Why Tan, Penang, MALAYSIA;					
** CONTINUING D	ATA **********************************					
** FOREIGN APPL	** FOREIGN APPLICATIONS ************************************					
IF REQUIRED, FOI ** 09/17/2003	REIGN FILING LICENSE G	RANTED	****	**********		
Foreign Priority claimed 35 USC 119 (a-d) condit	ions i yes of no Net after	Attended STATE OR	SHEETS	TOTAL	INDEPENDENT	
Verified and Acknowledged	Examiner's Signature		DRAWING 8	CLAIMS 20	CLAIMS 2	
ADDRESS AGILENT TECHNOLOGIES, INC. Legal Department, DL429 Intellectual Property Administration P.O. Box 7599 Loveland, CO 80537-0599						
TITLE Packaging device fo	or semiconductor die, semi	conductor device incon	porating same an	d method of	making same	
		•	🗘 All Fe	es		
FILING FEE FEES: Authority has been given in Paper Q 1.16 Fees (Filing)						
No	ES: Authority has been giv to charge/cre	dit DEPOSIT ACCOUN	IT time)	-		
RECEIVED No 750	b for following:			ees (Issue)		

8/15/04 3:43 PM

RECEIVED **CENTRAL FAX CENTER**

NOV 0 7 2006

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

inventor(s): Lee et al.

Denver, Colorado 80201-1920

NOV-07-2006

P.O. Box 1920

Serial No.: 10/608,605

16:02

Examiner: Owens, Douglas W

Filing Date: June 27, 2003

Group Art Unit: 2253

Title: PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME

COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria VA 22313-1450

Subsection (b) of 35 U.S.C. 132, effective on May 29, 2000, provides for continued examination of an utility or plant application filed on or effer June 8, 1995.

See The American Inventors Protection Act of 1999 (AIPA).

Sir:

This is a Request for Continued Examination (RCE) under CFR 1.114 of the above-identified application.

37 CFR 1.114 is effective on May 20, 2000. If the above application was filed prior to May 29, 2000, applicant may wish to consider filing a continued prosecution application (CPA) under CFR 1.53(d) (PTO/SB/29) instead of a RCE to be eligible for the patent term adjustment provisions of the AIPA. See Changes to Application Examination and Provisional Application Practice, Interim Rule, 65 Fed. Reg. 14865 (Mar. 20, 2000), 1233 off. Gaz. Pat. Office 47.1472000, upble Examination and Provisional Application Practice, Interim Rule, 65 Fed. Reg. 14865 (Mar. 20, 2000), 1233 off. Gaz. Pat. NOTE: Office 47 (Apr.11, 2000), which Established RCE practice.

Submission under 37 CFR 1.114

Previously submitted:

Consider the amendment(s)/reply under 37 CFR 1.116 previously filed on

- (Any unantered amendment(a) referred to above will be entered). Consider the arguments in the Appeal Brief or Reply Brief previously filed on
- Other: Information Disclosure Statement

Enclosed:

ĸ

- Amendment/Reply
- Affidavit(s)/Declarations(s)
 - Information Disclosure Statement (IDS)
- x Other: PTO Form 1449

Miscellaneous

Suspension of action is requested under 37 CFR 1.103(c) for a period of	months.
The fee for this Suspension is (37 CFR 1.17(I)) \$130.00.	
Other:	

PAGE 1/8* RCVD AT 11/7/2006 5:44:27 PM [Eastern Standard Time]* SVR:USPTO-EFXRF-1/1* DNIS:2738300* CSID:303 297 2266* DURATION (mm-ss):02-30

BEST AVAILABLE COPY

NDV-07-2006 16:02 303 297 2266 (KCE) (3/ CFK 1.114) (continued) 303 297 2266 P.02

RECEIVED CENTRAL FAX CENTER

RCE filing fee \$790.00

Г

NOV 0 7 2006

1	A Petition	n for Extension of	Time
		One month	\$120.00
		Two months	\$450.00
		Three months	\$1020.00
		Four months	\$1590.00

Please charge to Deposit Account **50-3718** the sum of **\$790.00**. At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account **50-3718** pursuant to 37 CFR 1.25.

A duplicate copy of this transmittal letter is enclosed.

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria VA 22313-1450.

Date of Deposit:

OR

I hereby certify that this paper is being facsimile transmitted to the Commissioner for Patents on the date shown below.

Date of Facsimile: 11/7/06

Typed Name: Joy Reinhart Bunhart Signature:

Respectfully submitted,

Lee et al.

By Malkin Jay/K Attomey/Agent for Applicant(s)

Reg. No. 31,393

11/7/06 Date:

Telephone No. (303) 298-9888

PAGE 2/8 * RCVD AT 11/7/2006 5:44:27 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/1 * DNIS:2738300 * CSID:303 297 2266 * DURATION (mm-ss):02-30

BEST AVAILABLE COPY

Nichia Exhibit 1002 Page 204

÷

ζ.

RECEIVED CENTRAL FAX CENTER

NOV 0 7 2006

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

inventor(s): Lee et al.

Serial No.: 10/608,605

Examiner: Owens, Douglas W

Filing Date: June 27, 2003

Group Art Unit: 2253

Title: PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME

COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria VA 22313-1450

REQUEST FOR CONTINUED EXAMINATION (RCE) 37 CFR 1.114

Subsection (b) of 35 U.S.C. 132, effective on May 29, 2000, provides for continued exemination of an utility or plant application filed on or after June 8, 1995.

See The American Inventors Protection Act of 1999 (AIPA).

Sir:

This is a Request for Continued Examination (RCE) under CFR 1.114 of the above-identified application.

37 CFR 1.114 is effective on May 20, 2000. If the above application was filed prior to May 29, 2000, applicant may wish to consider filing a continued prosecution application (CPA) under CFR 1.53(d) (PTC/SB/29) instead of a RCE to be eligible for the patent term edjustment provisions of the AIPA. See Changes to Application Examination and Provisional Application Practice, Interim Rule, 65 Fed. Reg. 14665 (Mar. 20, 2000), 1233 cfl. Gaz. Pet. Offen 21 and 12 000) which Examination Constraints and Provisional Application Practice, Interim Rule, 65 Fed. Reg. 14665 (Mar. 20, 2000), 1233 cfl. Gaz. Pet. NOTE: Office 47 (Apr.11, 2000), which Established RCE prectice.

Submission under 37 CFR 1.114

Previously submitted: Consider the amendment(s)/reply under 37 CFR 1.116 previously filed on (Any unentered amendment(s) referred to above will be entered). Consider the arguments in the Appeal Brief or Reply Brief previously filed on Other: Information Disclosure Statement
Enclosed: Amendment/Reply Affidavit(s)/Declarations(s) Information Disclosure Statement (IDS) Conter: PTO Form 1449
Miscellaneous
 Suspension of action is requested under 37 CFR 1.103(c) for a period of months. The fee for this Suspension is (37 CFR 1.17(i)) \$130.00. Other:

PAGE 3/8 * RCVD AT 11/7/2006 5:44:27 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/1 * DNIS:2738300 * CSID:303 297 2266 * DURATION (mm-ss):02-30

BEST AVAILABLE COPY

NOV-07-2006 16:03 303 297 2266

RECEIVED CENTRAL FAX CENTER

NOV 0 7 2006

RCE	filing	fee	\$790.	00

A Petition	for Extension of	ume
	One month	\$120.00
	Two months	\$450.00
ď	Three months	\$1020.00
	Four months	\$1590.00

Please charge to Deposit Account 50-3718 the sum of \$790.00 . At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account 50-3718 pursuant to 37 CFR 1.25.

A duplicate copy of this transmittal letter is enclosed.

 I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class mall in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria VA 22313-1450.

Date of Deposit:

OR

I hereby certify that this paper is being facsimile transmitted to the Commissioner for Patents on the date shown below.

Junhait

Date of Facsimile: 11/7/06

Typed Name: Joy Reinhag

Signature:

Respectfully submitted,

Lee et al.

By Malkin JavK

Attorney/Agent for Applicant(s)

Reg. No. 31,393

Date: 11/7/06

Telephone No. (303) 298-9888

PAGE 4/8 * RCVD AT 11/7/2006 5:44:27 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/1 * DNIS:2738300 * CSID:303 297 2266 * DURATION (mm-ss):02-30

BEST AVAILABLE COPY

H.U. BOX 1920 Denver, Colorado 80201-1920

NOU-07-2006

16:03

RECEIVED CENTRAL FAX CENTER

NOV 0 7 2006

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Lee et al.

Serial No.: 10/608,605

Examiner: Owens, Douglas W

Filing Date: June 27, 2003

Group Art Unit: 2253

Title: PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME

COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandría VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

This Information Disclosure Statement is submitted:

- (a) Index 37 CFR 1.97(b). (Within three months of filling national application; or date of entry of national application; or before mailing date of first Office action on the ments; whichever occurs tast).
- (b) Under 37 CFR 1.97(c) together with *either* a:
 Statement under CFR 1.97(e), or
 \$180.00 fee under 37 CFR 1.17(p).
 (After the CFR 1.97(b) time period, but before a final action or notice of allowance, whichever occurs first).
- (c) Under 37 CFR 1.97(d) together with: a Statement under 37 CFR 1.97(e), and \$180.00 fee as set forth in 37 CFR 1.17(p). (After a final action or notice of allowance, whichever occurs first, but before payment of the issue fee).

STATEMENT UNDER 37 CFR 1.97(e)

The undersigned certifies that:

Each Item of information contained in the Information Disclosure Statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the statement, or

☐ No item of information contained in the Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the undersigned after making reasonable inquiry, was known to any individual designated in 37 CFR § 1.56(c) more than three months prior to the filing of the Information Disclosure Statement.

PRIOR APPLICATIONS

References identified with an asterisk (*) in the enclosed PTO Form 1449, were disclosed in prior Patent Application No. , filed , now U.S. Patent No. , and, as such, copies thereof are not included pursuant to the provisions of 37 CFR 1.98(d).

FOREIGN LANGUAGE DOCUMENTS

A concise explanation of the relevance of foreign language patents, foreign language publications and other foreign language information listed on PTO form 1449, as presently understood by the individual(s) designated in 37 CFR 1.56(c) most knowledgeable about the content is given on the attached sheet, or where a foreign language patent is cited in a search report or other action by a foreign patent office in a counterpart foreign application, an English language version of the search report or action which indicates the degree of relevance found by the foreign office is listed on form PTO 1449 and is enclosed herewith.

PAGE 5/8 * RCVD AT 11/7/2006 5:44:27 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/1 * DNIS:2738300 * CSID:303 297 2266 * DURATION (mm-ss):02-30

BEST AVAILABLE COPY

FEE AUTHORIZATION

Please charge to Deposit Account **50-3718** the sum of <u>\$0.00</u>. At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account **50-3718** pursuant to 37 CFR 1.25.

I hereby certify that this correspondence is being deposited with the United States Postal Service as:

First Class Mall

Express Mail Post office to Addressee service under 37 CFR 1.10.

Express Mai Label No.

Date of Deposit:

In an envelope addressed to: Commissioner for Petents, P.O. Box 1450, Alexandria VA 22313-1450.

OR

I hereby certify that this paper is being facsimile transmitted to the Patent and Trademark Office on the date shown below.

Date of Facsimile: 11/7/06

Typed Name: Joy Reinhart

Respectfully submitted,

Lee et al. By

ay K. Malkin Atterney/Agent for Applicant(s)

Reg. No. 31,393

11/7/06 Date:

Telephone No. (303) 298-9888

PAGE 6/8* RCVD AT 11/7/2006 5:44:27 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/1 * DNIS:2738300 * CSID:303 297 2266 * DURATION (mm-ss):02-30

BEST AVAILABLE COPY

Nichia I	Exhibit	1002
	Page	e 209

PAGE 7/8 * RCVD AT 11/7/2006 5:44:27 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/1 * DNIS:2738300 * CSID:303 297 2266 * DURATION (mm-ss):02-30

BEST AVAILABLE COPY

opies of these references are not enclos	ed Pursuant to 37 CFR 1.98(d). (See accompanying IDS) Page 1 of 2
EXAMINER	DATE CONSIDERED	
		· · · · · · · · · · · · · · · · · · ·
	· · · · · · · · · · · · · · · · · · ·	

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

FOREIGN PATENT DOCUMENT				
 DOCUMENT NUMBER	DATE	NAME	TRANSLATION YES NO	
 			<u>_</u>	
 		······		

EXAMINER DOCUMENT DATE NAME INITIAL NUMBER 5,006,673 April 9, 1991 Freyman et al. 5,298,687 March 29, 1994 Rapoport et al. 5,670,797 September 23, 1997 Okazaki 6,362,525 March 26, 2002 Rahim May 7, 2002 Hata et al. 6,383,835 March 16, 2004 6,707,247 Murano 6.828.510 December 7, 2004 Asai et al.

LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT

303 297 2266

(Use several sheets if necessary)

REFERENCE DESIGNATION

. .

NOV-07-2006 16:03

Form PTO-1449

U.S. PATENT DOCUMENTS

P.07 303 297 2266 ATTORNEY DOCKET NO. SERIAL NO. 70030259-1 11/608,605 APPLICANT Lee et al. FILING DATE GROUP June 27, 2003 2253

-07-2006		297 2266		ORNEY DOCKET NO.	303 297 22		P.0
orm PTO-14	49			030259-1	10/608,60	5	
	PATENTS AND PUBLICA		APPLICANT				
APPLIC	ANT'S INFORMATION DI STATEMENT	SCLOSURE	Le	e et al.			
				NG DATE	GROUP		
(L	ise several sheets if nece	ssary)	Ju	ne 27, 2003	2253		
REFEREN	CE DESIGNATION	υ.	S. PATE	ENT DOCUMENTS			
XAMINER INITIAL	DOCUMENT NUMBER	DATE	-		NAME		
	2003/0017645 A1	January 23, 2	2003	Kabayashi et al.			
	2003/0020126 A1	January 30, 2	2003	Sakamoto et al.		~	
	2003/0040138 A1	Feburary 27,	2003	Kobayashi et al.	and the second		
		· .					
		FOREIGN PATE	ENT DO	CUMENT			
	DOCUMENT NUMBER	DATE		NAME		TRANS YES	LATION NO
					Ī		
						·	+
<u></u>							
							+

CAMINER	DATE CONSIDERED	
· · · · · · · · · · · · · · · · · · ·		

PAGE 8/8 * RCVD AT 11/7/2006 5:44:27 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/1 * DNIS:2738300 * CSID:303 297 2266 * DURATION (mm-ss):02-30 Tel P. 08


BEST AVAILABLE COPY

11

Document code: WFEE

United States Patent and Trademark Office Sales Receipt for Accounting Date: 11/15/2006

CMOLLISH SALE #00000001 Mailroom Dt: 11/07/2006 503718 10608605 01 FC : 1801 790.00 DA



Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	20	("20030017645" "20030020126" "20 030040138" "5006673" "5298687" " 5670797" "6362525" "6383835" "67 07247" "6828510").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/11/24 14:54
L2	336	257/690,784,700,689,774,783,707, 718,719,706,717.ccls. and @pd>"20060821"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/11/24 15:05
L3	0	((die chip) same (mounting adj pad) and LED).clm. and @pd>"20060821"	US-PGPUB	OR	ON .	2006/11/24 15:11
L4	67	257/706,717,720.ccls. and @pd>"20060821"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/11/24 15:11
L5	2	(die chip) same (mounting adj pad) and LED and @pd>"20060821"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/24 15:14
L6	• 0	H01l adj 31/0224	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/24 15:15
S1	2	("5986885").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/11/24 14:54
S2	2	("6084295").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/08/08 10:25
S3	312	die same (mounting adj pad)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/08 10:26
S4	985	(die chip) same (mounting adj pad)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/31 12:59

11/24/06 3:15:46 PM C:\Documents and Settings\DOwens\My Documents\EAST\Workspaces\10608605.wsp

Page 1

S5	372	(die chip) same (mounting adj pad) same substrate	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/08 10:27
S6		(("5986885") or ("6084295") or ("6620720")).PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/09/22 12:01
S7	2226	(die chip IC) same (mount\$3 with pad) same interconnect\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:02
. 58	7479	(die chip IC) same (bond\$3 with pad) same interconnect\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:02
59	2123	(die chip IC) same (bond\$3 with pad) same interconnect\$3 same (hole via)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:38
S10	2	("6191477").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/09/22 14:38
S11	7	("5506755" "5640048" "5646826" "5721454" "5808873" "5923084" "6097089").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/09/22 14:57
S12	13	("3568000" "3582865" "3739469" "4535385" "4739448" "4866841" "5010641" "5102829" "5264729" "5291062" "5355283" "5397917" "5468999").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/09/22 15:00
S13	2	("4739448" "4855537").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/09/22 15:02
S14	3226	(die chip) near3 pad near3 (metal copper cu)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/30 16:38

S15	1720	(die chip) near2 pad near2 (metal copper cu)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/30 16:39
S16	2	("5640048").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/03/31 12:55
S17	85	(die chip) same (mounting adj pad) and LED	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/24 15:12
S18	3146	257/690,784,700,689,774,783,707, 718,719,706,717,720.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 12:41
S19	3087	257/690,784,700,689,774,783,707, 718,719,706,717.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/11/24 15:05
S20	3031	257/690,784,700,689,774,783,707, 718,719,706.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 12:42
S21	2730	257/690,784,700,689,774,783,707, 718,719.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 13:12
S22	651	257/706,717,720.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	. OFF	2006/11/24 15:11
S23	6	((die chip) same (mounting adj pad) and LED).clm.	US-PGPUB	OR	ON	2006/11/24 15:11

QVO

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

57299 7590 12/04/2006 AVAGO TECHNOLOGIES, LTD. P.O. BOX 1920 DENVER, CO 80201-1920

EXAMINER		
OWENS, DOUGLAS W-		
ART UNIT	PAPER NUMBER	
2811		

DATE MAILED: 12/04/2006

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253

TITLE OF INVENTION: PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	\$0	\$1700	03/05/2007

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED</u>. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:	If the SMALL ENTITY is shown as NO:
A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.	A. Pay TOTAL FEE(S) DUE shown above, or
B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or	B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PTOL-85 (Rev. 07/06) Approved for use through 04/30/2007.

Page 1 of 3

			PART E	B - FEE(S) TRA	NSN	AITTAL			
Complete and send this form, together with applicable fee(s),					Co P.C Ale	il Stop ISSUE mmissioner for). Box 1450 exandria, Virgi 1)-273-2885	· Pate		
INSTRUCTIONS: This appropriate. All further indicated unless correct maintenance fee notifica	form should be used correspondence includi ed below or directed ot tions.	for tran ng the l herwise	smitting the ISSU Patent, advance of in Block 1, by (a	JE FEE and PUBLI rders and notification a) specifying a new o	CATI of r corres	ON FEE (if requination of the second	red). E fill be a and/or	Blocks I through 5 slocks I through 5 slocks to the current (b) indicating a sepa	hould be completed where correspondence address as trate "FEE ADDRESS" for
CURRENT CORRESPOND	ENCE ADDRESS (Note: Use B	lock 1 for	any change of address)		Fee(s) Transmittal. This	s certif	icate cannot be used f	r domestic mailings of the or any other accompanying nt or formal drawing, must
57299	7590 12/04	\$/2006			nave				
AVAGO TECHNOLOGIES, LTD. P.O. BOX 1920 DENVER, CO 80201-1920					I he State addr trans	Cert reby certify that thi es Postal Service w essed to the Mail smitted to the USPT	s Fee(s ith suff Stop O (57	of Mailing or Trans s) Transmittal is being ficient postage for firs ISSUE FEE address 1) 273-2885, on the d	mission g deposited with the United st class mail in an envelope above, or being facsimile ate indicated below.
					Γ				(Depositor's name)
									(Signature)
								······································	(Date)
APPLICATION NO.	FILING DATE			FIRST NAMED INVER	TOR		ATTO	RNEY DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003		· · · · · · · · · · · · · · · · · · ·	Kong Weng Lee	e			70030259-1	2253
TITLE OF INVENTIO METHOD OF MAKING		VICE F	OR SEMICOND	UCTOR DIE, SEMI	ICON	DUCTOR DEVIC	E INC	CORPORATING SAM	ME AND
APPLN. TYPE	SMALL ENTITY	IS	SUE FEE DUE	PUBLICATION FEE DUE PREV. PAID ISS		PREV. PAID ISSUE	E FEE	TOTAL FEE(S) DUE	DATE DUE .
nonprovisional	NO	L	\$1400	\$300		\$0		\$1700 ⁻	03/05/2007
EXAM	INER		ART UNIT	CLASS-SUBCLAS	S				
OWENS, DOUGLAS W 2811			2811	257-690000					
1. Change of corresponde	ence address or indicatio	n of "Fe	ee Address" (37	2. For printing on	the p	atent front page, list	t		
CFR 1.363).	andanaa addraac (ar Cha		Comonandanco	(1) the names of or agents OR, alte	up to	3 registered patent	tattorn	eys I	
Address form PTO/SE	ondence address (or Cha 3/122) attached.	inge of v	correspondence	(2) the name of a	single	e firm (having as a	membe	era 2	
□ "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Customer Number is required.			tion form of a Customer	(2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed.					
3. ASSIGNEE NAME A	ND RESIDENCE DAT	A TO B	E PRINTED ON T	THE PATENT (print	or typ	ie)		****	
PLEASE NOTE: Uni	ess an assignee is ident	ified be	low no assignee	data will annear on t	the no	tent If an assigne	e is id	lentified below the de	ocument has been filed for

PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. If an assignee is identified below, the document has been filed for recordation as set forth in 37 CFR 3.11. Completion of this form is NOT a substitute for filing an assignment. (A) NAME OF ASSIGNEE (B) RESIDENCE: (CITY and STATE OR COUNTRY)

4a. The following fee(s) are submitted:	4b. Payment of Fee(s): (Please first reapply any previously paid issue fee shown above)				
Issue Fee	A check is enclosed.				
Publication Fee (No small entity discount permitted)	Payment by credit card. Form PTO-2038 is attached.				
Advance Order - # of Copies	The Director is hereby authorized to charge the required fee(s), any deficiency, or credit any overpayment, to Deposit Account Number (enclose an extra copy of this form				
5. Change in Entity Status (from status indicated above)					
a. Applicant claims SMALL ENTITY status. See 37 CFR 1.27.	b. Applicant is no longer claiming SMALL ENTITY status. See 37 CFR 1.27(g)(2).				
NOTE: The Issue Fee and Publication Fee (if required) will not be accounterest as shown by the records of the United States Patent and Traden	pied from anyone other than the applicant; a registered attorney or agent; or the assignee or other party i nark Office.				
Authorized Signature	Date				
· · · · · · · · · · · · · · · · · · ·					

an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PTOL-85 (Rev. 07/06) Approved for use through 04/30/2007.

OMB 0651-0033 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

	ted States Patent a	ND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P. O. Box 1430 Alexandria, Virginia 223 www.usplo.gov	Frademark Office OR PATENTS
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253
57299 759	90 12/04/2006		EXAM	INER
AVAGO TECHN	OLOGIES. LTD.		OWENS, DO	UGLAS W
P.O. BOX 1920	. /		ART UNIT	PAPER NUMBER
DENVER, CO 8020	01-1920		2811 DATE MAILED: 12/04/200	6

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b) (application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 0 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 0 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

PTOL-85 (Rev. 07/06) Approved for use through 04/30/2007.

Page 3 of 3

			51
Appli	ication No.	Applicant(s)	
10/60	08,605	LEE ET AL.	
Notice of Allowability Exam	niner	Art Unit	
Doug	las W. Owens	2811	
The MAILING DATE of this communication appears on All claims being allowable, PROSECUTION ON THE MERITS IS (OR RI herewith (or previously mailed), a Notice of Allowance (PTOL-85) or othe NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. of the Office or upon petition by the applicant. See 37 CFR 1.313 and M 1. Image: This communication is responsive to <u>the amendment filed on Aug</u>	EMAINS) CLOSED in er appropriate commu . This application is so IPEP 1308.	this application. If not included nication will be mailed in due co	urse. THIS
	<u>lusi 6, 2000</u> .		
2. \square The allowed claim(s) is/are <u>22-27</u> .			
3. 🗌 Acknowledgment is made of a claim for foreign priority under 35	i U.S.C. § 119(a)-(d) o	r (f).	
a) 🗋 All b) 🗋 Some* c) 🗌 None of the:			
1. Certified copies of the priority documents have been			
2. Certified copies of the priority documents have been			
3. Copies of the certified copies of the priority document	ts have been received	in this national stage application	on from the
International Bureau (PCT Rule 17.2(a)).			
* Certified copies not received:			
Applicant has THREE MONTHS FROM THE "MAILING DATE" of this on noted below. Failure to timely comply will result in ABANDONMENT of THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		a reply complying with the requ	irements
I. A SUBSTITUTE OATH OR DECLARATION must be submitted. N INFORMAL PATENT APPLICATION (PTO-152) which gives reas			TICE OF
5. 🔲 CORRECTED DRAWINGS (as "replacement sheets") must be su	ubmitted.		
(a) 🔲 including changes required by the Notice of Draftsperson's Pa	atent Drawing Review	(PTO-948) attached	
1) 🗋 hereto or 2) 🛄 to Paper No /Mail Date			
(b) including changes required by the attached Examiner's Amen Paper No./Mail Date			
Identifying indicia such as the application number (see 37 CFR 1.84(c)) s each sheet. Replacement sheet(s) should be labeled as such in the heac			ack) of
5. DEPOSIT OF and/or INFORMATION about the deposit of E attached Examiner's comment regarding REQUIREMENT FOR TI			ote the
Attachment(s)			
. Notice of References Cited (PTO-892)	5. 🗌 Notice of Infe	ormal Patent Application (PTO-	152)
. 🔲 Notice of Draftperson's Patent Drawing Review (PTO-948)		mmary (PTO-413),	
. 🛛 Information Disclosure Statements (PTO-1449 or PTO/SB/08),		Aail Date Amendment/Comment	
Paper No./Mail Date 11/07/06			2222
 Examiner's Comment Regarding Requirement for Deposit of Biological Material 	o. 🛄 Examiners (Statement of Reasons for Allow	anus
	9. 🗌 Other	gla k. Owen	
	· · · · ·	DOUGLAS W. OWENS PRIMARY EXAMINER	
U.S. Patent and Trademark Office		······································	

Nichia Exhibit 1002 Page 219

Page 1 of 2

BEST AVAILABLE COPY

BEST AVAILABLE COPY

PAGE 7/8 * RCVD AT 11/7/2006 5:44:27 PM [Eastern Standard Time] * SVR: USPTO-EFXRF-1/1 * DNIS: 2738300 * CSID: 303 297 2266 * DURATION (mm·ss): 02-30

	DOCUMENT NUMBER	DATE	NAME	TRANSL YES	NO
(
			· ·		
· · ·		S (including Author Tit	e, Date, Pertinent Pages, etc.)		
		- • •			
			CONSIDERED 11/24/2006		

(Use several sheets if nocessary)			Jur	e 27, 2003	2253			
REFERENCE DESIGNATION U.S.			U.S. P	S. PATENT DOCUMENTS				
EXAMINER INITIAL	•	DOCUMENT NUMBER	DATE		NA	ME		
DWO		5,006,673	April 9, 1991		Freyman et al.			
DWO		5,298,687	March 29, 1994		Rapoport et al.			
DWO		5.670,797	September 23, 1	997	Okazaki			
DWO		6.362,525	March 26, 2002		Rahim			
DWO		6,383,835	May 7, 2002		Hata et al.			
DWO		6,707,247	March 16, 2004		Murano			
DWO		6,828,510	December 7, 200	14	Asai et el.			

FOREIGN PATENT DOCUMENT

ATTORNEY DOCKET NO.

303 297 2266

••

NOV-07-2006 16:03

Form PTO-1449

SERIAL NO.

GROUP

11/608,605

л 1

11

BEST AVAILABLE COPY BEST AVAILABLE COPY

. . .

. .

LIST OF PATENTS AND PUBLICATIONS FOR

APPLICANT'S INFORMATION DISCLOSURE

STATEMENT

(Use several sheets if necossary)

303 297 2266

NOV-07-2006 16:04

Form PTO-1449

PAGE 8/8 * RCVD AT 11///2005 5:44:27 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/1 * DNIS:2738300 * CSID:303 297 2266 * DURATION (mm-ss):02:30

XAMINER *	DOCUMENT	DATE	NAME	,
WO	NUMBER 2003/0017645 A1	January 23, 2003	Kabayashi et al.	
OWO	2003/0020126 A1	January 30, 2003	Sakamoto et al.	
OWO	2003/0040138 A1	Feburary 27, 2003	Kobayashi et al.	
			· · · · · · · · · · · · · · · · · · ·	-
			<u> </u>	
		FOREIGN PATENT DO		
	DOCUMENT NUMBER	DATE	NAME	TRANSLATION YES NO
T	OTHER REFERENCI	ES (Including Author, Tit	le, Date, Pertinent Pages, atc.)	
		· · · · · · · · · · · · · · · · · · ·		
	/Douglas W Owens		CONSIDERED 11/24/2006	······································
AMINER	, = • = g = = = = = = = = = = = =		11/24/2000	

ATTORNEY DOCKET NO.

70030259-1

APPLICANT

Lee et al.

FILING DATE

June 27, 2003

303 297 2266

10/608,605

SERIAL NO.


GROUP

2253

P.08

	Application/Control No. Applicant(s)/Patent und 10608605 LEE ET AL.			under Reexamination										
		Examiner Art Unit Owens, Douglas W 2811												
F	Rejected			Cancelled			N	N	on-Electe	ed		Α	Арр	eal
=	Allowed	÷	F	Restricted			I	In	terferen	ce		0	Obje	cted
Claims	s renumbered	in the sam	e order as	presented by	applica	nt			СРА			T.D.		R.1.47
CI	LAIM						DAT	E				200		
Final	Original	8/21/06	11/24/06	6 I.		Γ		<u></u>	T	l		T		
	1	-	-									1		
	2		-									+		
	3	-	-											
	4	-	-											
	5	-	-					_						
	6	-	-											
	7	-	-											
	8	-	-									ļ		
	9	· -	-									ļ		
	10	-	-									ļ		
	11											ļ		
	12	-												
	13	-	-											
	14	-	-											
	15	-	-											•
	16 17	-	-											
	18 19	-	-			\rightarrow								
	20	-	-											
	20	-	-			\neg								
	21	=	=	· ·										·
	22	=	=									<u> </u>		
	23	=	=					_ <u>.</u>				\mathbf{t}		
	25	=	=									1		
	26	=										1		·····
	27		=									1		
	<u> </u>					i.			•				, t .	

20061124



Search Notes	Application/Control No.	Applicant(s)/Patent Under Reexamination		
	10608605	LEE ET AL.		
	Examiner Owens, Douglas W	Art Unit 2811		

Notes	Date	E	xaminer
Update Search	08/21/2006	DWO	
Update Search	11/24/2006	DWO	
U.S. Patent and Trademark Office		Part of Paper No.:	20061124

Interference Searched	Application/Control No.	Applicant(s)/Patent Under Reexamination	
	10608605	LEE ET AL.	
T U TATU U TATU TATU TATU TATU TATU TAT	Examiner Owens, Douglas W	Art Unit 2811	

				Examiner
257	690,784,689	08/21/2006	DWO	***************************************
Interference text search	Pg-Pub	08/21/2006	DWO	······································
Update Interferecne Search		11/24/2006	DWO	

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Lee et al.

Serial No.: 10/608,605

Examiner: Owens, Douglas W.

Filing Date: June 27, 2003

Group Art Unit: 2811

Title: PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME

COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria VA 22313-1450

REQUEST FOR CONTINUED EXAMINATION (RCE) 37 CFR 1.114 Subsection (b) of 35 U.S.C. 132, effective on May 29, 2000, provides for continued examination of an utility or plant application filed on or after June 8, 1995.

See The American Inventors Protection Act of 1999 (AIPA).

Sir:

×

This is a Request for Continued Examination (RCE) under CFR 1.114 of the above-identified application.

37 CFR 1.114 is effective on May 20, 2000. If the above application was filed prior to May 29, 2000, applicant may wish to consider filing a continued prosecution application (CPA) under CFR 1.53(d) (PTO/SB/29) instead of a RCE to be eligible for the patent term adjustment provisions of the AIPA. See Changes to Application Examination and Provisional Application Practice, Interim Rule, 65 Fed. Reg. 14865 (Mar. 20, 2000), 1233 off. Gaz. Pat. NOTE: Office 47 (Apr.11, 2000), which Established RCE practice.

Submission under 37 CFR 1.114

Previously submitted: Consider the amendment(s)/reply under 37 CFR 1.116 previously filed on (Any unentered amendment(s) referred to above will be entered). Consider the arguments in the Appeal Brief or Reply Brief previously filed on Other: Information Disclosure Statement	
Enclosed: Amendment/Reply Affidavit(s)/Declarations(s) Information Disclosure Statement (IDS) Other:	
Miscellaneous	
 Suspension of action is requested under 37 CFR 1.103(c) for a period of The fee for this Suspension is (37 CFR 1.17(i)) \$130.00. Other: 	months.

Rev 10/04 (RCE)

Page 1 of 2

A Petition for Extension of Time

One month	\$120.00
Two months	\$450.00
Three months	\$1020.00
Four months	\$1590.00

The RCE fee under 37 CFR 1.17(e) is required by 37 CFR 1.114 when the RCE is filed.

The Director is hereby autorized to charge any underpayment of fees, or credit any overpayments, to Deposit Account No. 50-3718.

Respectfully submitted, Lee et al.

By /Jay K. Malkin/

Attorney/Agent for Applicant(s)

Reg. No. 31,393

Date: January 29, 2007

Telephone No. (303) 298-9888

I hereby certify that this paper is being electronically transmitted to the Commissioner for Patents on the date shown below.

Date of Transmission: January 29, 2007

Typed Name: Joy Reinhart

Signature: /Joy Reinhart/

Rev 10/04 (RCE)

Page 2 of 2

Form PTO-1449	ATTORNEY DOCKET NO.	SERIAL NO.
	70030259-1	11/608,605
LIST OF PATENTS AND PUBLICATIONS FOR	APPLICANT	
APPLICANT'S INFORMATION DISCLOSURE STATEMENT	Lee et al.	
	FILING DATE	GROUP
(Use several sheets if necessary)	June 27, 2003	2811

REFERENCE DESIGNATION

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	*	DOCUMENT NUMBER	DATE	NAME
		2,907,925	October 6, 1959	Parsons
		5,440,075	August 8, 1995	Kawakita et al.
		2002/0179335	December 5, 2002	Curcio et al.
		2003/0168256	September 11, 2003	Chien

FOREIGN PATENT DOCUMENT

	DOCUMENT NUMBER	DATE	NAME	TRANSLATIO YES NO

	OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)
EXAMINER	DATE CONSIDERED

* Copies of these references are not enclosed Pursuant to 37 CFR 1.98(d). (See accompanying IDS)

Page 1 of 1

Electronic Patent Application Fee Transmittal					
Application Number:	10	608605			
Filing Date:	27	-Jun-2003			
Title of Invention:	PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHO OF MAKING SAME				E, ME AND METHOD
First Named Inventor/Applicant Name:	Ko	ong Weng Lee			
Filer:	Ja	y Kevin Malkin/Joy	/ Reinhart		
Attorney Docket Number:	70	030259-1			
Filed as Large Entity					
Utility Filing Fees					
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Basic Filing:					
Pages:					
Claims:					
Miscellaneous-Filing:					
Petition:					
Patent-Appeals-and-Interference:					
Post-Allowance-and-Post-Issuance:	_				
Extension-of-Time:	Extension-of-Time:				

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Miscellaneous:				
Request for continued examination	1801	1	790	790
	Total in USD (\$)			790


Electronic Acknowledgement Receipt				
EFS ID:	1473907			
Application Number:	10608605			
International Application Number:				
Confirmation Number:	2253			
Title of Invention:	PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME			
First Named Inventor/Applicant Name:	Kong Weng Lee			
Customer Number:	57299			
Filer:	Jay Kevin Malkin/Joy Reinhart			
Filer Authorized By:	Jay Kevin Malkin			
Attorney Docket Number:	70030259-1			
Receipt Date:	29-JAN-2007			
Filing Date:	27-JUN-2003			
Time Stamp:	17:41:55			
Application Type:	Utility			

Payment information:

Submitted with Payment	yes			
Payment was successfully received in RAM	\$790			
RAM confirmation Number	830			
Deposit Account	503718			
The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:				
Charge any Additional Fees required under 37	C.F.R. Section 1.16 and 1.17			

File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part /.zip	Pages (if appl.)	
1	Request for Continued Examination (RCE)	RCEelectronicfiling.pdf	433589	no	2	
Warnings:						
This is not a U	JSPTO supplied RCE SB30 form.					
Information						
2	Information Disclosure Statement (IDS) Filed	PTO1449.pdf	4676414	no	1	
Warnings:						
Information	:					
This is not an	USPTO supplied IDS fillable form					
3	Fee Worksheet (PTO-06)	fee-info.pdf	8229	no	2	
Warnings:			I			
Information	:					
		Total Files Size (in bytes)	5-	118232		
Total Files Size (in bytes): 5118232 This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503. New Applications Under 35 U.S.C. 111 If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application. National Stage of an International Application under 35 U.S.C. 371 If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course. New International Application Filed with the USPTO as a Receiving Office If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.						



If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3".

The "Highest Humber Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column t

This collection of information is required by 37 CFR 1.16. The information is required to obtain or relain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this birden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Chief and the Variantia, VA 22313-1450. DO INOT SETIO FEES OR COMPLETED FORMS TO THIS ADDRESS SETID TO: Commitsioner for Patents, P.O. Box, 1450, Alexandria, VA 22313-1450.

Report need assistance in completing the form, care 1-600-PTO-9188 and select option 2

	Туре	L #	Hits	Search Text	DBs
1	BRS	L1	116321	light adj emitting	USPAT
2	BRS	L2	180	1 and (mounting adj pad)	USPAT
3	BRS	L3	0	1 and (mounting adj pad)	US-PGPUB; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
4	BRS	L4	264237		US-PGPUB; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
5	BRS	L5	120	4 and (mounting adj pad)	US-PGPUB; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
6	BRS	L6	0	("2004/0262738").URPN.	USPAT
7	BRS	Ľ7	5/1	1 and (metalized near3 surface)	USPAT
8	BRS	L8	1360	4 and (metalized near3 surface)	US-PGPUB; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB

.

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCI United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

57299 7590 04/04/2007 AVAGO TECHNOLOGIES, LTD. P.O. BOX 1920 DENVER, CO 80201-1920

EXAMINER					
CRANE, SARA W					
ART UNIT	PAPER NUMBER				
2811					

DATE MAILED: 04/04/2007

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253	

TITLE OF INVENTION: PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	\$0	\$1700	07/05/2007

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED</u>. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:	If the SMALL ENTITY is shown as NO:
A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.	A. Pay TOTAL FEE(S) DUE shown above, or
B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or	B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PTOL-85 (Rev. 07/06) Approved for use through 04/30/2007.

Page 1 of 3

PART B - FEE(S) TRANSMITTAL

Complete and send thi	form, together with	applicable fee(s), t
-----------------------	---------------------	----------------------

•

able fee(s), to: <u>Mail</u>	Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450
or <u>Fax</u>	(571)-273-2885

INSTRUCTIONS: This appropriate. All further indicated unless correcte maintenance fee notifical	ed below or directed off	for trans ng the P herwise	mitting the ISSI atent, advance o in Block 1, by (UE FEE and PUBLIC orders and notification a) specifying a new c	CATI of m	ON FEE (if requi naintenance fees w pondence address;	red). I vill be and/or	Blocks 1 through 5 s mailed to the current r (b) indicating a sepa	hould be correspo arate "FE	e completed where ondence address as EE ADDRESS" for
CURRENT CORRESPOND	ENCE ADDRESS (Note: Use BI	lock I for a	ny change of address)	. <u> </u>	Note Fee(pape have	 A certificate of s Transmittal. This Tach additional its own certificate 	mailing s certif l paper of mai	g can only be used for incate cannot be used for such as an assignme iling or transmission.	or domes or any o nt or for	tic mailings of the ther accompanying mal drawing, must
57299	7590 04/04	/2007						e of Mailing or Trans		
AVAGO TECI	INOLOGIES, LT	D.			l her	eby certify that thi	is Feel	s) Transmittal is being	a denosit	ed with the United
P.O. BOX 1920					State	s Postal Service we essed to the Mail	rith suf Ston	ficient postage for fir ISSUE FEE address 1) 273-2885, on the d	st class n	nail in an envelope
DENVER, CO 8	0201-1920				trans	mitted to the USPT	rő (57	1) 273-2885, on the d	ate indic	ated below.
										(Depositor's name)
					-					(Signature)
										(Date)
APPLICATION NO.	FILING DATE			FIRST NAMED INVEN	TOR		ΑΤΤΟ	RNEY DOCKET NO.	CONF	IRMATION NO.
10/608,605	06/27/2003			Kong Weng Lee	•			70030259-1		2253
TITLE OF INVENTION METHOD OF MAKING	SAME								ME ANI	
APPLN. TYPE	SMALL ENTITY	ISS	UE FEE DUE	PUBLICATION FEE	DUE	PREV. PAID ISSUE	E FEE	TOTAL FEE(S) DUE		DATE DUE
nonprovisional	NO		\$1400	\$300		\$0		\$1700		07/05/2007
EXAM	INER	A	ART UNIT	CLASS-SUBCLASS	S					
CRANE, S	SARA W		2811	257-690000						
Address form PTO/SE	ondence address (or Cha 8/122) attached.	nge of C	Correspondence	(2) the name of a	up to rnativ single	3 registered patent ely, firm (having as a	t attorn memb	er a 2		
"Fee Address" indi PTO/SB/47; Rev 03-0 Number is required.	cation (or "Fee Address' 2 or more recent) attach	" Indicat ed. Use	ion form of a Customer	registered attorney of agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed.						
3. ASSIGNEE NAME A	ND RESIDENCE DATA	A TO BE	PRINTED ON	THE PATENT (print o	or typ	e)				
PLEASE NOTE: Uni	ess an assignee is identi h in 37 CFR 3.11. Comp	ified bel	ow, no assignee	data will appear on t	he pa	tent. If an assigne	e is id	lentified below, the d	ocument	has been filed for
(A) NAME OF ASSIC	•	Action 0		(B) RESIDENCE: (C	-	-	OUNT	RY)		
Please check the appropri	ate assignee category or	categori	es (will not be pr	rinted on the patent) :		Individual 🛛 Co	rporati	on or other private gro	oup entity	Government
4a. The following fee(s) a	are submitted:		41	b. Payment of Fee(s): (A check is enclosed	•	se first reapply an	y prev	iously paid issue fee	shown a	bove)
	o small entity discount p	ermitted	n	Payment by credi		L Form PTO-2038	is atta	ched		
Advance Order - #	of Copies			The Director is he	ereby	authorized to charg	ge the r	required fee(s), any de (enclose a	ficiency, n extra c	or credit any opy of this form).
5. Change in Entity Stat	tus (from status indicated s SMALL ENTITY statu			b . Applicant is no	o long	er claiming SMAL	L ENI	FITY status. See 37 Cl	FR 1.27(g)(2).
NOTE: The Issue Fee and interest as shown by the r	Publication Fee (if requ	uired) wi	ill not be accepte	d from anyone other the office.	han th	e applicant; a regis	stered a	attorney or agent; or th	e assign	ee or other party in
Authorized Signature						Date				
Typed or printed name	è					Registration N	0.			
This collection of informa an application. Confident submitting the completed this form and/or suggesti Box 1450, Alexandria, V Alexandria, Virginia 223 Under the Paperwork Rec	13-1450.									

PTOL-85 (Rev. 07/06) Approved for use through 04/30/2007.

OMB 0651-0033 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

	ITED STATES PATEN	nt and Trademark Office	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F O. Box 1450 Alexandria, Virginia 22; www.uspio.gov	OR PATENTS
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO,	CONFIRMATION NO.
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253
57299 75	90 04/04/2007		EXAN	IINER
AVAGO TECHN	OLOGIES, LTD.		CRANE,	SARA W
P.O. BOX 1920	·	<u>.</u>	ART UNIT	PAPER NUMBER
DENVER, CO 802	01-1920		2811 DATE MAILED: 04/04/200	7

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b) (application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 0 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 0 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

	Application No.	Applicant(s)
	10/600 005	
Notice of Allowability	10/608,605 Examiner	Art Unit
-		
	Sara W. Crane	2811
The MAILING DATE of this communication app All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85 NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT F of the Office or upon petition by the applicant. See 37 CFR 1.31	S (OR REMAINS) CLOSED in t i) or other appropriate commur RIGHTS. This application is su	this application. If not included nication will be mailed in due course. THIS
1. X This communication is responsive to papers of 29 Januar	y 2007 (RCE filing).	
2. X The allowed claim(s) is/are <u>22-27</u> .		
3. Acknowledgment is made of a claim for foreign priority u a) All b) Some* c) None of the:		r (f).
1. Certified copies of the priority documents hav		
2. Certified copies of the priority documents hav	••	
3. Copies of the certified copies of the priority do	ocuments have been received	in this national stage application from the
International Bureau (PCT Rule 17.2(a)).		
* Certified copies not received:		
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDON THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		a reply complying with the requirements
4. A SUBSTITUTE OATH OR DECLARATION must be subr INFORMAL PATENT APPLICATION (PTO-152) which give		
5. CORRECTED DRAWINGS (as "replacement sheets") mu	ist be submitted.	
(a) 🔲 including changes required by the Notice of Draftsper	rson's Patent Drawing Review	(PTO-948) attached
1) 🗌 hereto or 2) 🔲 to Paper No./Mail Date	-	
(b) including changes required by the attached Examiner Paper No./Mail Date	's Amendment / Comment or i	n the Office action of
Identifying indicia such as the application number (see 37 CFR each sheet. Replacement sheet(s) should be labeled as such in	1.84(c)) should be written on the the header according to 37 CFR	e drawings in the front (not the back) of t 1.121(d).
6. DEPOSIT OF and/or INFORMATION about the deperation attached Examiner's comment regarding REQUIREMENT	osit of BIOLOGICAL MATE	RIAL must be submitted. Note the LOGICAL MATERIAL.
Attachment(s)	-	
1. Notice of References Cited (PTO-892)		ormal Patent Application
2. Notice of Draftperson's Patent Drawing Review (PTO-948)		mmary (PTO-413), Aail Date
 Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date <u>29 January 2007</u> 		Amendment/Comment
4. Examiner's Comment Regarding Requirement for Deposit of Biological Material	8. 🗌 Examiner's S	Statement of Reasons for Allowance
 ✓ ✓ 	9. 🔲 Other	
U.S. Patent and Trademark Office		
PTOL-37 (Rev. 08-06)	lotice of Allowability	Part of Paper No./Mail Date 20070329

Application/Control Number: 10/608,605 Art Unit: 2811

8

REASONS FOR ALLOWANCE

The following is an examiner's statement of reasons for allowance:

The device structure as set forth in the claims is not taught or suggested in the prior art, including more specifically the light emitting diode having metallized bottom surface, mounted on a mounting pad, and having the relationship to the interconnecting element and conductive connecting pad as set forth in claim 1.

The references cited on form PTO 892 are similar in some ways to references already of record, showing LEDs having interconnecting elements extending through the underlying substrate to contact back surface electrodes.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to S. Crane, whose telephone number is (571) 272-1652.

The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). s ser

Application/Control Number: 10/608,605 Art Unit: 2811 Page 3

ava W Crame A

Sara W. Crane Primary Examiner Art Unit 2811

Form PTO-1449	ATTORNEY DOCKET NO. 70030259-1	SERIAL NO. 11/608,605		
LIST OF PATENTS AND PUBLICATIONS FOR	APPLICANT			
APPLICANT'S INFORMATION DISCLOSURE STATEMENT	Lee et al.			
	FILING DATE	GROUP		
(Use several sheets if necessary)	June 27, 2003	2811		

REFERENCE DESIGNATION

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	*	DOCUMENT NUMBER	DATE	. NAME
/SC/		2,907,925	October 6, 1959	Parsons
/SC/		5,440,075	August 8, 1995	Kawakita et al.
/SC/		2002/0179335	December 5, 2002	Curcio et al.
/SC/		2003/0168256	September 11, 2003	Chien

FOREIGN PATENT DOCUMENT

	DATE	NAME	TRANSLATION YES NO
 , <u>, , , , , , , , , , , , , , , , , , </u>			

	отн	ER REFERENCES (in	cluding Au	thor, Title, Date, Pertine	ent Pages, etc.)	
		н. С				
						•
			•			
				·····		
EXAMINER		/Sara Crane/		DATE CONSIDERED	03/29/2007	

* Copies of these references are not enclosed Pursuant to 37 CFR 1.98(d). (See accompanying IDS)

٠.

Page 1 of 1

Notice of References Cited	Application/Control No. 10/608,605	Applicant(s)/Patent Under Reexamination LEE ET AL.					
Notice of Neterences Offed	Examiner	Art Unit					
	Sara W. Crane	2811	Page 1 of 1				
U.S. PATENT DOCUMENTS							

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	А	US-2002/0139990	10-2002	Suehiro et al.	257/99
*	в	US-5,177,593	01-1993	Abe, Munezo	257/98
*	С	US-7,098,593	08-2006	Teng, Ming-Ching	313/581
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	н	US-			
	-	US-			
	J	US-			
	к	US-			
	L	US-			
	м	US-		· · · · · · · · · · · · · · · · · · ·	

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Ρ					
	q					
	R					
	s					
	т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)								
	U									
	v									
	w									
	×									

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.


U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Issue Classification	Application/Control No.	Applicant(s)/Patent under Reexamination		
	10/608,605	LEE ET AL.		
	Examiner	Art Unit		
	Sara W. Crane	2811		

					ļ	SSUE	CL	ASS	IFIC	ATI	ON						
			OR	IGINAL	Ī					CR	OSS F	REFEREN	CE(S)				
(CLA	ss		SUBCLASS	CLASS				SUBC	LASS (ONE S	SUBCLAS	S PER	BLOC	K)		
	25	7		99	257	69	0	784									
IN			ONA														
нΙ	0	1	L	29/22													
		<u> </u>															
-+				/													
				/		_											
				/													
				1													
														Total	Claims	Allowe	d: 6
		(As	sista	nt Examiner) (I	Date)			Sar	a Crar	5 45							
						1		Demar.						C	D.G.		O.G.
								ary Ex âmi			D = 4 = 3			Print	Claim(s)	F	rint Fig.
	(Le	gal I	nstru	iments Examiner)	(Date)	A	CA Prim		ner) M	. 3		10			1		4E,4F
						~						<u> +× </u>	.				
D	<u>] c</u>	laim	is re	numbered in th	e same ord	er as pr	esent	ed by a	pplica	nt [Υ <u>Α</u>	[[<u>, T [</u>	D.		R.1.47
7	5	Original		Final Original	57	Original		a	Original		a	Original		a	Original	,	Original
Linal Linal	Ē	Drig		Final	Final	Drig		Final	jrig	i	Final	Jrig		Final)rig	Finat	Drig
			_							-							
		-1-	_	31		61	-		91			121	-		151		181
		-	-	32		62	ŀ		92 93			122 123	-		152 153		182
		-f	-	34		64	ŀ		34			123	-		154		184
		\$	1	35		65	ŀ		95			125			155		185
		6		36	1	66			96			126			156		186
		1		37		67	Ĺ		97			127			157		187
		_	_	38		68	-		98			128			158		188
		_ <u>}</u>	4	39		69	-		99			129	-		159		189
		$\frac{10}{11}$	-	40		70	ŀ	*****	00 01			130 131			160 161		190
-		12		41		72	ŀ		02			132	-		162		192
-	+	1\$	1	43		73	ŀ		03			133			163	-	193
		1		44		74	ľ		04			134			164		194
		15		45		75			05			135			165		195
		16	_	46		76	-		06			136			166		196
		<u>-17</u> 18	-	47		77	-		07			137			167		197
		18 19	-	48		78 79	⊦		08 09	\vdash		<u>138</u> 139			168 169		198 199
		20		50		80	ŀ		10	-		140			170		200
		21		51		81	ŀ		11			141	-		171		201
	1	22		52		82	Ľ	1	12			142			172		202
	2	23		53		83	Ĺ		13			143			173		203
		24		54		84	-		14			144			174		204
	1-	25 26		55		85 86	┝		15	-		145			175		205
\vdash		20		57		80	•		16 17			146 147	⊢		176 177		206
	-+	28	+	58		88	ŀ		18			148	-		178	-	207
	-+	29		59	1	89	F		19			149			179		209
	E F	29		1 00] [1401			1101		2031

	Searc	h Notes	::::::::::::::::::::::::::::::::::::::		ication/Control No.	Appli Reex	cant(s)/Pater amination	nt under
				10/60 Exam	08,605	LEE Art U	ET AL.	
					W. Crane	2811		
		· · · · · · · · · · · · · · · · · · ·		Joara				
	SEAR	CHED			SEA (INCLUDING	ARCH NO SEARCH		0
Class	Subclass	Date	Examiner				DATE	EXMR
upday 257	le: 690	3/07	SWL		EAST see point	out	3/07	SWC
	689							
	784							
257	99	3/07	SWC					
	100							
							-	-
	I	1						
INT	ERFEREN		IED					
Class	Subclass	Date	Examiner			*******		
	bove -	PGPUI	\$5					
indu		text	4					
SLARC	h	3/27	SUC					



PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: <u>Mail</u> Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, Virgiaia 22313-1450 or <u>Fax</u> (571)-273-2885

avoregnate. Al mener cor	respondence includin below or directed oth	s the Fatent, advance or	views and politication of	maintenance fess as	ill he mailed to the surray	should be completed where t correspondence address as arate "FEL ADDRESS" for
CURRENT CORRESPONDENC	EADORESS (Since Use Bl	ick 1 for any obsage of address)	Fei Pai	e(s) Transmittal. This pers. Each additional	s certificate cannot be used.	or domestic mailings of the for any other accompanying ent or formal drawing, must
\$7299 75	90 04/64	2007			······································	
AVAGO TECHN P.O. BOX 1920 DENVER, CO 802		D.	f h Sta ada tra	ereby certify that this	ificate of Mailing or Tran s Fec(s) Transmittal is bein ith sufficient postage for fin- Stop ISSUE FEE address O (571) 273-2885, on the i	smission g deposited with the United St class mail in an envelope above, or being facsimile tate indicated below.
						(Depositor's come)
					~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	(Signatore)
			l			(Deide)
APPLICATION NO	FILING DATE		FIRST NAMED INVENTO	8	ATTORNEY DOCKET NO.	COMFIRMATION NO.
10/608,605	06/27/2003		Kong Weng Lee		70030259-1	.2253
TITLE OF INVENTION: METHOD OF MAKING S/ APPLN, TYPE						
		ISSUE PEE DUE	PUBLICATION FEE DUE			the second secon
landisivorquon	NO	\$1400	\$300	90 m	\$1700	67/05/2007
EXAMINE		ARTUNIT	CLASS-SUBCLASS			
CRANE, SA		2811	257-690000			
<ol> <li>Change of correspondence CPR 1, 363).</li> <li>Change of correspond Address form PTO/SB/1.</li> <li>"Pec Address" indicat PTO/SB/47, Rev 03-02 ( Number is required.</li> </ol>	lence address (or Chai 22) attached. ion (or "Pee Address"	nge of Correspondence	<ol> <li>For printing on the</li> <li>the names of up to or agents OR, alternation (2) the name of a sing registered attorney or 2 registered patent attributed, no name will be</li> </ol>	<ul> <li>3 registered patent lvely.</li> <li>de firm (having as a agent) and the name ordeys or agents. If n</li> </ul>	autorneys ¹ member a ² s of up to	
(A) NAME OF ASSIGN	an assignee is identi 37 CPR 3.11. Comp EE hnolOgies	fied below, no assignee letion of this form is NO ECBU /P (	data will appear on the j r a substitute for filing at (B) RESIDENCE: (CIT (Singapore) 7	patent. If an assigne tassignment. Y and STATE OR CI HE. LHH,	ountry) Sin	locument has been filed for JAPOTC sup entity 🖾 Coversinent
<ul> <li>the following facts) are</li> <li>Lisue Fee</li> <li>Publication Fee (No s</li> <li>Advance Order - # of</li> </ul>	mall entity discount p	ermitted)	A check is enclosed.	ind. Form PTO-2038	y previously paid issue fee is attached. withe required foc(s), any d SAR 77 S. (enclose i	
<ol> <li>Change in Entity Status</li> <li>a. Applicant claims St</li> </ol>			D b. Applicant is no lo	nger elsiming SMAL	I. ENTITY status. See 37 (	FR 1.27(g)(2).
NOTE: The Issue Fee and P interest as shown by the reco	ublication Fee (if requ ards of the United Stat	dred) will not be accepted as Patent and Trademark	1 from anyone other than Office	the applicant; a regis	tered attorney or agent; or i	he assignce or other party in
Authorized Signature	and the second s			Dare?	7/05/2007	
Typed or printed name	Scott Wei	txel		Registration No		
submitting the completed as	plication form to the for reducing this bur inta 22313-1450. EO 1450.	USPTO, time will vary den, should be sent to fis NOT SEND FEES OR (	depending upon the indi e Chief Information Offic COMPLETED FORMS T	widual case. Any cor zer, U.S. Patent and T TO THES ADDRESS.	nments on the amount of the reademark Office, U.S. Dep SEND TO: Commissioner	d by the USPTO to process) ng gathering, preparing, and mig you require to complete surthern of Commerce, P.O. for Patents, P.O. Box 1450, 1 number.

PTOL-85. (Rev. 07/06) Approved for use through 04/30/2007.

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE OMB 0651-0033

Electronic Patent Application Fee Transmittal										
Application Number:	10	608605								
Filing Date:	27	-Jun-2003								
Title of Invention:	PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME									
First Named Inventor/Applicant Name:	Kong Weng Lee									
Filer:	Scott Weitzel/Adrienne Barclay									
Attorney Docket Number:	70030259-1									
Filed as Large Entity										
Utility Filing Fees										
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)					
Basic Filing:										
Pages:										
Claims:										
Miscellaneous-Filing:										
Petition:										
Patent-Appeals-and-Interference:										
Post-Allowance-and-Post-Issuance:										
Utility Appl issue fee		1501	1	1400	1400					
Publ. Fee- early, voluntary, or normal		1504	1	300	300					

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)		
Extension-of-Time:						
Miscellaneous:						
	Total in USD (\$)					

Electronic Acknowledgement Receipt					
EFS ID:	1940428				
Application Number:	10608605				
International Application Number:					
Confirmation Number:	2253				
Title of Invention:	PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METH OF MAKING SAME				
First Named Inventor/Applicant Name:	Kong Weng Lee				
Customer Number:	57299				
Filer:	Scott Weitzel/Adrienne Barclay				
Filer Authorized By:	Scott Weitzel				
Attorney Docket Number:	70030259-1				
Receipt Date:	05-JUL-2007				
Filing Date:	27-JUN-2003				
Time Stamp:	11:54:34				
Application Type:	Utility				

# Payment information:

Submitted with Payment	yes			
Payment was successfully received in RAM	\$1700			
RAM confirmation Number	4850			
Deposit Account	503718			
The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:				
Charge any Additional Fees required under 37 C.F.R. Section 1.16 and 1.17				

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part /.zip	Pages (if appl.
1	Issue Fee Payment (PTO-85B)	IssueFee.pdf	383904	no	1
Warnings:					
Information:					
2	Fee Worksheet (PTO-06)	fee-info.pdf	8339	no	2
Warnings:		II			
Information:					
		Total Files Size (in bytes): 392243			

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

#### New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

#### National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

UNITED	States Patent and	Trademark Office	UNITED STATES D United States Paten Address: COMMISSIO P. O. Box 1450 Alexandria, Virg www.uspto.gov	
APPLICATION NO.	ISSUE DATE	PATENT NO.	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,605	08/14/2007	7256486	70030259-1	2253
57299 759	00 07/25/2007			
Kathy Manke Avago Technologie 4380 Ziegler Road	s Limited			

#### **ISSUE NOTIFICATION**

The projected patent number and issue date are specified above.

#### Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment is 0 day(s). Any patent to issue from the above-identified application will include an indication of the adjustment on the front page.

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (571)-272-4200.

APPLICANT(s) (Please see PAIR WEB site http://pair.uspto.gov for additional applicants):

Kong Weng Lee, Penang, MALAYSIA; Kee Yean Ng, Penang, MALAYSIA; Yew Cheong Kuan, Penang, MALAYSIA; Gin Ghee Tan, Penang, MALAYSIA; Cheng Why Tan, Penang, MALAYSIA;

Fort Collins, CO 80525

# 2/ 9

Small Entity Declaration

#### PATENT IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Current Date March 20, 2013

Patent Nos. Please see the attached.

#### CHANGE OF ENTITY STATUS PURSUANT TO 37 C.F.R. §1.27 (g)(2)

Commissioner for Patents Mail Stop M Correspondence P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

This communication hereby asserts that the attached Schedule A patents Is

entitled to small entity status.

COMPANY or FIRM NAME AND ADDRESS:

INTELLECTUAL DISCOVERY 135-090 Golden Tower 10F #511 Samscong-ro, Gangnam-gu, Seoul, Korea Respectfully submitted,

Signature 1mg **Printed Name** 

Title Manager

OR

CHO MIYOUNG

Reg. # if US Attorney_____

PAGE 2/9* RCVD AT 3/28/2013 2:32:45 PM [Eastern Daylight Time]* SVR:W-PTOFAX-002/39* DNIS:2736500* CSID:2488160912* DURATION (mm-ss):02-11

NO	APPLICATION NUMBER	FILING DATE	PATENT NUMBER	ISSUE DATE
20	10/071987	2002-02-08	6940102	2005-09-06
21	09/783101	2001-02-15	6943666	2005-09-13
22	10/128446	2002-04-23	6949771	2005-09-27
23	10/370435	2003-02-20	6967123	2005-11-22
24	10/374268	2003-02-25	7021807	2006-04-04
25	10/820342	2004-04-07	7066633	2006-06-27
26	10/609160	2003-06-27	7075225	2006-07-11
27	10/617626	2003-07-10	7075233	2006-07-11
28	10/649094	2003-08-26	7102177	2006-09-05
29	11/145140	2005-06-03	7105863	2006-09-12
30	10/798130	2004-03-11	7108413	2006-09-19
31	10/267759	2002-10-09	7112916	2006-09-26
32	11/075242	2005-03-07	7115428	2006-10-03
33	09/924653	2001-08-08	7129638	2006-10-31
34	10/661054	2003-09-12	7145182	2006-12-05
35	10/755047	2004-01-08	7183588	2007-02-27
36	10/833905	2004-04-27	7210817	2007-05-01
37	11/205580	2005-08-15	7230222	2007-06-12
38	10/798477	2004-03-11	7239080	2007-07-03
39	10/608605	2003-06-27	7256486	2007-08-14
40	10/789136	2004-02-27	7261441	2007-08-28

PAGE 4/9 * RCVD AT 3/28/2013 2:32:45 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/39 * DNIS:2736500 * CSID:2488160912 * DURATION (nm-ss):02-11

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent of: Inventor: Kong Weng Lee Serial No.: 10/608,605 Filing Date: June 27, 2003 Patent No.: 7,256,486 Issue Date: August 14, 2007 Title: Packaging Device for Semiconductor Die, Semiconductor Device Incorporating Same and Method of Making Same

Confirmation No.: 2253

Examiner: Crane, Sara W.

Group Art Unit: 2811

Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

## **NOTICE OF CHANGE OF STATUS TO SMALL ENTITY**

Notice is hereby given under 37 C.F.R. § 1.27(g)(1) that effective at least as early as November 10, 2016, large entity status is no longer claimed by the assignee of the aboveidentified patent. The assignee asserts small entity status, and is entitled to claim small entity status for the purpose of calculating maintenance fees. To the extent any undiscounted fees were paid after the above-listed date, the assignee or a representative of the assignee will retroactively seek to pay the next maintenance fee at the small entity rate by requesting a refund of overpayment.

The practitioner signing below is authorized by the assignee to act in representative capacity under 37 C.F.R. 1.34 for purposes of filing this request only. Should the Office have any questions, the Office is invited to call the undersigned at (312) 913-3341.

McDonnell Bochnen Hulbert & Berghoff LLP 300 South Wacker Drive Chicago, IL 60606 (312)913-0001

Respectfully submitted,

# McDONNELL BOEHNEN HULBERT & BERGHOFF LLP

Date: February 17, 2017

By: <u>/Michael D. Clifford/</u> Michael D. Clifford Reg. No. 60,550

McDonnell Boehnen Hulbert & Berghoff, Ltd. 300 South Wacker Drive, 7th Floor Chicago, IL 60606 (312)913-0001

Electronic Acknowledgement Receipt				
EFS ID:	28396281			
Application Number:	10608605			
International Application Number:				
Confirmation Number:	2253			
Title of Invention:	PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME			
First Named Inventor/Applicant Name:	Kong Weng Lee			
Customer Number:	57299			
Filer:	Michael David Clifford			
Filer Authorized By:				
Attorney Docket Number:	70030259-1			
Receipt Date:	22-FEB-2017			
Filing Date:	27-JUN-2003			
Time Stamp:	19:09:45			
Application Type:	Utility under 35 USC 111(a)			

# Payment information:

Submitted wi	th Payment	no	no			
File Listin	g:					
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)	
1	Assertion of entitlement to small entity status	7256486_SmallEntityStatus.pdf	75914 6ab265b9b045c7fe8986ac9d69117298c9d 4ee5b	no	2	

Information:	
Total Files Size (in bytes):	75914
This Acknowledgement Receipt evidences receipt on the noted date by the US	PTO of the indicated documents,

characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

# New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

# National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

# New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent of: Inventor: Kong Weng Lee Serial No.: 10/608,605 Filing Date: June 27, 2003 Patent No.: 7,256,486 Issue Date: August 14, 2007 Title: Packaging Device for Semiconductor Die, Semiconductor Device Incorporating

Same and Method of Making Same

Confirmation No.: 2253

Examiner: Crane, Sara W.

Group Art Unit: 2811

Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

#### NOTIFICATION OF LOSS OF ENTITLEMENT TO SMALL ENTITY STATUS

Notice is hereby given under 37 C.F.R. § 1.27(g)(2) that small entity status is no longer claimed by the applicant for the above-identified patent. Applicant believed Applicant was entitled to small entity status when the previous change to small entity status was made. However, Applicant has now become aware of facts that make Applicant unsure as to whether Applicant is eligible for small entity status. Accordingly, large entity status is now claimed by the Applicant for the above-identified patent.

The practitioner signing below is authorized by the assignee to act in representative capacity under 37 C.F.R. 1.34 for purposes of filing this request only. Should the Office have any questions related to this request, the Office is invited to call the undersigned at (312) 913-3341.

McDonnell Bochnen Hulbert & Berghoff LLP 300 South Wacker Drive Chicago, IL 60606 (312)913-0001

Respectfully submitted,

# McDONNELL BOEHNEN HULBERT & BERGHOFF LLP

Date: May 17, 2017

By: <u>/Michael D. Clifford/</u> Michael D. Clifford Reg. No. 60,550

McDonnell Boehnen Hulbert & Berghoff, Ltd. 300 South Wacker Drive, 7th Floor Chicago, IL 60606 (312)913-0001

Electronic Acknowledgement Receipt				
EFS ID:	29240822			
Application Number:	10608605			
International Application Number:				
Confirmation Number:	2253			
Title of Invention:	PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME			
First Named Inventor/Applicant Name:	Kong Weng Lee			
Customer Number:	57299			
Filer:	Michael David Clifford			
Filer Authorized By:				
Attorney Docket Number:	70030259-1			
Receipt Date:	22-MAY-2017			
Filing Date:	27-JUN-2003			
Time Stamp:	19:21:55			
Application Type:	Utility under 35 USC 111(a)			

# Payment information:

ze(Bytes)/ Mult nge Digest Part /.	
75649	
	2
	age Digest Part /. 75649

Information:

Total Files Size (in bytes):

75649

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

## New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course. New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

AO 120 (Rev. 08/10)				
	Mail Stop 8 S. Patent and Trademark Of P.O. Box 1450 Idria, VA 22313-1450	ffice	REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK	
filed in the U.S. Dist		n District	1116 you are hereby advised that a court action has beenof Texas, Marshall Divisionon the following35 U.S.C. § 292.):	
DOCKET NO. 2:17-cv-310	DATE FILED 4/13/2017	U.S. DIS	STRICT COURT Eastern District of Texas, Marshall Division	
PLAINTIFF Document Security Systems, Inc.			DEFENDANT Everlight Electronics Co., Ltd. and Everlight Americas, Inc.	
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK		
1 6,949,771 B2	9/27/2005	Document Security Systems, Inc.		
2 7,524,087 B1 4/28/2009		Document Security Systems, Inc.		
3 7,919,787 B2 4/5/2011 Do		Document Security Systems, Inc.		
4 7,256,486 B2 8/14/2007 Doc		Docur	Document Security Systems, Inc.	
5				

In the above—entitled case, the following patent(s)/trademark(s) have been included:

DATE INCLUDED	INCLUDED BY			
		dment 🗌 A	nswer 🗌 Cross Bill	Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATENT OI	R TRADEMARK
1				
2				
3				
4				
5				

In the above-entitled case, the following decision has been rendered or judgement issued:

DECISION/JUDGEMENT

CLERK

(BY) DEPUTY CLERK

DATE

Case 2:17-cv-00309-JRG Document 4 Filed 04/13/17 Page 1 of 1 PageID #: 111

AO 120 (Rev. 08/10)				
	Mail Stop 8 S. Patent and Trademark Of P.O. Box 1450 Idria, VA 22313-1450	ffice	REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK	
filed in the U.S. Dist		Distric	t of Texas, Marshall Division on the following on the following is 35 U.S.C. § 292.):	
DOCKET NO. 2:17-cv-309	DATE FILED 4/13/2017	U.S. DI	STRICT COURT Eastern District of Texas, Marshall Division	
PLAINTIFF	•		DEFENDANT	
Document Security Syste	ems, Inc.		Cree, Inc.	
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK		
1 6,949,771 B2	9/27/2005	Document Security Systems, Inc.		
2 7,256,486 B2 8/14/2007 Document		ment Security Systems, Inc.		
3 7,279,355 B2 10/9/2007 Do		Docu	iment Security Systems, Inc.	
4 7,524,087 B1 4/28/2009 Docu		ment Security Systems, Inc.		
5 7,919,787 B2	7.919.787 B2 4/5/2011 Document Security Systems. Inc.			

In the above—entitled case, the following patent(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY				
	Amen	dment 🗌 A	nswer 🗌 Cross B	ill	Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATEN	Γ OR TR.	ADEMARK
1					
2					
3					
4					
5					

In the above-entitled case, the following decision has been rendered or judgement issued:

DECISION/JUDGEMENT

CLERK

(BY) DEPUTY CLERK

DATE

AO	120	Rev.	08/10)	

то:	Mail Stop 8 Director of the U.S. Patent and Trademark Office
i i	
	P.O. Box 1450
1	Alexandria, VA 22313-1450

## REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Eastern District of Texas, Marshall Division on the following

☑ Patents. ( □ the patent action involves 35 U.S.C. § 292.): Trademarks or DOCKET NO. 2:17-cv-310 U.S. DISTRICT COURT Eastern District of Texas, Marshall Division DATE FILED 4/13/2017 PLAINTIFF DEFENDANT Document Security Systems, Inc. Everlight Electronics Co., Ltd. and Everlight Americas, Inc. PATENT OR DATE OF PATENT HOLDER OF PATENT OR TRADEMARK OR TRADEMARK TRADEMARK NO. 1 6,949,771 B2 9/27/2005 Document Security Systems, Inc. 2 7,524,087 B1 4/28/2009 Document Security Systems, Inc. 3 7,919,787 B2 4/5/2011 Document Security Systems, Inc. 4 7,256,486 B2 8/14/2007 Document Security Systems, Inc. 5

In the above-entitled case, the following patent(s)/ trademark(s) have been included:

DA	TE INCLUDED	INCLUDED BY			
			nent 🗌 Answer	Cross Bill	Other Pleading
	PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDI	ER OF PATENT OR '	TRADEMARK
1	· · · · · · · · · · · · · · · · · · ·				
2					
3					
4					
5					

In the above-entitled case, the following decision has been rendered or judgement issued:

DECISION/JUDGEMENT

 CLERK
 (BY) DEPUTY CLERK
 DATE

AO 120	Rev.	08/1	0)

TO	Mail Stop 8
TO:	Director of the U.S. Patent and Trademark Office
	P.O. Box 1450
ł	Alexandria, VA 22313-1450

### REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Eastern District of Texas, Marshall Division on the following Trademarks or Patents. ( the patent action involves 35 U.S.C. § 292.):

DOCKET NO. 2:17-cv-309	DATE FILED 4/13/2017	U.S. DISTRICT COURT Eastern District of Texas, Marshall Division		
PLAINTIFF		DEFENDANT		
Document Security Sys	stems, Inc.	Cree, Inc.		
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK		
1 6,949,771 B2	9/27/2005	Document Security Systems, Inc.		
2 7,256,486 B2	8/14/2007	Document Security Systems, Inc.		
3 7,279,355 B2	10/9/2007	Document Security Systems, Inc.		
4 7,524,087 B1	4/28/2009	Document Security Systems, Inc.		
5 7,919,787 B2	4/5/2011	Document Security Systems, Inc.		

In the above---entitled case, the following patent(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY	
		nt 🗌 Answer 🗌 Cross Bill 🔲 Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1		
2		
3		
4		
5		

In the above-entitled case, the following decision has been rendered or judgement issued:

DECISION/JUDGEMENT			I
CLERK	(BY) DEPUTY CLERK	DATE	

AO 120 (Rev. 08/10)

TO:	Mail Stop 8		
10.	Director of the U.S. Patent and Trademark Office		
	P.O. Box 1450		
	Alexandria, VA 22313-1450		

# REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court California District Court - So Div on the following

DOCKET NO.	DATE FILED	U.S. DISTRICT COURT		
17cv00981	6/7/2017	California District Court - So Div		
PLAINTIFF		DEFENDANT		
Document Security Systems		Seoul Semiconductor Co.		
PATENT OR	DATE OF PATENT	HOLDER OF PATENT OR TRADEMARK		
TRADEMARK NO.	OR TRADEMARK			
1 7,256,486				
2 6,949,771				
3 7,524,087				
4				
5				
5				

In the above—entitled case, the following patent(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY			
	Amen	dment 🗌 Answ	er 🗌 Cross Bill	Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	Н	OLDER OF PATENT OR	TRADEMARK
1				
2				
3				
4				
5				

In the above-entitled case, the following decision has been rendered or judgement issued:

DECISION/JUDGEMENT

CLERK

(BY) DEPUTY CLERK

DATE

AO 120 (Rev. 08/10)

TO:	Mail Stop 8
10.	Director of the U.S. Patent and Trademark Office
	P.O. Box 1450
	Alexandria, VA 22313-1450

# REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court California Central District Court on the following

DOCKET NO.	DATE FILED	U.S. DISTRICT COURT		
17cv04263	6/8/2017	California Central District Court		
PLAINTIFF			DEFENDANT	
Docuemtn Security System	ems		Cree, Inc.	
PATENT OR	DATE OF PATENT	HOLDER OF PATENT OR TRADEMARK		
TRADEMARK NO.	OR TRADEMARK			
1 6,949,771				
2 7,256,486				
.,,				
3 7,279,355				
4 7,524,087				
5 7,919,787				

In the above—entitled case, the following patent(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY			
	Amen	dment 🗌 Answ	er 🗌 Cross Bill	Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	Н	OLDER OF PATENT OR	TRADEMARK
1				
2				
3				
4				
5				

In the above-entitled case, the following decision has been rendered or judgement issued:

DECISION/JUDGEMENT

CLERK

(BY) DEPUTY CLERK

DATE

AO 120 (Rev. 08/10)

TO:	Mail Stop 8
10.	Director of the U.S. Patent and Trademark Office
	P.O. Box 1450
	Alexandria, VA 22313-1450

# REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court California Central District Court on the following

			U.S. DISTRICT COURT			
17cv04273 6/8/2017			California Central District Court			
PLAINTIFF			DEFENDANT			
Document Security Systems			Everlight Electronics			
PATENT OR	DATE OF PATENT		HOLDER OF PATENT OR TRADEMARK			
TRADEMARK NO.	OR TRADEMARK					
1 6,949,771						
2 7,524,087						
3 7,919,787						
4 7,256,486						
5						

In the above—entitled case, the following patent(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY			
	Amen	dment 🗌 Answer	Cross Bill	Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOL	DER OF PATENT OR	TRADEMARK
1				
2				
3				
4				
5				

In the above-entitled case, the following decision has been rendered or judgement issued:

DECISION/JUDGEMENT

CLERK

(BY) DEPUTY CLERK

DATE

Case 2:17-cv-00309-JRG Document 4 Filed 04/13/17 Page 1 of 1 PageID #: 111

AO 120 (Rev. 08/10)					
TO: Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450			REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK		
filed in the U.S. Dist		Distric	t of Texas, Marshall Division on the following on the following is 35 U.S.C. § 292.):		
DOCKET NO. 2:17-cv-309	DATE FILED 4/13/2017	U.S. DI	STRICT COURT Eastern District of Texas, Marshall Division		
PLAINTIFF	•		DEFENDANT		
Document Security Systems, Inc.			Cree, Inc.		
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK			
1 6,949,771 B2	9/27/2005	Document Security Systems, Inc.			
2 <b>7,256,486 B2</b>	8/14/2007	Document Security Systems, Inc.			
3 7,279,355 B2	10/9/2007	Docu	iment Security Systems, Inc.		
4 7,524,087 B1 4/28/2009 Docu			ment Security Systems, Inc.		
5 7,919,787 B2	4/5/2011	11 Document Security Systems. Inc.			

In the above—entitled case, the following patent(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY				
	Amen	dment 🗌 A	nswer 🗌 Cross B	ill	Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATEN	Γ OR TR.	ADEMARK
1					
2					
3					
4					
5					

In the above-entitled case, the following decision has been rendered or judgement issued:

DECISION/JUDGEMENT

CLERK

(BY) DEPUTY CLERK

DATE

AO 120 (Rev. 08/10)					
TO: Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450			REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK		
filed in the U.S. Dist	÷	§ 1116 you are hereby advised that a court action has been t of Texas, Marshall Division on the following es 35 U.S.C. § 292.):			
DOCKET NO. 2:17-cv-310	DATE FILED 4/13/2017	U.S. DI	ISTRICT COURT Eastern District of Texas, Marshall Division		
PLAINTIFF Document Security Systems, Inc.			DEFENDANT Everlight Electronics Co., Ltd. and Everlight Americas, Inc.		
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATENT OR TRADEMARK		
1 6,949,771 B2	9/27/2005	Docu	ument Security Systems, Inc.		
2 7,524,087 B1 4/28/2009 D			ument Security Systems, Inc.		
3 7,919,787 B2 4/5/2011 Docu			ument Security Systems, Inc.		
4 7,256,486 B2 8/14/2007 Doc			ument Security Systems, Inc.		
5					

In the above—entitled case, the following patent(s)/trademark(s) have been included:

DATE INCLUDED	INCLUDED BY			
	Amen	dment 🗌 An	swer 🗌 Cross Bill	Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATENT OR	TRADEMARK
1				
2				
3				
4				
5				

In the above-entitled case, the following decision has been rendered or judgement issued:

DECISION/JUDGEMENT

CLERK

(BY) DEPUTY CLERK

DATE

AO 120 (Rev. 08/10)					
TO: Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450			REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK		
In Compliance with 35 U.S.C. § 290 and/or 15 U filed in the U.S. District Court C ☐ Trademarks or Patents. (☐ the patent action i			District of California	action has been on the following	
DOCKET NO. 2:17-cv-05184	DATE FILED 7/13/2017	U.S. DI	STRICT COURT Central District of Ca	lifornia	
PLAINTIFF		•	DEFENDANT		
Document Security Systems, Inc.			OSRAM GmbH; OSRAM Opto S Co.; and OSRAM Sylvania Inc.	Semiconductors GmbH &	
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK			
1 6,949,771	9/27/2005	Document Security Systems, Inc.			
2 7,524,087	10/28/2009	Document Security Systems, Inc.			
3 7,256,486	8/14/2007	Document Security Systems, Inc.			
4 7,652,297	1/26/2010	Document Security Systems, Inc.			
5					

In the above—entitled case, the following patent(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY			
	Amend		Cross Bill	Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLE	DER OF PATENT OR	TRADEMARK
1				
2				
3				
4				
5				

In the above-entitled case, the following decision has been rendered or judgement issued:

DECISION/JUDGEMENT

CLERK

(BY) DEPUTY CLERK

DATE